-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Wed Nov 11 12:41:55 2020
-- Host        : DESKTOP-NDOLUA7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/ip/HDMIZYBOZ7_BreakoutPixelGenerat_0_0/HDMIZYBOZ7_BreakoutPixelGenerat_0_0_sim_netlist.vhdl
-- Design      : HDMIZYBOZ7_BreakoutPixelGenerat_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_TitleScreen is
  port (
    titleScreen : out STD_LOGIC;
    titleScreen_reg_0 : out STD_LOGIC;
    titleScreen_reg_1 : out STD_LOGIC;
    titleScreen_reg_2 : out STD_LOGIC;
    titlescreen_letter_on : out STD_LOGIC;
    startGame : out STD_LOGIC;
    btn1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    titleScreen_reg_3 : out STD_LOGIC;
    \rgb_next[20]_INST_0_i_4_0\ : out STD_LOGIC;
    titleScreen_reg_4 : out STD_LOGIC;
    titleScreen_reg_5 : out STD_LOGIC;
    titleScreen_reg_6 : out STD_LOGIC;
    titleScreen_reg_7 : out STD_LOGIC;
    titleScreen_reg_8 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    tick_75 : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rgb_next[0]\ : in STD_LOGIC;
    \rgb_next[14]_INST_0_i_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[14]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_on2__7\ : in STD_LOGIC;
    brick_p10 : in STD_LOGIC;
    paddle_on : in STD_LOGIC;
    \rgb_next[14]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    btn1 : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_145_0\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_32_0\ : in STD_LOGIC;
    \rgb_next[13]_INST_0_i_6_0\ : in STD_LOGIC;
    \ball_y_reg_reg[0]\ : in STD_LOGIC;
    \rgb_next[21]\ : in STD_LOGIC;
    \rgb_next[21]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_TitleScreen : entity is "TitleScreen";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_TitleScreen;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_TitleScreen is
  signal B_l_on : STD_LOGIC;
  signal \B_on1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \B_on1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \B_on1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \B_on1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \B_on1_carry__0_n_3\ : STD_LOGIC;
  signal B_on1_carry_i_1_n_0 : STD_LOGIC;
  signal B_on1_carry_i_2_n_0 : STD_LOGIC;
  signal B_on1_carry_i_3_n_0 : STD_LOGIC;
  signal B_on1_carry_i_4_n_0 : STD_LOGIC;
  signal B_on1_carry_i_5_n_0 : STD_LOGIC;
  signal B_on1_carry_i_6_n_0 : STD_LOGIC;
  signal B_on1_carry_n_0 : STD_LOGIC;
  signal B_on1_carry_n_1 : STD_LOGIC;
  signal B_on1_carry_n_2 : STD_LOGIC;
  signal B_on1_carry_n_3 : STD_LOGIC;
  signal B_on2 : STD_LOGIC;
  signal \B_on2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \B_on2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \B_on2_carry__0_n_3\ : STD_LOGIC;
  signal B_on2_carry_i_1_n_0 : STD_LOGIC;
  signal B_on2_carry_i_2_n_0 : STD_LOGIC;
  signal B_on2_carry_i_3_n_0 : STD_LOGIC;
  signal B_on2_carry_i_4_n_0 : STD_LOGIC;
  signal B_on2_carry_i_5_n_0 : STD_LOGIC;
  signal B_on2_carry_i_6_n_0 : STD_LOGIC;
  signal B_on2_carry_i_7_n_0 : STD_LOGIC;
  signal B_on2_carry_i_8_n_0 : STD_LOGIC;
  signal B_on2_carry_n_0 : STD_LOGIC;
  signal B_on2_carry_n_1 : STD_LOGIC;
  signal B_on2_carry_n_2 : STD_LOGIC;
  signal B_on2_carry_n_3 : STD_LOGIC;
  signal E_on28_in : STD_LOGIC;
  signal \E_on2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \E_on2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \E_on2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \E_on2_carry__0_n_3\ : STD_LOGIC;
  signal E_on2_carry_i_1_n_0 : STD_LOGIC;
  signal E_on2_carry_i_2_n_0 : STD_LOGIC;
  signal E_on2_carry_i_3_n_0 : STD_LOGIC;
  signal E_on2_carry_i_4_n_0 : STD_LOGIC;
  signal E_on2_carry_i_5_n_0 : STD_LOGIC;
  signal E_on2_carry_i_6_n_0 : STD_LOGIC;
  signal E_on2_carry_i_7_n_0 : STD_LOGIC;
  signal E_on2_carry_n_0 : STD_LOGIC;
  signal E_on2_carry_n_1 : STD_LOGIC;
  signal E_on2_carry_n_2 : STD_LOGIC;
  signal E_on2_carry_n_3 : STD_LOGIC;
  signal K_l_on : STD_LOGIC;
  signal T_on1 : STD_LOGIC;
  signal T_on2 : STD_LOGIC;
  signal T_on23_in : STD_LOGIC;
  signal \T_on2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \T_on2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \T_on2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \T_on2_carry__0_n_3\ : STD_LOGIC;
  signal T_on2_carry_i_1_n_0 : STD_LOGIC;
  signal T_on2_carry_i_2_n_0 : STD_LOGIC;
  signal T_on2_carry_i_3_n_0 : STD_LOGIC;
  signal T_on2_carry_i_4_n_0 : STD_LOGIC;
  signal T_on2_carry_i_5_n_0 : STD_LOGIC;
  signal T_on2_carry_i_6_n_0 : STD_LOGIC;
  signal T_on2_carry_i_7_n_0 : STD_LOGIC;
  signal T_on2_carry_i_8_n_0 : STD_LOGIC;
  signal T_on2_carry_n_0 : STD_LOGIC;
  signal T_on2_carry_n_1 : STD_LOGIC;
  signal T_on2_carry_n_2 : STD_LOGIC;
  signal T_on2_carry_n_3 : STD_LOGIC;
  signal \T_on2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \T_on2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \T_on2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \T_on2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \T_on2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \T_x_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \T_x_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal U_l_on : STD_LOGIC;
  signal ball_x_r : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \ball_x_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ball_x_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ball_x_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ball_x_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ball_x_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ball_x_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ball_x_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ball_x_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ball_x_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ball_x_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal ball_x_reg_reg : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \ball_x_reg_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ball_x_reg_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ball_x_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal ball_y_b : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \ball_y_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ball_y_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ball_y_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ball_y_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ball_y_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ball_y_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal ball_y_reg_reg : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \ball_y_reg_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ball_y_reg_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ball_y_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b0__1_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \g0_b10__0_n_0\ : STD_LOGIC;
  signal g0_b10_n_0 : STD_LOGIC;
  signal \g0_b11__0_n_0\ : STD_LOGIC;
  signal g0_b11_n_0 : STD_LOGIC;
  signal \g0_b12__0_n_0\ : STD_LOGIC;
  signal g0_b12_n_0 : STD_LOGIC;
  signal \g0_b13__0_n_0\ : STD_LOGIC;
  signal g0_b13_n_0 : STD_LOGIC;
  signal \g0_b14__0_n_0\ : STD_LOGIC;
  signal g0_b14_n_0 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal \g0_b3__1_n_0\ : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b4__1_n_0\ : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal \g0_b5__1_n_0\ : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal \g0_b6__1_n_0\ : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal \g0_b8__0_n_0\ : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal \g0_b9__0_n_0\ : STD_LOGIC;
  signal g0_b9_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_1\ : STD_LOGIC;
  signal \i__carry_i_10_n_2\ : STD_LOGIC;
  signal \i__carry_i_10_n_3\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_1\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_2\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_3\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_541_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_543_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_544_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_545_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_546_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_577_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_578_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rom_bitA__13\ : STD_LOGIC;
  signal \rom_bitB__8\ : STD_LOGIC;
  signal \rom_bitK__13\ : STD_LOGIC;
  signal \rom_bitR__9\ : STD_LOGIC;
  signal \rom_bitT__10\ : STD_LOGIC;
  signal \rom_bitU__11\ : STD_LOGIC;
  signal rom_dataA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rom_dataB : STD_LOGIC_VECTOR ( 8 to 12 );
  signal \rom_dataB_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataB_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataB_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataB_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataB_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataE : STD_LOGIC_VECTOR ( 1 to 11 );
  signal \rom_dataE_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataE_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataE_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataE_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataK : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rom_dataO : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rom_dataR : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \rom_dataR_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataT : STD_LOGIC_VECTOR ( 7 to 13 );
  signal \rom_dataT_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataU : STD_LOGIC_VECTOR ( 1 to 15 );
  signal \rom_dataU_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataU_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal sq_ball_on0 : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_5__0_n_1\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_5__0_n_2\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_5__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sq_ball_on0_carry_i_9_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_9_n_1 : STD_LOGIC;
  signal sq_ball_on0_carry_i_9_n_2 : STD_LOGIC;
  signal sq_ball_on0_carry_i_9_n_3 : STD_LOGIC;
  signal sq_ball_on0_carry_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_n_1 : STD_LOGIC;
  signal sq_ball_on0_carry_n_2 : STD_LOGIC;
  signal sq_ball_on0_carry_n_3 : STD_LOGIC;
  signal sq_ball_on1 : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sq_ball_on1_carry_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_n_1 : STD_LOGIC;
  signal sq_ball_on1_carry_n_2 : STD_LOGIC;
  signal sq_ball_on1_carry_n_3 : STD_LOGIC;
  signal sq_ball_on2 : STD_LOGIC;
  signal sq_ball_on21_in : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sq_ball_on2_carry_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_n_1 : STD_LOGIC;
  signal sq_ball_on2_carry_n_2 : STD_LOGIC;
  signal sq_ball_on2_carry_n_3 : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^titlescreen\ : STD_LOGIC;
  signal titleScreen_i_1_n_0 : STD_LOGIC;
  signal \^titlescreen_reg_1\ : STD_LOGIC;
  signal \^titlescreen_letter_on\ : STD_LOGIC;
  signal \x_delta_next1__9\ : STD_LOGIC;
  signal x_delta_next3 : STD_LOGIC;
  signal \x_delta_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \x_delta_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \x_delta_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \x_delta_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \y_delta_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \y_delta_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal NLW_B_on1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_on1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_on1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_B_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_E_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_E_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_E_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_T_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_T_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_T_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_T_on2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_T_on2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_T_on2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ball_x_reg_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ball_x_reg_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ball_y_reg_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ball_y_reg_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__0_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__0_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sq_ball_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on0_carry__0_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sq_ball_on1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sq_ball_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ball_x_reg[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \ball_x_reg[9]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ball_y_reg[2]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \g0_b0__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \g0_b10__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \g0_b11__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of g0_b12 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \g0_b12__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of g0_b13 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \g0_b13__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of g0_b14 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \g0_b14__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \g0_b6__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \g0_b8__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \g0_b9__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rgb_next[0]_INST_0_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rgb_next[10]_INST_0_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \rgb_next[13]_INST_0_i_5\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \rgb_next[13]_INST_0_i_8\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_10\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_41\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rgb_next[21]_INST_0_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_17\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rgb_next[5]_INST_0_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \rgb_next[7]_INST_0_i_4\ : label is "soft_lutpair353";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataA_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataB_reg[10]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataB_reg[10]_i_1\ : label is "soft_lutpair324";
  attribute XILINX_LEGACY_PRIM of \rom_dataB_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataB_reg[11]_i_1\ : label is "soft_lutpair348";
  attribute XILINX_LEGACY_PRIM of \rom_dataB_reg[12]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataB_reg[12]_i_1\ : label is "soft_lutpair345";
  attribute XILINX_LEGACY_PRIM of \rom_dataB_reg[8]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataB_reg[8]_i_1\ : label is "soft_lutpair348";
  attribute XILINX_LEGACY_PRIM of \rom_dataB_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataB_reg[9]_i_1\ : label is "soft_lutpair325";
  attribute XILINX_LEGACY_PRIM of \rom_dataE_reg[10]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataE_reg[10]_i_1\ : label is "soft_lutpair323";
  attribute XILINX_LEGACY_PRIM of \rom_dataE_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataE_reg[11]_i_1\ : label is "soft_lutpair347";
  attribute XILINX_LEGACY_PRIM of \rom_dataE_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataE_reg[1]_i_1\ : label is "soft_lutpair321";
  attribute XILINX_LEGACY_PRIM of \rom_dataE_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataE_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataE_reg[9]_i_1\ : label is "soft_lutpair321";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataK_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[10]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[10]_i_1\ : label is "soft_lutpair328";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[11]_i_1\ : label is "soft_lutpair327";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[12]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[12]_i_1\ : label is "soft_lutpair323";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[13]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[13]_i_1\ : label is "soft_lutpair322";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[14]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[14]_i_1\ : label is "soft_lutpair329";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[6]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[6]_i_1\ : label is "soft_lutpair330";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[7]_i_1\ : label is "soft_lutpair357";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[8]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[8]_i_1\ : label is "soft_lutpair332";
  attribute XILINX_LEGACY_PRIM of \rom_dataR_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR_reg[9]_i_1\ : label is "soft_lutpair331";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[13]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataT_reg[13]_i_1\ : label is "soft_lutpair352";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataT_reg[7]_i_1\ : label is "soft_lutpair360";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataT_reg[9]_i_1\ : label is "soft_lutpair350";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[11]_i_1\ : label is "soft_lutpair360";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[13]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[13]_i_1\ : label is "soft_lutpair326";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[14]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[14]_i_1\ : label is "soft_lutpair346";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[15]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[15]_i_1\ : label is "soft_lutpair346";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[1]_i_1\ : label is "soft_lutpair322";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[3]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[3]_i_1\ : label is "soft_lutpair330";
  attribute XILINX_LEGACY_PRIM of \rom_dataU_reg[6]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataU_reg[6]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of titleScreen_i_1 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \x_delta_reg[11]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \x_delta_reg[11]_i_5\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \x_delta_reg[3]_i_3\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \y_delta_reg[11]_i_12\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \y_delta_reg[11]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \y_delta_reg[11]_i_7\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \y_delta_reg[11]_i_8\ : label is "soft_lutpair355";
begin
  titleScreen <= \^titlescreen\;
  titleScreen_reg_1 <= \^titlescreen_reg_1\;
  titlescreen_letter_on <= \^titlescreen_letter_on\;
B_on1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_on1_carry_n_0,
      CO(2) => B_on1_carry_n_1,
      CO(1) => B_on1_carry_n_2,
      CO(0) => B_on1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => B_on1_carry_i_1_n_0,
      DI(0) => B_on1_carry_i_2_n_0,
      O(3 downto 0) => NLW_B_on1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => B_on1_carry_i_3_n_0,
      S(2) => B_on1_carry_i_4_n_0,
      S(1) => B_on1_carry_i_5_n_0,
      S(0) => B_on1_carry_i_6_n_0
    );
\B_on1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_on1_carry_n_0,
      CO(3 downto 2) => \NLW_B_on1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => T_on1,
      CO(0) => \B_on1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_on1_carry__0_i_1_n_0\,
      DI(0) => \B_on1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_B_on1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \B_on1_carry__0_i_3_n_0\,
      S(0) => \B_on1_carry__0_i_4_n_0\
    );
\B_on1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \B_on1_carry__0_i_1_n_0\
    );
\B_on1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \B_on1_carry__0_i_2_n_0\
    );
\B_on1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \B_on1_carry__0_i_3_n_0\
    );
\B_on1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \B_on1_carry__0_i_4_n_0\
    );
B_on1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => B_on1_carry_i_1_n_0
    );
B_on1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => B_on1_carry_i_2_n_0
    );
B_on1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => B_on1_carry_i_3_n_0
    );
B_on1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => B_on1_carry_i_4_n_0
    );
B_on1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => B_on1_carry_i_5_n_0
    );
B_on1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => B_on1_carry_i_6_n_0
    );
B_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_on2_carry_n_0,
      CO(2) => B_on2_carry_n_1,
      CO(1) => B_on2_carry_n_2,
      CO(0) => B_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => B_on2_carry_i_1_n_0,
      DI(2) => B_on2_carry_i_2_n_0,
      DI(1) => B_on2_carry_i_3_n_0,
      DI(0) => B_on2_carry_i_4_n_0,
      O(3 downto 0) => NLW_B_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => B_on2_carry_i_5_n_0,
      S(2) => B_on2_carry_i_6_n_0,
      S(1) => B_on2_carry_i_7_n_0,
      S(0) => B_on2_carry_i_8_n_0
    );
\B_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_on2_carry_n_0,
      CO(3 downto 2) => \NLW_B_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => B_on2,
      CO(0) => \B_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \B_on2_carry__0_i_1_n_0\,
      S(0) => \B_on2_carry__0_i_2_n_0\
    );
\B_on2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \B_on2_carry__0_i_1_n_0\
    );
\B_on2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \B_on2_carry__0_i_2_n_0\
    );
B_on2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => B_on2_carry_i_1_n_0
    );
B_on2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => B_on2_carry_i_2_n_0
    );
B_on2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => B_on2_carry_i_3_n_0
    );
B_on2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => B_on2_carry_i_4_n_0
    );
B_on2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => B_on2_carry_i_5_n_0
    );
B_on2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => B_on2_carry_i_6_n_0
    );
B_on2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => B_on2_carry_i_7_n_0
    );
B_on2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => B_on2_carry_i_8_n_0
    );
E_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => E_on2_carry_n_0,
      CO(2) => E_on2_carry_n_1,
      CO(1) => E_on2_carry_n_2,
      CO(0) => E_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => E_on2_carry_i_1_n_0,
      DI(2) => pixel_x(5),
      DI(1) => E_on2_carry_i_2_n_0,
      DI(0) => E_on2_carry_i_3_n_0,
      O(3 downto 0) => NLW_E_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => E_on2_carry_i_4_n_0,
      S(2) => E_on2_carry_i_5_n_0,
      S(1) => E_on2_carry_i_6_n_0,
      S(0) => E_on2_carry_i_7_n_0
    );
\E_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => E_on2_carry_n_0,
      CO(3 downto 2) => \NLW_E_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => E_on28_in,
      CO(0) => \E_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \E_on2_carry__0_i_1_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_E_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \E_on2_carry__0_i_2_n_0\,
      S(0) => \E_on2_carry__0_i_3_n_0\
    );
\E_on2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \E_on2_carry__0_i_1_n_0\
    );
\E_on2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \E_on2_carry__0_i_2_n_0\
    );
\E_on2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \E_on2_carry__0_i_3_n_0\
    );
E_on2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => E_on2_carry_i_1_n_0
    );
E_on2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => E_on2_carry_i_2_n_0
    );
E_on2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => E_on2_carry_i_3_n_0
    );
E_on2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => E_on2_carry_i_4_n_0
    );
E_on2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => E_on2_carry_i_5_n_0
    );
E_on2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => E_on2_carry_i_6_n_0
    );
E_on2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => E_on2_carry_i_7_n_0
    );
T_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => T_on2_carry_n_0,
      CO(2) => T_on2_carry_n_1,
      CO(1) => T_on2_carry_n_2,
      CO(0) => T_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => T_on2_carry_i_1_n_0,
      DI(2) => T_on2_carry_i_2_n_0,
      DI(1) => T_on2_carry_i_3_n_0,
      DI(0) => T_on2_carry_i_4_n_0,
      O(3 downto 0) => NLW_T_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => T_on2_carry_i_5_n_0,
      S(2) => T_on2_carry_i_6_n_0,
      S(1) => T_on2_carry_i_7_n_0,
      S(0) => T_on2_carry_i_8_n_0
    );
\T_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => T_on2_carry_n_0,
      CO(3 downto 2) => \NLW_T_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => T_on23_in,
      CO(0) => \T_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \T_on2_carry__0_i_1_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_T_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \T_on2_carry__0_i_2_n_0\,
      S(0) => \T_on2_carry__0_i_3_n_0\
    );
\T_on2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \T_on2_carry__0_i_1_n_0\
    );
\T_on2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \T_on2_carry__0_i_2_n_0\
    );
\T_on2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \T_on2_carry__0_i_3_n_0\
    );
T_on2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(6),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => \T_x_reg_reg_n_0_[7]\,
      I3 => pixel_x(7),
      O => T_on2_carry_i_1_n_0
    );
T_on2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => pixel_x(4),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(5),
      O => T_on2_carry_i_2_n_0
    );
T_on2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => pixel_x(2),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(3),
      O => T_on2_carry_i_3_n_0
    );
T_on2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(1),
      O => T_on2_carry_i_4_n_0
    );
T_on2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(6),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(7),
      I3 => \T_x_reg_reg_n_0_[7]\,
      O => T_on2_carry_i_5_n_0
    );
T_on2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      I2 => \T_x_reg_reg_n_0_[6]\,
      O => T_on2_carry_i_6_n_0
    );
T_on2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      I2 => \T_x_reg_reg_n_0_[6]\,
      O => T_on2_carry_i_7_n_0
    );
T_on2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => pixel_x(1),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(0),
      O => T_on2_carry_i_8_n_0
    );
\T_on2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \T_on2_inferred__0/i__carry_n_0\,
      CO(2) => \T_on2_inferred__0/i__carry_n_1\,
      CO(1) => \T_on2_inferred__0/i__carry_n_2\,
      CO(0) => \T_on2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__7_n_0\,
      DI(2) => '0',
      DI(1) => \i__carry_i_2__7_n_0\,
      DI(0) => \i__carry_i_3__3_n_0\,
      O(3 downto 0) => \NLW_T_on2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_4__4_n_0\,
      S(2) => \i__carry_i_5__7_n_0\,
      S(1) => \i__carry_i_6__6_n_0\,
      S(0) => \i__carry_i_7__2_n_0\
    );
\T_on2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \T_on2_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_T_on2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => T_on2,
      CO(0) => \T_on2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__0_i_1__2_n_0\,
      O(3 downto 0) => \NLW_T_on2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_2__7_n_0\,
      S(0) => \i__carry__0_i_3__0_n_0\
    );
\T_x_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => \T_x_reg_reg_n_0_[6]\
    );
\T_x_reg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => \T_x_reg_reg_n_0_[7]\
    );
\ball_x_reg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(11),
      O => \ball_x_reg[11]_i_2_n_0\
    );
\ball_x_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_x_reg_reg(2),
      O => \ball_x_reg[2]_i_1_n_0\
    );
\ball_x_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(6),
      O => \ball_x_reg[3]_i_2_n_0\
    );
\ball_x_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(5),
      O => \ball_x_reg[3]_i_3_n_0\
    );
\ball_x_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(4),
      O => \ball_x_reg[3]_i_4_n_0\
    );
\ball_x_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(3),
      O => \ball_x_reg[3]_i_5_n_0\
    );
\ball_x_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(10),
      O => \ball_x_reg[7]_i_2_n_0\
    );
\ball_x_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(9),
      O => \ball_x_reg[7]_i_3_n_0\
    );
\ball_x_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(8),
      O => \ball_x_reg[7]_i_4_n_0\
    );
\ball_x_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[11]\,
      I1 => ball_x_reg_reg(7),
      O => \ball_x_reg[7]_i_5_n_0\
    );
\ball_x_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => btn1,
      I1 => \^titlescreen\,
      I2 => tick_75,
      I3 => \ball_y_reg_reg[0]\,
      O => btn1_0(0)
    );
\ball_x_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[7]_i_1_n_4\,
      Q => ball_x_reg_reg(10)
    );
\ball_x_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[11]_i_1_n_7\,
      Q => ball_x_reg_reg(11)
    );
\ball_x_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_x_reg_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ball_x_reg_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ball_x_reg_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ball_x_reg_reg[11]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ball_x_reg[11]_i_2_n_0\
    );
\ball_x_reg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_x_reg[2]_i_1_n_0\,
      PRE => reset,
      Q => ball_x_reg_reg(2)
    );
\ball_x_reg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_x_reg_reg[3]_i_1_n_7\,
      PRE => reset,
      Q => ball_x_reg_reg(3)
    );
\ball_x_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ball_x_reg_reg[3]_i_1_n_0\,
      CO(2) => \ball_x_reg_reg[3]_i_1_n_1\,
      CO(1) => \ball_x_reg_reg[3]_i_1_n_2\,
      CO(0) => \ball_x_reg_reg[3]_i_1_n_3\,
      CYINIT => ball_x_reg_reg(2),
      DI(3) => \x_delta_reg_reg_n_0_[11]\,
      DI(2) => \x_delta_reg_reg_n_0_[11]\,
      DI(1) => \x_delta_reg_reg_n_0_[11]\,
      DI(0) => \x_delta_reg_reg_n_0_[11]\,
      O(3) => \ball_x_reg_reg[3]_i_1_n_4\,
      O(2) => \ball_x_reg_reg[3]_i_1_n_5\,
      O(1) => \ball_x_reg_reg[3]_i_1_n_6\,
      O(0) => \ball_x_reg_reg[3]_i_1_n_7\,
      S(3) => \ball_x_reg[3]_i_2_n_0\,
      S(2) => \ball_x_reg[3]_i_3_n_0\,
      S(1) => \ball_x_reg[3]_i_4_n_0\,
      S(0) => \ball_x_reg[3]_i_5_n_0\
    );
\ball_x_reg_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_x_reg_reg[3]_i_1_n_6\,
      PRE => reset,
      Q => ball_x_reg_reg(4)
    );
\ball_x_reg_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_x_reg_reg[3]_i_1_n_5\,
      PRE => reset,
      Q => ball_x_reg_reg(5)
    );
\ball_x_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[3]_i_1_n_4\,
      Q => ball_x_reg_reg(6)
    );
\ball_x_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[7]_i_1_n_7\,
      Q => ball_x_reg_reg(7)
    );
\ball_x_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_x_reg_reg[3]_i_1_n_0\,
      CO(3) => \ball_x_reg_reg[7]_i_1_n_0\,
      CO(2) => \ball_x_reg_reg[7]_i_1_n_1\,
      CO(1) => \ball_x_reg_reg[7]_i_1_n_2\,
      CO(0) => \ball_x_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_delta_reg_reg_n_0_[11]\,
      DI(2) => \x_delta_reg_reg_n_0_[11]\,
      DI(1) => \x_delta_reg_reg_n_0_[11]\,
      DI(0) => \x_delta_reg_reg_n_0_[11]\,
      O(3) => \ball_x_reg_reg[7]_i_1_n_4\,
      O(2) => \ball_x_reg_reg[7]_i_1_n_5\,
      O(1) => \ball_x_reg_reg[7]_i_1_n_6\,
      O(0) => \ball_x_reg_reg[7]_i_1_n_7\,
      S(3) => \ball_x_reg[7]_i_2_n_0\,
      S(2) => \ball_x_reg[7]_i_3_n_0\,
      S(1) => \ball_x_reg[7]_i_4_n_0\,
      S(0) => \ball_x_reg[7]_i_5_n_0\
    );
\ball_x_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[7]_i_1_n_6\,
      Q => ball_x_reg_reg(8)
    );
\ball_x_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_x_reg_reg[7]_i_1_n_5\,
      Q => ball_x_reg_reg(9)
    );
\ball_y_reg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(11),
      O => \ball_y_reg[11]_i_2_n_0\
    );
\ball_y_reg[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_reg_reg(2),
      O => \ball_y_reg[2]_i_2_n_0\
    );
\ball_y_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(6),
      O => \ball_y_reg[3]_i_2_n_0\
    );
\ball_y_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(5),
      O => \ball_y_reg[3]_i_3_n_0\
    );
\ball_y_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(4),
      O => \ball_y_reg[3]_i_4_n_0\
    );
\ball_y_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(3),
      O => \ball_y_reg[3]_i_5_n_0\
    );
\ball_y_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(10),
      O => \ball_y_reg[7]_i_2_n_0\
    );
\ball_y_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(9),
      O => \ball_y_reg[7]_i_3_n_0\
    );
\ball_y_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(8),
      O => \ball_y_reg[7]_i_4_n_0\
    );
\ball_y_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_delta_reg_reg_n_0_[11]\,
      I1 => ball_y_reg_reg(7),
      O => \ball_y_reg[7]_i_5_n_0\
    );
\ball_y_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[7]_i_1_n_4\,
      Q => ball_y_reg_reg(10)
    );
\ball_y_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[11]_i_1_n_7\,
      Q => ball_y_reg_reg(11)
    );
\ball_y_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_y_reg_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ball_y_reg_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ball_y_reg_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ball_y_reg_reg[11]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ball_y_reg[11]_i_2_n_0\
    );
\ball_y_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg[2]_i_2_n_0\,
      Q => ball_y_reg_reg(2)
    );
\ball_y_reg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_y_reg_reg[3]_i_1_n_7\,
      PRE => reset,
      Q => ball_y_reg_reg(3)
    );
\ball_y_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ball_y_reg_reg[3]_i_1_n_0\,
      CO(2) => \ball_y_reg_reg[3]_i_1_n_1\,
      CO(1) => \ball_y_reg_reg[3]_i_1_n_2\,
      CO(0) => \ball_y_reg_reg[3]_i_1_n_3\,
      CYINIT => ball_y_reg_reg(2),
      DI(3) => \y_delta_reg_reg_n_0_[11]\,
      DI(2) => \y_delta_reg_reg_n_0_[11]\,
      DI(1) => \y_delta_reg_reg_n_0_[11]\,
      DI(0) => \y_delta_reg_reg_n_0_[11]\,
      O(3) => \ball_y_reg_reg[3]_i_1_n_4\,
      O(2) => \ball_y_reg_reg[3]_i_1_n_5\,
      O(1) => \ball_y_reg_reg[3]_i_1_n_6\,
      O(0) => \ball_y_reg_reg[3]_i_1_n_7\,
      S(3) => \ball_y_reg[3]_i_2_n_0\,
      S(2) => \ball_y_reg[3]_i_3_n_0\,
      S(1) => \ball_y_reg[3]_i_4_n_0\,
      S(0) => \ball_y_reg[3]_i_5_n_0\
    );
\ball_y_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[3]_i_1_n_6\,
      Q => ball_y_reg_reg(4)
    );
\ball_y_reg_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_y_reg_reg[3]_i_1_n_5\,
      PRE => reset,
      Q => ball_y_reg_reg(5)
    );
\ball_y_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[3]_i_1_n_4\,
      Q => ball_y_reg_reg(6)
    );
\ball_y_reg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => tick_75,
      D => \ball_y_reg_reg[7]_i_1_n_7\,
      PRE => reset,
      Q => ball_y_reg_reg(7)
    );
\ball_y_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_y_reg_reg[3]_i_1_n_0\,
      CO(3) => \ball_y_reg_reg[7]_i_1_n_0\,
      CO(2) => \ball_y_reg_reg[7]_i_1_n_1\,
      CO(1) => \ball_y_reg_reg[7]_i_1_n_2\,
      CO(0) => \ball_y_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_delta_reg_reg_n_0_[11]\,
      DI(2) => \y_delta_reg_reg_n_0_[11]\,
      DI(1) => \y_delta_reg_reg_n_0_[11]\,
      DI(0) => \y_delta_reg_reg_n_0_[11]\,
      O(3) => \ball_y_reg_reg[7]_i_1_n_4\,
      O(2) => \ball_y_reg_reg[7]_i_1_n_5\,
      O(1) => \ball_y_reg_reg[7]_i_1_n_6\,
      O(0) => \ball_y_reg_reg[7]_i_1_n_7\,
      S(3) => \ball_y_reg[7]_i_2_n_0\,
      S(2) => \ball_y_reg[7]_i_3_n_0\,
      S(1) => \ball_y_reg[7]_i_4_n_0\,
      S(0) => \ball_y_reg[7]_i_5_n_0\
    );
\ball_y_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[7]_i_1_n_6\,
      Q => ball_y_reg_reg(8)
    );
\ball_y_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tick_75,
      CLR => reset,
      D => \ball_y_reg_reg[7]_i_1_n_5\,
      Q => ball_y_reg_reg(9)
    );
brick_on1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(1),
      O => DI(0)
    );
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(3),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b0__0_n_0\
    );
\g0_b0__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80000A8"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b0__1_n_0\
    );
g0_b1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      O => g0_b1_n_0
    );
g0_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A8000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b10_n_0
    );
\g0_b10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A8003"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b10__0_n_0\
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A80000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b11_n_0
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020003"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b11__0_n_0\
    );
g0_b12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b12_n_0
    );
\g0_b12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b12__0_n_0\
    );
g0_b13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b13_n_0
    );
\g0_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000000B"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b13__0_n_0\
    );
g0_b14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b14_n_0
    );
\g0_b14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(3),
      O => \g0_b14__0_n_0\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000003"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b1__0_n_0\
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b2_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0000003"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b2__0_n_0\
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AA8000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b3_n_0
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800000B"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b3__0_n_0\
    );
\g0_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000008"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b3__1_n_0\
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"802AA800"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b4_n_0
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00002B"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b4__0_n_0\
    );
\g0_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAA0"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b4__1_n_0\
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAA0"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b5_n_0
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0000AB"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b5__0_n_0\
    );
\g0_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAAA80"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b5__1_n_0\
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200AAA"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b6_n_0
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A800283"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b6__0_n_0\
    );
\g0_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAA800"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b6__1_n_0\
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002000AA"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b7_n_0
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00A00"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b7__0_n_0\
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002002A0"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b8_n_0
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A82800"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b8__0_n_0\
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202A00"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => g0_b9_n_0
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002AA000"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(3),
      O => \g0_b9__0_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      I2 => \T_x_reg_reg_n_0_[7]\,
      I3 => \T_x_reg_reg_n_0_[6]\,
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_x_r(10),
      I1 => pixel_x(10),
      I2 => pixel_x(11),
      I3 => ball_x_r(11),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_x_r(8),
      I1 => pixel_x(8),
      I2 => pixel_x(9),
      I3 => ball_x_r(9),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => pixel_x(8),
      I1 => \T_x_reg_reg_n_0_[7]\,
      I2 => \T_x_reg_reg_n_0_[6]\,
      I3 => pixel_x(9),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_x_r(10),
      I1 => pixel_x(10),
      I2 => ball_x_r(11),
      I3 => pixel_x(11),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_x_r(8),
      I1 => pixel_x(8),
      I2 => ball_x_r(9),
      I3 => pixel_x(9),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_10_n_0\,
      CO(3 downto 0) => \NLW_i__carry__0_i_5__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i__carry__0_i_5__0_O_UNCONNECTED\(3 downto 1),
      O(0) => ball_x_r(11),
      S(3 downto 1) => B"000",
      S(0) => ball_x_reg_reg(11)
    );
\i__carry_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_9__1_n_0\,
      CO(3) => \i__carry_i_10_n_0\,
      CO(2) => \i__carry_i_10_n_1\,
      CO(1) => \i__carry_i_10_n_2\,
      CO(0) => \i__carry_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ball_x_r(10 downto 7),
      S(3 downto 0) => ball_x_reg_reg(10 downto 7)
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_x_r(6),
      I1 => pixel_x(6),
      I2 => pixel_x(7),
      I3 => ball_x_r(7),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \T_x_reg_reg_n_0_[7]\,
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(7),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_x_r(4),
      I1 => pixel_x(4),
      I2 => pixel_x(5),
      I3 => ball_x_r(5),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(1),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => pixel_x(2),
      I1 => ball_x_reg_reg(2),
      I2 => pixel_x(3),
      I3 => ball_x_r(3),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \T_x_reg_reg_n_0_[6]\,
      I1 => \T_x_reg_reg_n_0_[7]\,
      I2 => pixel_x(7),
      I3 => pixel_x(6),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_x_r(6),
      I1 => pixel_x(6),
      I2 => ball_x_r(7),
      I3 => pixel_x(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_x_r(4),
      I1 => pixel_x(4),
      I2 => ball_x_r(5),
      I3 => pixel_x(5),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      I2 => \T_x_reg_reg_n_0_[6]\,
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => ball_x_r(3),
      I1 => pixel_x(3),
      I2 => ball_x_reg_reg(2),
      I3 => pixel_x(2),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_9__1_n_0\,
      CO(2) => \i__carry_i_9__1_n_1\,
      CO(1) => \i__carry_i_9__1_n_2\,
      CO(0) => \i__carry_i_9__1_n_3\,
      CYINIT => ball_x_reg_reg(2),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ball_x_r(6 downto 3),
      S(3 downto 0) => ball_x_reg_reg(6 downto 3)
    );
\rgb_next[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^titlescreen_reg_1\,
      I1 => \rgb_next[0]\,
      O => titleScreen_reg_0
    );
\rgb_next[10]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => \^titlescreen\,
      O => titleScreen_reg_3
    );
\rgb_next[13]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_x(2),
      I1 => ball_x_reg_reg(2),
      O => \rgb_next[13]_INST_0_i_10_n_0\
    );
\rgb_next[13]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rgb_next[13]_INST_0_i_6_n_0\,
      I1 => \^titlescreen_letter_on\,
      O => \rgb_next[20]_INST_0_i_4_0\
    );
\rgb_next[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => sq_ball_on2,
      I2 => \rgb_next[13]_INST_0_i_7_n_0\,
      I3 => sq_ball_on1,
      I4 => sq_ball_on0,
      I5 => paddle_on,
      O => \rgb_next[13]_INST_0_i_6_n_0\
    );
\rgb_next[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557557755D555DD"
    )
        port map (
      I0 => sq_ball_on21_in,
      I1 => pixel_x(1),
      I2 => pixel_x(0),
      I3 => \rgb_next[13]_INST_0_i_8_n_0\,
      I4 => \rgb_next[13]_INST_0_i_6_0\,
      I5 => \rgb_next[13]_INST_0_i_10_n_0\,
      O => \rgb_next[13]_INST_0_i_7_n_0\
    );
\rgb_next[13]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_y(2),
      I1 => ball_y_reg_reg(2),
      O => \rgb_next[13]_INST_0_i_8_n_0\
    );
\rgb_next[19]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => paddle_on,
      I2 => \^titlescreen\,
      O => titleScreen_reg_7
    );
\rgb_next[20]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => paddle_on,
      I2 => \^titlescreen\,
      O => titleScreen_reg_8
    );
\rgb_next[20]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => T_on1,
      I1 => \rgb_next[20]_INST_0_i_4_1\(0),
      O => \rgb_next[20]_INST_0_i_10_n_0\
    );
\rgb_next[20]_INST_0_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_298_n_0\,
      I1 => \rgb_next[20]_INST_0_i_299_n_0\,
      O => \rgb_next[20]_INST_0_i_116_n_0\,
      S => \rgb_next[20]_INST_0_i_32_0\
    );
\rgb_next[20]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataU(13),
      I1 => rom_dataE(1),
      I2 => pixel_x(1),
      I3 => rom_dataU(15),
      I4 => pixel_x(0),
      I5 => rom_dataU(14),
      O => \rgb_next[20]_INST_0_i_117_n_0\
    );
\rgb_next[20]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataO(6),
      I1 => rom_dataO(5),
      I2 => pixel_x(1),
      I3 => rom_dataO(4),
      I4 => pixel_x(0),
      I5 => rom_dataO(0),
      O => \rgb_next[20]_INST_0_i_118_n_0\
    );
\rgb_next[20]_INST_0_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rom_dataO(3),
      I1 => pixel_x(0),
      I2 => rom_dataK(13),
      I3 => pixel_x(1),
      I4 => rom_dataK(14),
      O => \rgb_next[20]_INST_0_i_119_n_0\
    );
\rgb_next[20]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => B_l_on,
      I1 => \rgb_next[20]_INST_0_i_4_1\(0),
      I2 => T_on1,
      I3 => T_on23_in,
      I4 => T_on2,
      I5 => \rom_bitT__10\,
      O => \rgb_next[20]_INST_0_i_12_n_0\
    );
\rgb_next[20]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_4_2\(0),
      I1 => \rgb_next[20]_INST_0_i_10_n_0\,
      I2 => \rom_bitA__13\,
      I3 => \rgb_next[20]_INST_0_i_4_3\(0),
      I4 => K_l_on,
      I5 => \rgb_next[20]_INST_0_i_47_n_0\,
      O => \rgb_next[20]_INST_0_i_13_n_0\
    );
\rgb_next[20]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFCFCF0AC0C0C0"
    )
        port map (
      I0 => rom_dataT(7),
      I1 => rom_dataB(8),
      I2 => pixel_x(3),
      I3 => pixel_x(1),
      I4 => pixel_x(2),
      I5 => \rgb_next[20]_INST_0_i_310_n_0\,
      O => \rom_bitB__8\
    );
\rgb_next[20]_INST_0_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_312_n_0\,
      I1 => \rgb_next[20]_INST_0_i_313_n_0\,
      O => \rgb_next[20]_INST_0_i_133_n_0\,
      S => \rgb_next[20]_INST_0_i_311_n_0\
    );
\rgb_next[20]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFCCAA0000CCA"
    )
        port map (
      I0 => rom_dataT(9),
      I1 => rom_dataU(1),
      I2 => pixel_x(1),
      I3 => \T_x_reg_reg_n_0_[6]\,
      I4 => pixel_x(2),
      I5 => \rgb_next[20]_INST_0_i_314_n_0\,
      O => \rgb_next[20]_INST_0_i_134_n_0\
    );
\rgb_next[20]_INST_0_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_322_n_0\,
      I1 => \rgb_next[20]_INST_0_i_323_n_0\,
      O => \rgb_next[20]_INST_0_i_139_n_0\,
      S => pixel_x(2)
    );
\rgb_next[20]_INST_0_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_324_n_0\,
      I1 => \rgb_next[20]_INST_0_i_325_n_0\,
      O => \rgb_next[20]_INST_0_i_140_n_0\,
      S => pixel_x(2)
    );
\rgb_next[20]_INST_0_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF877800"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(1),
      I2 => pixel_x(3),
      I3 => \rgb_next[20]_INST_0_i_334_n_0\,
      I4 => \rgb_next[20]_INST_0_i_335_n_0\,
      O => \rom_bitK__13\
    );
\rgb_next[20]_INST_0_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441777DFFFFFFFF"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_344_n_0\,
      I1 => pixel_x(3),
      I2 => pixel_x(2),
      I3 => pixel_x(1),
      I4 => \rgb_next[20]_INST_0_i_345_n_0\,
      I5 => E_on28_in,
      O => \rgb_next[20]_INST_0_i_148_n_0\
    );
\rgb_next[20]_INST_0_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFF0E40000F0"
    )
        port map (
      I0 => pixel_x(1),
      I1 => rom_dataR(9),
      I2 => rom_dataR(8),
      I3 => pixel_x(2),
      I4 => pixel_x(3),
      I5 => \rgb_next[20]_INST_0_i_359_n_0\,
      O => \rom_bitR__9\
    );
\rgb_next[20]_INST_0_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataU(13),
      I1 => rom_dataE(3),
      I2 => pixel_x(1),
      I3 => rom_dataU(11),
      I4 => pixel_x(0),
      I5 => rom_dataU(6),
      O => \rgb_next[20]_INST_0_i_298_n_0\
    );
\rgb_next[20]_INST_0_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => rom_dataU(1),
      I1 => pixel_x(1),
      I2 => rom_dataU(3),
      I3 => pixel_x(0),
      I4 => rom_dataU(15),
      O => \rgb_next[20]_INST_0_i_299_n_0\
    );
\rgb_next[20]_INST_0_i_310\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82B28282"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_541_n_0\,
      I1 => pixel_x(2),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      I4 => rom_dataB(12),
      O => \rgb_next[20]_INST_0_i_310_n_0\
    );
\rgb_next[20]_INST_0_i_311\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => pixel_x(1),
      I1 => \T_x_reg_reg_n_0_[6]\,
      I2 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_311_n_0\
    );
\rgb_next[20]_INST_0_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFB8B80000B8"
    )
        port map (
      I0 => rom_dataU(6),
      I1 => pixel_x(0),
      I2 => rom_dataT(9),
      I3 => pixel_x(1),
      I4 => \T_x_reg_reg_n_0_[6]\,
      I5 => rom_dataT(7),
      O => \rgb_next[20]_INST_0_i_312_n_0\
    );
\rgb_next[20]_INST_0_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC3BEBE3C008282"
    )
        port map (
      I0 => rom_dataU(15),
      I1 => pixel_x(1),
      I2 => \T_x_reg_reg_n_0_[6]\,
      I3 => rom_dataT(9),
      I4 => pixel_x(0),
      I5 => rom_dataU(1),
      O => \rgb_next[20]_INST_0_i_313_n_0\
    );
\rgb_next[20]_INST_0_i_314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99900090"
    )
        port map (
      I0 => \T_x_reg_reg_n_0_[6]\,
      I1 => pixel_x(1),
      I2 => rom_dataU(15),
      I3 => pixel_x(0),
      I4 => rom_dataT(13),
      O => \rgb_next[20]_INST_0_i_314_n_0\
    );
\rgb_next[20]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEB88E8BB28882"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_116_n_0\,
      I1 => pixel_x(3),
      I2 => pixel_x(2),
      I3 => pixel_x(1),
      I4 => rom_dataU(11),
      I5 => \rgb_next[20]_INST_0_i_117_n_0\,
      O => \rom_bitU__11\
    );
\rgb_next[20]_INST_0_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataA(4),
      I1 => rom_dataA(5),
      I2 => pixel_x(1),
      I3 => rom_dataA(6),
      I4 => pixel_x(0),
      I5 => rom_dataA(7),
      O => \rgb_next[20]_INST_0_i_322_n_0\
    );
\rgb_next[20]_INST_0_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataA(0),
      I1 => rom_dataA(1),
      I2 => pixel_x(1),
      I3 => rom_dataA(2),
      I4 => pixel_x(0),
      I5 => rom_dataA(3),
      O => \rgb_next[20]_INST_0_i_323_n_0\
    );
\rgb_next[20]_INST_0_i_324\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rom_dataA(12),
      I1 => pixel_x(0),
      I2 => rom_dataA(13),
      I3 => pixel_x(1),
      I4 => rom_dataA(14),
      O => \rgb_next[20]_INST_0_i_324_n_0\
    );
\rgb_next[20]_INST_0_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataA(8),
      I1 => rom_dataA(9),
      I2 => pixel_x(1),
      I3 => rom_dataA(10),
      I4 => pixel_x(0),
      I5 => rom_dataA(11),
      O => \rgb_next[20]_INST_0_i_325_n_0\
    );
\rgb_next[20]_INST_0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_118_n_0\,
      I1 => \rgb_next[20]_INST_0_i_119_n_0\,
      O => \rgb_next[20]_INST_0_i_33_n_0\,
      S => pixel_x(2)
    );
\rgb_next[20]_INST_0_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_543_n_0\,
      I1 => \rgb_next[20]_INST_0_i_544_n_0\,
      O => \rgb_next[20]_INST_0_i_334_n_0\,
      S => \rgb_next[20]_INST_0_i_145_0\
    );
\rgb_next[20]_INST_0_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_545_n_0\,
      I1 => \rgb_next[20]_INST_0_i_546_n_0\,
      O => \rgb_next[20]_INST_0_i_335_n_0\,
      S => \rgb_next[20]_INST_0_i_145_0\
    );
\rgb_next[20]_INST_0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rom_dataK(14),
      I1 => pixel_x(1),
      I2 => rom_dataK(13),
      I3 => pixel_x(0),
      I4 => rom_dataO(3),
      O => \rgb_next[20]_INST_0_i_34_n_0\
    );
\rgb_next[20]_INST_0_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A8080000A808"
    )
        port map (
      I0 => pixel_x(2),
      I1 => rom_dataE(10),
      I2 => pixel_x(0),
      I3 => rom_dataE(11),
      I4 => pixel_x(1),
      I5 => rom_dataE(9),
      O => \rgb_next[20]_INST_0_i_344_n_0\
    );
\rgb_next[20]_INST_0_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => rom_dataE(1),
      I1 => rom_dataE(3),
      I2 => pixel_x(1),
      I3 => pixel_x(2),
      I4 => rom_dataE(9),
      O => \rgb_next[20]_INST_0_i_345_n_0\
    );
\rgb_next[20]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataO(0),
      I1 => rom_dataO(4),
      I2 => pixel_x(1),
      I3 => rom_dataO(5),
      I4 => pixel_x(0),
      I5 => rom_dataO(6),
      O => \rgb_next[20]_INST_0_i_35_n_0\
    );
\rgb_next[20]_INST_0_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rgb_next[20]_INST_0_i_577_n_0\,
      I1 => \rgb_next[20]_INST_0_i_578_n_0\,
      O => \rgb_next[20]_INST_0_i_359_n_0\,
      S => pixel_x(2)
    );
\rgb_next[20]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => U_l_on,
      I1 => \rgb_next[20]_INST_0_i_9_n_0\,
      I2 => \rgb_next[20]_INST_0_i_10_n_0\,
      I3 => \rgb_next[14]_INST_0_i_3\(0),
      I4 => \rgb_next[20]_INST_0_i_12_n_0\,
      I5 => \rgb_next[20]_INST_0_i_13_n_0\,
      O => \^titlescreen_letter_on\
    );
\rgb_next[20]_INST_0_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => T_on1,
      I1 => \rgb_next[20]_INST_0_i_12_0\(0),
      I2 => B_on2,
      I3 => \rgb_next[20]_INST_0_i_4_1\(0),
      I4 => \rom_bitB__8\,
      O => B_l_on
    );
\rgb_next[20]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFEAAA80002AAA"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_133_n_0\,
      I1 => pixel_x(1),
      I2 => pixel_x(2),
      I3 => \T_x_reg_reg_n_0_[6]\,
      I4 => pixel_x(3),
      I5 => \rgb_next[20]_INST_0_i_134_n_0\,
      O => \rom_bitT__10\
    );
\rgb_next[20]_INST_0_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rgb_next[20]_INST_0_i_139_n_0\,
      I1 => \rgb_next[20]_INST_0_i_140_n_0\,
      O => \rom_bitA__13\,
      S => pixel_x(3)
    );
\rgb_next[20]_INST_0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => T_on1,
      I1 => \rom_bitK__13\,
      I2 => \rgb_next[20]_INST_0_i_13_0\(0),
      I3 => \rgb_next[20]_INST_0_i_4_1\(0),
      I4 => \rgb_next[20]_INST_0_i_13_1\(0),
      O => K_l_on
    );
\rgb_next[20]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444000044440000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_148_n_0\,
      I1 => \rgb_next[20]_INST_0_i_13_2\(0),
      I2 => \rgb_next[20]_INST_0_i_13_3\(0),
      I3 => \rgb_next[20]_INST_0_i_13_4\(0),
      I4 => \rgb_next[20]_INST_0_i_10_n_0\,
      I5 => \rom_bitR__9\,
      O => \rgb_next[20]_INST_0_i_47_n_0\
    );
\rgb_next[20]_INST_0_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataB(9),
      I1 => rom_dataB(8),
      I2 => pixel_x(1),
      I3 => rom_dataB(11),
      I4 => pixel_x(0),
      I5 => rom_dataB(10),
      O => \rgb_next[20]_INST_0_i_541_n_0\
    );
\rgb_next[20]_INST_0_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataK(2),
      I1 => rom_dataK(3),
      I2 => pixel_x(1),
      I3 => rom_dataK(0),
      I4 => pixel_x(0),
      I5 => rom_dataK(1),
      O => \rgb_next[20]_INST_0_i_543_n_0\
    );
\rgb_next[20]_INST_0_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataK(6),
      I1 => rom_dataK(7),
      I2 => pixel_x(1),
      I3 => rom_dataK(4),
      I4 => pixel_x(0),
      I5 => rom_dataK(5),
      O => \rgb_next[20]_INST_0_i_544_n_0\
    );
\rgb_next[20]_INST_0_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataK(10),
      I1 => rom_dataK(11),
      I2 => pixel_x(1),
      I3 => rom_dataK(8),
      I4 => pixel_x(0),
      I5 => rom_dataK(9),
      O => \rgb_next[20]_INST_0_i_545_n_0\
    );
\rgb_next[20]_INST_0_i_546\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rom_dataK(13),
      I1 => pixel_x(0),
      I2 => rom_dataK(14),
      I3 => pixel_x(1),
      I4 => rom_dataK(12),
      O => \rgb_next[20]_INST_0_i_546_n_0\
    );
\rgb_next[20]_INST_0_i_577\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => rom_dataR(1),
      I1 => pixel_x(1),
      I2 => rom_dataR(2),
      I3 => pixel_x(0),
      I4 => rom_dataR(3),
      O => \rgb_next[20]_INST_0_i_577_n_0\
    );
\rgb_next[20]_INST_0_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rom_dataR(4),
      I1 => rom_dataR(5),
      I2 => pixel_x(1),
      I3 => rom_dataR(6),
      I4 => pixel_x(0),
      I5 => rom_dataR(7),
      O => \rgb_next[20]_INST_0_i_578_n_0\
    );
\rgb_next[20]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => T_on1,
      I1 => \rgb_next[20]_INST_0_i_4_5\(0),
      I2 => \rgb_next[20]_INST_0_i_4_6\(0),
      I3 => \rgb_next[20]_INST_0_i_4_1\(0),
      I4 => \rom_bitU__11\,
      O => U_l_on
    );
\rgb_next[20]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41714D7DFFFFFFFF"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_33_n_0\,
      I1 => pixel_x(2),
      I2 => pixel_x(3),
      I3 => \rgb_next[20]_INST_0_i_34_n_0\,
      I4 => \rgb_next[20]_INST_0_i_35_n_0\,
      I5 => \rgb_next[20]_INST_0_i_4_4\(0),
      O => \rgb_next[20]_INST_0_i_9_n_0\
    );
\rgb_next[21]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^titlescreen_reg_1\,
      I1 => \rgb_next[21]\,
      I2 => \rgb_next[21]_0\,
      O => titleScreen_reg_4
    );
\rgb_next[21]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \rgb_next[14]_INST_0_i_2\,
      I1 => \^titlescreen\,
      I2 => CO(0),
      I3 => \rgb_next[14]_INST_0_i_2_0\(0),
      I4 => \brick_on2__7\,
      I5 => brick_p10,
      O => \^titlescreen_reg_1\
    );
\rgb_next[23]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => paddle_on,
      I2 => \^titlescreen\,
      O => titleScreen_reg_5
    );
\rgb_next[5]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rgb_next[13]_INST_0_i_6_n_0\,
      I1 => \^titlescreen\,
      O => titleScreen_reg_2
    );
\rgb_next[7]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^titlescreen_letter_on\,
      I1 => paddle_on,
      I2 => \rgb_next[13]_INST_0_i_6_n_0\,
      I3 => \^titlescreen\,
      O => titleScreen_reg_6
    );
\rom_dataA_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b5_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(5)
    );
\rom_dataA_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b4_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(4)
    );
\rom_dataA_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b3_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(3)
    );
\rom_dataA_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b2_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(2)
    );
\rom_dataA_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b1_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(1)
    );
\rom_dataA_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b0_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(0)
    );
\rom_dataA_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b14_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(14)
    );
\rom_dataA_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b13_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(13)
    );
\rom_dataA_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b12_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(12)
    );
\rom_dataA_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b11_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(11)
    );
\rom_dataA_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b10_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(10)
    );
\rom_dataA_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b9_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(9)
    );
\rom_dataA_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b8_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(8)
    );
\rom_dataA_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b7_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(7)
    );
\rom_dataA_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => g0_b6_n_0,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA(6)
    );
\rom_dataB_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataB_reg[10]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataB(10)
    );
\rom_dataB_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D55C55F3"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(4),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(0),
      O => \rom_dataB_reg[10]_i_1_n_0\
    );
\rom_dataB_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataB_reg[11]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataB(11)
    );
\rom_dataB_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(0),
      I2 => pixel_y(4),
      I3 => pixel_y(1),
      O => \rom_dataB_reg[11]_i_1_n_0\
    );
\rom_dataB_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataB_reg[12]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataB(12)
    );
\rom_dataB_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      I2 => pixel_y(0),
      I3 => pixel_y(1),
      O => \rom_dataB_reg[12]_i_1_n_0\
    );
\rom_dataB_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataB_reg[8]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataB(8)
    );
\rom_dataB_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(4),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      O => \rom_dataB_reg[8]_i_1_n_0\
    );
\rom_dataB_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataB_reg[9]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataB(9)
    );
\rom_dataB_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BC30B"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      I4 => pixel_y(3),
      O => \rom_dataB_reg[9]_i_1_n_0\
    );
\rom_dataE_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataE_reg[10]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE(10)
    );
\rom_dataE_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200008A"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(3),
      I2 => pixel_y(0),
      I3 => pixel_y(2),
      I4 => pixel_y(1),
      O => \rom_dataE_reg[10]_i_1_n_0\
    );
\rom_dataE_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataE_reg[11]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE(11)
    );
\rom_dataE_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8002"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      O => \rom_dataE_reg[11]_i_1_n_0\
    );
\rom_dataE_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataE_reg[1]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE(1)
    );
\rom_dataE_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000004"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(4),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(0),
      O => \rom_dataE_reg[1]_i_1_n_0\
    );
\rom_dataE_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => pixel_y(4),
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE(3)
    );
\rom_dataE_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataE_reg[9]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE(9)
    );
\rom_dataE_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800300"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(4),
      I4 => pixel_y(2),
      O => \rom_dataE_reg[9]_i_1_n_0\
    );
\rom_dataK_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b5__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(5)
    );
\rom_dataK_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b4__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(4)
    );
\rom_dataK_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b3__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(3)
    );
\rom_dataK_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b2__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(2)
    );
\rom_dataK_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b1__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(1)
    );
\rom_dataK_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b0__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(0)
    );
\rom_dataK_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b14__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(14)
    );
\rom_dataK_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b13__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(13)
    );
\rom_dataK_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b12__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(12)
    );
\rom_dataK_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b11__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(11)
    );
\rom_dataK_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b10__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(10)
    );
\rom_dataK_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b9__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(9)
    );
\rom_dataK_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b8__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(8)
    );
\rom_dataK_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b7__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(7)
    );
\rom_dataK_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b6__0_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataK(6)
    );
\rom_dataO_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b5__1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataO(5)
    );
\rom_dataO_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b4__1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataO(4)
    );
\rom_dataO_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b3__1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataO(3)
    );
\rom_dataO_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b0__1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataO(0)
    );
\rom_dataO_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b6__1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataO(6)
    );
\rom_dataR_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[10]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(5)
    );
\rom_dataR_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67910000"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(0),
      I3 => pixel_y(3),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[10]_i_1_n_0\
    );
\rom_dataR_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[11]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(4)
    );
\rom_dataR_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1A60000"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(3),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[11]_i_1_n_0\
    );
\rom_dataR_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[12]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(3)
    );
\rom_dataR_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAA9"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      I4 => pixel_y(3),
      O => \rom_dataR_reg[12]_i_1_n_0\
    );
\rom_dataR_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[13]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(2)
    );
\rom_dataR_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0002AA1"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      I4 => pixel_y(3),
      O => \rom_dataR_reg[13]_i_1_n_0\
    );
\rom_dataR_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[14]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(1)
    );
\rom_dataR_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(0),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[14]_i_1_n_0\
    );
\rom_dataR_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[6]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(9)
    );
\rom_dataR_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(0),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[6]_i_1_n_0\
    );
\rom_dataR_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      O => \rom_dataR_reg[6]_i_2_n_0\
    );
\rom_dataR_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[7]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(8)
    );
\rom_dataR_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(4),
      O => \rom_dataR_reg[7]_i_1_n_0\
    );
\rom_dataR_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[8]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(7)
    );
\rom_dataR_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11310000"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      I3 => pixel_y(0),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[8]_i_1_n_0\
    );
\rom_dataR_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR_reg[9]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR(6)
    );
\rom_dataR_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31710000"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      I3 => pixel_y(0),
      I4 => pixel_y(4),
      O => \rom_dataR_reg[9]_i_1_n_0\
    );
\rom_dataT_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[13]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataT(13)
    );
\rom_dataT_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(0),
      O => \rom_dataT_reg[13]_i_1_n_0\
    );
\rom_dataT_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[7]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataT(7)
    );
\rom_dataT_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      O => \rom_dataT_reg[7]_i_1_n_0\
    );
\rom_dataT_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[9]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataT(9)
    );
\rom_dataT_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(3),
      O => \rom_dataT_reg[9]_i_1_n_0\
    );
\rom_dataU_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[11]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(11)
    );
\rom_dataU_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(0),
      O => \rom_dataU_reg[11]_i_1_n_0\
    );
\rom_dataU_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[13]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(13)
    );
\rom_dataU_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010000"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(3),
      I4 => pixel_y(4),
      O => \rom_dataU_reg[13]_i_1_n_0\
    );
\rom_dataU_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[14]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(14)
    );
\rom_dataU_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(1),
      I2 => pixel_y(3),
      I3 => pixel_y(2),
      O => \rom_dataU_reg[14]_i_1_n_0\
    );
\rom_dataU_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[15]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(15)
    );
\rom_dataU_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(4),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      O => \rom_dataU_reg[15]_i_1_n_0\
    );
\rom_dataU_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[1]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(1)
    );
\rom_dataU_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(4),
      I2 => pixel_y(0),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      O => \rom_dataU_reg[1]_i_1_n_0\
    );
\rom_dataU_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[3]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(3)
    );
\rom_dataU_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      I2 => pixel_y(0),
      I3 => pixel_y(1),
      I4 => pixel_y(4),
      O => \rom_dataU_reg[3]_i_1_n_0\
    );
\rom_dataU_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataU_reg[6]_i_1_n_0\,
      G => \rom_dataR_reg[6]_i_2_n_0\,
      GE => '1',
      Q => rom_dataU(6)
    );
\rom_dataU_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(0),
      O => \rom_dataU_reg[6]_i_1_n_0\
    );
sq_ball_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on0_carry_n_0,
      CO(2) => sq_ball_on0_carry_n_1,
      CO(1) => sq_ball_on0_carry_n_2,
      CO(0) => sq_ball_on0_carry_n_3,
      CYINIT => '1',
      DI(3) => \sq_ball_on0_carry_i_1__0_n_0\,
      DI(2) => \sq_ball_on0_carry_i_2__0_n_0\,
      DI(1) => \sq_ball_on0_carry_i_3__0_n_0\,
      DI(0) => \sq_ball_on0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_sq_ball_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sq_ball_on0_carry_i_5__0_n_0\,
      S(2) => \sq_ball_on0_carry_i_6__0_n_0\,
      S(1) => \sq_ball_on0_carry_i_7__0_n_0\,
      S(0) => \sq_ball_on0_carry_i_8__0_n_0\
    );
\sq_ball_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on0_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on0,
      CO(0) => \sq_ball_on0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on0_carry__0_i_1_n_0\,
      DI(0) => \sq_ball_on0_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on0_carry__0_i_3_n_0\,
      S(0) => \sq_ball_on0_carry__0_i_4__0_n_0\
    );
\sq_ball_on0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_y_b(10),
      I1 => pixel_y(10),
      I2 => pixel_y(11),
      I3 => ball_y_b(11),
      O => \sq_ball_on0_carry__0_i_1_n_0\
    );
\sq_ball_on0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_y_b(8),
      I1 => pixel_y(8),
      I2 => pixel_y(9),
      I3 => ball_y_b(9),
      O => \sq_ball_on0_carry__0_i_2__0_n_0\
    );
\sq_ball_on0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_y_b(10),
      I1 => pixel_y(10),
      I2 => ball_y_b(11),
      I3 => pixel_y(11),
      O => \sq_ball_on0_carry__0_i_3_n_0\
    );
\sq_ball_on0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_y_b(8),
      I1 => pixel_y(8),
      I2 => ball_y_b(9),
      I3 => pixel_y(9),
      O => \sq_ball_on0_carry__0_i_4__0_n_0\
    );
\sq_ball_on0_carry__0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on0_carry_i_9_n_0,
      CO(3) => \NLW_sq_ball_on0_carry__0_i_5__0_CO_UNCONNECTED\(3),
      CO(2) => \sq_ball_on0_carry__0_i_5__0_n_1\,
      CO(1) => \sq_ball_on0_carry__0_i_5__0_n_2\,
      CO(0) => \sq_ball_on0_carry__0_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ball_y_b(11 downto 8),
      S(3 downto 0) => ball_y_reg_reg(11 downto 8)
    );
\sq_ball_on0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_y_b(6),
      I1 => pixel_y(6),
      I2 => pixel_y(7),
      I3 => ball_y_b(7),
      O => \sq_ball_on0_carry_i_1__0_n_0\
    );
\sq_ball_on0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ball_y_b(4),
      I1 => pixel_y(4),
      I2 => pixel_y(5),
      I3 => ball_y_b(5),
      O => \sq_ball_on0_carry_i_2__0_n_0\
    );
\sq_ball_on0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => ball_y_reg_reg(2),
      I1 => pixel_y(2),
      I2 => ball_y_reg_reg(3),
      I3 => pixel_y(3),
      O => \sq_ball_on0_carry_i_3__0_n_0\
    );
\sq_ball_on0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \sq_ball_on0_carry_i_4__0_n_0\
    );
\sq_ball_on0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_y_b(6),
      I1 => pixel_y(6),
      I2 => ball_y_b(7),
      I3 => pixel_y(7),
      O => \sq_ball_on0_carry_i_5__0_n_0\
    );
\sq_ball_on0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ball_y_b(4),
      I1 => pixel_y(4),
      I2 => ball_y_b(5),
      I3 => pixel_y(5),
      O => \sq_ball_on0_carry_i_6__0_n_0\
    );
\sq_ball_on0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => ball_y_reg_reg(2),
      I1 => pixel_y(2),
      I2 => ball_y_reg_reg(3),
      I3 => pixel_y(3),
      O => \sq_ball_on0_carry_i_7__0_n_0\
    );
\sq_ball_on0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \sq_ball_on0_carry_i_8__0_n_0\
    );
sq_ball_on0_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on0_carry_i_9_n_0,
      CO(2) => sq_ball_on0_carry_i_9_n_1,
      CO(1) => sq_ball_on0_carry_i_9_n_2,
      CO(0) => sq_ball_on0_carry_i_9_n_3,
      CYINIT => ball_y_reg_reg(3),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ball_y_b(7 downto 4),
      S(3 downto 0) => ball_y_reg_reg(7 downto 4)
    );
sq_ball_on1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on1_carry_n_0,
      CO(2) => sq_ball_on1_carry_n_1,
      CO(1) => sq_ball_on1_carry_n_2,
      CO(0) => sq_ball_on1_carry_n_3,
      CYINIT => '1',
      DI(3) => \sq_ball_on1_carry_i_1__0_n_0\,
      DI(2) => \sq_ball_on1_carry_i_2__0_n_0\,
      DI(1) => \sq_ball_on1_carry_i_3__0_n_0\,
      DI(0) => \sq_ball_on1_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_sq_ball_on1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sq_ball_on1_carry_i_5__0_n_0\,
      S(2) => \sq_ball_on1_carry_i_6__0_n_0\,
      S(1) => \sq_ball_on1_carry_i_7__0_n_0\,
      S(0) => \sq_ball_on1_carry_i_8__0_n_0\
    );
\sq_ball_on1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on1_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on1,
      CO(0) => \sq_ball_on1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on1_carry__0_i_1__0_n_0\,
      DI(0) => \sq_ball_on1_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on1_carry__0_i_3_n_0\,
      S(0) => \sq_ball_on1_carry__0_i_4__0_n_0\
    );
\sq_ball_on1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_y(10),
      I1 => ball_y_reg_reg(10),
      I2 => ball_y_reg_reg(11),
      I3 => pixel_y(11),
      O => \sq_ball_on1_carry__0_i_1__0_n_0\
    );
\sq_ball_on1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_y(8),
      I1 => ball_y_reg_reg(8),
      I2 => ball_y_reg_reg(9),
      I3 => pixel_y(9),
      O => \sq_ball_on1_carry__0_i_2__0_n_0\
    );
\sq_ball_on1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(10),
      I1 => ball_y_reg_reg(10),
      I2 => pixel_y(11),
      I3 => ball_y_reg_reg(11),
      O => \sq_ball_on1_carry__0_i_3_n_0\
    );
\sq_ball_on1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(8),
      I1 => ball_y_reg_reg(8),
      I2 => pixel_y(9),
      I3 => ball_y_reg_reg(9),
      O => \sq_ball_on1_carry__0_i_4__0_n_0\
    );
\sq_ball_on1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_y(6),
      I1 => ball_y_reg_reg(6),
      I2 => ball_y_reg_reg(7),
      I3 => pixel_y(7),
      O => \sq_ball_on1_carry_i_1__0_n_0\
    );
\sq_ball_on1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_y(4),
      I1 => ball_y_reg_reg(4),
      I2 => ball_y_reg_reg(5),
      I3 => pixel_y(5),
      O => \sq_ball_on1_carry_i_2__0_n_0\
    );
\sq_ball_on1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_y(2),
      I1 => ball_y_reg_reg(2),
      I2 => ball_y_reg_reg(3),
      I3 => pixel_y(3),
      O => \sq_ball_on1_carry_i_3__0_n_0\
    );
\sq_ball_on1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \sq_ball_on1_carry_i_4__0_n_0\
    );
\sq_ball_on1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(6),
      I1 => ball_y_reg_reg(6),
      I2 => pixel_y(7),
      I3 => ball_y_reg_reg(7),
      O => \sq_ball_on1_carry_i_5__0_n_0\
    );
\sq_ball_on1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(4),
      I1 => ball_y_reg_reg(4),
      I2 => pixel_y(5),
      I3 => ball_y_reg_reg(5),
      O => \sq_ball_on1_carry_i_6__0_n_0\
    );
\sq_ball_on1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(2),
      I1 => ball_y_reg_reg(2),
      I2 => pixel_y(3),
      I3 => ball_y_reg_reg(3),
      O => \sq_ball_on1_carry_i_7__0_n_0\
    );
\sq_ball_on1_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \sq_ball_on1_carry_i_8__0_n_0\
    );
sq_ball_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on2_carry_n_0,
      CO(2) => sq_ball_on2_carry_n_1,
      CO(1) => sq_ball_on2_carry_n_2,
      CO(0) => sq_ball_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => \sq_ball_on2_carry_i_1__0_n_0\,
      DI(2) => \sq_ball_on2_carry_i_2__0_n_0\,
      DI(1) => \sq_ball_on2_carry_i_3__0_n_0\,
      DI(0) => \sq_ball_on2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_sq_ball_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sq_ball_on2_carry_i_5__0_n_0\,
      S(2) => \sq_ball_on2_carry_i_6__0_n_0\,
      S(1) => \sq_ball_on2_carry_i_7__0_n_0\,
      S(0) => \sq_ball_on2_carry_i_8__0_n_0\
    );
\sq_ball_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on2_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on21_in,
      CO(0) => \sq_ball_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on2_carry__0_i_1_n_0\,
      DI(0) => \sq_ball_on2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on2_carry__0_i_3_n_0\,
      S(0) => \sq_ball_on2_carry__0_i_4__0_n_0\
    );
\sq_ball_on2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(10),
      I1 => ball_x_reg_reg(10),
      I2 => ball_x_reg_reg(11),
      I3 => pixel_x(11),
      O => \sq_ball_on2_carry__0_i_1_n_0\
    );
\sq_ball_on2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(8),
      I1 => ball_x_reg_reg(8),
      I2 => ball_x_reg_reg(9),
      I3 => pixel_x(9),
      O => \sq_ball_on2_carry__0_i_2__0_n_0\
    );
\sq_ball_on2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(10),
      I1 => ball_x_reg_reg(10),
      I2 => pixel_x(11),
      I3 => ball_x_reg_reg(11),
      O => \sq_ball_on2_carry__0_i_3_n_0\
    );
\sq_ball_on2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(8),
      I1 => ball_x_reg_reg(8),
      I2 => pixel_x(9),
      I3 => ball_x_reg_reg(9),
      O => \sq_ball_on2_carry__0_i_4__0_n_0\
    );
\sq_ball_on2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(6),
      I1 => ball_x_reg_reg(6),
      I2 => ball_x_reg_reg(7),
      I3 => pixel_x(7),
      O => \sq_ball_on2_carry_i_1__0_n_0\
    );
\sq_ball_on2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(4),
      I1 => ball_x_reg_reg(4),
      I2 => ball_x_reg_reg(5),
      I3 => pixel_x(5),
      O => \sq_ball_on2_carry_i_2__0_n_0\
    );
\sq_ball_on2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(2),
      I1 => ball_x_reg_reg(2),
      I2 => ball_x_reg_reg(3),
      I3 => pixel_x(3),
      O => \sq_ball_on2_carry_i_3__0_n_0\
    );
\sq_ball_on2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \sq_ball_on2_carry_i_4__0_n_0\
    );
\sq_ball_on2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(6),
      I1 => ball_x_reg_reg(6),
      I2 => pixel_x(7),
      I3 => ball_x_reg_reg(7),
      O => \sq_ball_on2_carry_i_5__0_n_0\
    );
\sq_ball_on2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(4),
      I1 => ball_x_reg_reg(4),
      I2 => pixel_x(5),
      I3 => ball_x_reg_reg(5),
      O => \sq_ball_on2_carry_i_6__0_n_0\
    );
\sq_ball_on2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(2),
      I1 => ball_x_reg_reg(2),
      I2 => pixel_x(3),
      I3 => ball_x_reg_reg(3),
      O => \sq_ball_on2_carry_i_7__0_n_0\
    );
\sq_ball_on2_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \sq_ball_on2_carry_i_8__0_n_0\
    );
\sq_ball_on2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sq_ball_on2_inferred__0/i__carry_n_0\,
      CO(2) => \sq_ball_on2_inferred__0/i__carry_n_1\,
      CO(1) => \sq_ball_on2_inferred__0/i__carry_n_2\,
      CO(0) => \sq_ball_on2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\sq_ball_on2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sq_ball_on2_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_sq_ball_on2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on2,
      CO(0) => \sq_ball_on2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__3_n_0\,
      DI(0) => \i__carry__0_i_2__2_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
titleScreen_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^titlescreen\,
      I1 => btn1,
      O => titleScreen_i_1_n_0
    );
titleScreen_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => titleScreen_i_1_n_0,
      PRE => reset,
      Q => \^titlescreen\
    );
\x_delta_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \x_delta_reg[11]_i_2_n_0\,
      I1 => \x_delta_reg[11]_i_3_n_0\,
      I2 => \y_delta_reg[11]_i_3_n_0\,
      I3 => p_0_in0,
      I4 => reset,
      I5 => \x_delta_reg_reg_n_0_[11]\,
      O => \x_delta_reg[11]_i_1_n_0\
    );
\x_delta_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
        port map (
      I0 => ball_x_r(10),
      I1 => ball_x_r(9),
      I2 => ball_x_r(8),
      I3 => ball_x_r(7),
      I4 => ball_x_r(11),
      O => \x_delta_reg[11]_i_2_n_0\
    );
\x_delta_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFFE"
    )
        port map (
      I0 => \x_delta_next1__9\,
      I1 => ball_x_reg_reg(3),
      I2 => ball_x_reg_reg(2),
      I3 => \x_delta_reg[11]_i_4_n_0\,
      I4 => \x_delta_reg[11]_i_2_n_0\,
      O => \x_delta_reg[11]_i_3_n_0\
    );
\x_delta_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ball_x_reg_reg(6),
      I1 => ball_x_reg_reg(7),
      I2 => ball_x_reg_reg(4),
      I3 => ball_x_reg_reg(5),
      I4 => \x_delta_reg[11]_i_5_n_0\,
      O => \x_delta_reg[11]_i_4_n_0\
    );
\x_delta_reg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_x_reg_reg(9),
      I1 => ball_x_reg_reg(8),
      I2 => ball_x_reg_reg(11),
      I3 => ball_x_reg_reg(10),
      O => \x_delta_reg[11]_i_5_n_0\
    );
\x_delta_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^titlescreen\,
      I1 => btn1,
      O => startGame
    );
\x_delta_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \x_delta_reg[11]_i_1_n_0\,
      Q => \x_delta_reg_reg_n_0_[11]\,
      R => '0'
    );
\y_delta_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAA00A8"
    )
        port map (
      I0 => p_0_in0,
      I1 => \y_delta_reg[11]_i_3_n_0\,
      I2 => \x_delta_next1__9\,
      I3 => reset,
      I4 => \y_delta_reg_reg_n_0_[11]\,
      O => \y_delta_reg[11]_i_1_n_0\
    );
\y_delta_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555777"
    )
        port map (
      I0 => x_delta_next3,
      I1 => ball_y_b(11),
      I2 => \y_delta_reg[11]_i_13_n_0\,
      I3 => ball_y_b(8),
      I4 => ball_y_b(9),
      I5 => ball_y_b(10),
      O => \y_delta_reg[11]_i_10_n_0\
    );
\y_delta_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000101FFFFFFFF"
    )
        port map (
      I0 => ball_y_b(5),
      I1 => ball_y_b(7),
      I2 => ball_y_b(6),
      I3 => ball_y_reg_reg(3),
      I4 => ball_y_b(4),
      I5 => ball_y_b(8),
      O => \y_delta_reg[11]_i_11_n_0\
    );
\y_delta_reg[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_x_reg_reg(8),
      I1 => \y_delta_reg[11]_i_14_n_0\,
      I2 => ball_x_reg_reg(9),
      I3 => ball_x_reg_reg(10),
      O => x_delta_next3
    );
\y_delta_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => ball_y_b(4),
      I1 => ball_y_b(7),
      I2 => ball_y_reg_reg(3),
      I3 => ball_y_reg_reg(2),
      I4 => ball_y_b(5),
      I5 => ball_y_b(6),
      O => \y_delta_reg[11]_i_13_n_0\
    );
\y_delta_reg[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ball_x_reg_reg(11),
      I1 => ball_x_reg_reg(7),
      I2 => ball_x_reg_reg(4),
      I3 => ball_x_reg_reg(3),
      I4 => ball_x_reg_reg(5),
      I5 => ball_x_reg_reg(6),
      O => \y_delta_reg[11]_i_14_n_0\
    );
\y_delta_reg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_y_reg_reg(3),
      I1 => ball_y_reg_reg(2),
      I2 => \y_delta_reg[11]_i_5_n_0\,
      I3 => \y_delta_reg[11]_i_6_n_0\,
      O => p_0_in0
    );
\y_delta_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \y_delta_reg[11]_i_7_n_0\,
      I1 => ball_y_b(7),
      I2 => ball_y_b(6),
      I3 => ball_y_b(5),
      I4 => ball_y_b(8),
      I5 => ball_y_b(11),
      O => \y_delta_reg[11]_i_3_n_0\
    );
\y_delta_reg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \y_delta_reg[11]_i_8_n_0\,
      I1 => \y_delta_reg[11]_i_9_n_0\,
      I2 => ball_x_r(10),
      I3 => ball_x_r(11),
      I4 => ball_x_r(9),
      I5 => \y_delta_reg[11]_i_10_n_0\,
      O => \x_delta_next1__9\
    );
\y_delta_reg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_y_reg_reg(9),
      I1 => ball_y_reg_reg(8),
      I2 => ball_y_reg_reg(11),
      I3 => ball_y_reg_reg(10),
      O => \y_delta_reg[11]_i_5_n_0\
    );
\y_delta_reg[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_y_reg_reg(5),
      I1 => ball_y_reg_reg(4),
      I2 => ball_y_reg_reg(7),
      I3 => ball_y_reg_reg(6),
      O => \y_delta_reg[11]_i_6_n_0\
    );
\y_delta_reg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ball_y_b(9),
      I1 => ball_y_b(10),
      O => \y_delta_reg[11]_i_7_n_0\
    );
\y_delta_reg[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \y_delta_reg[11]_i_11_n_0\,
      I1 => ball_y_b(10),
      I2 => ball_y_b(11),
      I3 => ball_y_b(9),
      O => \y_delta_reg[11]_i_8_n_0\
    );
\y_delta_reg[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => ball_x_r(8),
      I1 => ball_x_r(7),
      I2 => ball_x_r(5),
      I3 => ball_x_r(6),
      I4 => ball_x_r(4),
      O => \y_delta_reg[11]_i_9_n_0\
    );
\y_delta_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \y_delta_reg[11]_i_1_n_0\,
      Q => \y_delta_reg_reg_n_0_[11]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_ball_animate is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_x_reg_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[6]_0\ : out STD_LOGIC;
    \lives_reg[2]_0\ : out STD_LOGIC;
    lives : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ball_x_reg_reg[9]_8\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rgb_next : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pixel_y_6_sp_1 : out STD_LOGIC;
    titleScreen_reg : out STD_LOGIC;
    titleScreen_reg_0 : out STD_LOGIC;
    \lives_reg[2]_1\ : out STD_LOGIC;
    pixel_x_9_sp_1 : out STD_LOGIC;
    \ball_y_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_x_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[6]_0\ : out STD_LOGIC;
    \ball_x_reg_reg[4]_0\ : out STD_LOGIC;
    \ball_x_reg_reg[3]_0\ : out STD_LOGIC;
    \ball_x_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    titleScreen_reg_1 : out STD_LOGIC;
    \ball_y_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[4]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[8]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_y_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ball_x_reg_reg[9]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[2]_0\ : out STD_LOGIC;
    \ball_y_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[8]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_21\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brick_lives_reg[7]_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_x_reg_reg[9]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ball_y_reg_reg[8]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_delta_reg[9]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_delta_next2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    brick_p : in STD_LOGIC;
    \brick_lives_reg[7]_23\ : in STD_LOGIC;
    brick_p3 : in STD_LOGIC;
    brick_p2 : in STD_LOGIC;
    brick_p1 : in STD_LOGIC;
    \brick_lives_reg[7]_24\ : in STD_LOGIC;
    \brick_lives_reg[7]_25\ : in STD_LOGIC;
    \brick_lives_reg[7]_26\ : in STD_LOGIC;
    brick_p6 : in STD_LOGIC;
    brick_p5 : in STD_LOGIC;
    tick_75 : in STD_LOGIC;
    \brick_lives_reg[7]_27\ : in STD_LOGIC;
    brick_p13 : in STD_LOGIC;
    \brick_lives_reg[7]_28\ : in STD_LOGIC;
    \brick_lives_reg[7]_29\ : in STD_LOGIC;
    \brick_lives_reg[7]_30\ : in STD_LOGIC;
    brick_p23 : in STD_LOGIC;
    brick_p22 : in STD_LOGIC;
    \brick_lives_reg[7]_31\ : in STD_LOGIC;
    \brick_lives_reg[7]_32\ : in STD_LOGIC;
    brick_p28 : in STD_LOGIC;
    brick_p25 : in STD_LOGIC;
    \brick_lives_reg[7]_33\ : in STD_LOGIC;
    \brick_lives_reg[7]_34\ : in STD_LOGIC;
    brick_p26 : in STD_LOGIC;
    \brick_lives_reg[7]_35\ : in STD_LOGIC;
    brick_p18 : in STD_LOGIC;
    \brick_lives_reg[7]_36\ : in STD_LOGIC;
    \brick_lives_reg[7]_37\ : in STD_LOGIC;
    \brick_lives_reg[7]_38\ : in STD_LOGIC;
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    speed : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_delta_reg_reg[0]_0\ : in STD_LOGIC;
    \y_delta_reg_reg[0]_1\ : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    titleScreen : in STD_LOGIC;
    \x_delta_next2_carry__0_1\ : in STD_LOGIC;
    \x_delta_next2_carry__0_2\ : in STD_LOGIC;
    \x_delta_next3_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rgb_next_0_sp_1 : in STD_LOGIC;
    gameover_letter_on : in STD_LOGIC;
    n_l_on : in STD_LOGIC;
    \rgb_next[0]_0\ : in STD_LOGIC;
    rgb_next_10_sp_1 : in STD_LOGIC;
    \rgb_next[10]_0\ : in STD_LOGIC;
    graph_rgb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v_video : in STD_LOGIC;
    h_video : in STD_LOGIC;
    rgb_next_11_sp_1 : in STD_LOGIC;
    rgb_next_8_sp_1 : in STD_LOGIC;
    rgb_next_19_sp_1 : in STD_LOGIC;
    \rgb_next[19]_0\ : in STD_LOGIC;
    rgb_next_20_sp_1 : in STD_LOGIC;
    rgb_next_18_sp_1 : in STD_LOGIC;
    \rgb_next[18]_0\ : in STD_LOGIC;
    rgb_next_2_sp_1 : in STD_LOGIC;
    rgb_next_9_sp_1 : in STD_LOGIC;
    \rgb_next[9]_0\ : in STD_LOGIC;
    \rgb_next[9]_1\ : in STD_LOGIC;
    rgb_next_21_sp_1 : in STD_LOGIC;
    \rgb_next[21]_0\ : in STD_LOGIC;
    \rgb_next[21]_1\ : in STD_LOGIC;
    rgb_next_7_sp_1 : in STD_LOGIC;
    \rgb_next[23]\ : in STD_LOGIC;
    \rgb_next[21]_2\ : in STD_LOGIC;
    \rgb_next[8]_0\ : in STD_LOGIC;
    \rgb_next[8]_1\ : in STD_LOGIC;
    \rgb_next[18]_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_16_0\ : in STD_LOGIC;
    \rgb_next[18]_2\ : in STD_LOGIC;
    rgb_next_13_sp_1 : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_16_1\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1_0\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_15\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_15_0\ : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rgb_next_16_sp_1 : in STD_LOGIC;
    tick_color : in STD_LOGIC;
    \rgb_next[9]_2\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1_1\ : in STD_LOGIC;
    \brick_lives_reg[7]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p10 : in STD_LOGIC;
    \brick_lives_reg[7]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[8]_2\ : in STD_LOGIC;
    titlescreen_letter_on : in STD_LOGIC;
    startGame : in STD_LOGIC;
    \rgb_next[18]_INST_0_i_2_0\ : in STD_LOGIC;
    \rgb_next[18]_INST_0_i_2_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[0]_1\ : in STD_LOGIC;
    rgb_next_17_sp_1 : in STD_LOGIC;
    rgb_next_15_sp_1 : in STD_LOGIC;
    bar_x_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \ball_y_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_ball_animate : entity is "ball_animate";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_ball_animate;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_ball_animate is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \R2_0/brick_lives51_in\ : STD_LOGIC;
  signal \_carry__0_i_6_n_0\ : STD_LOGIC;
  signal ball_x_r : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \ball_x_reg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \ball_x_reg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \^ball_x_reg_reg[3]_0\ : STD_LOGIC;
  signal \^ball_x_reg_reg[4]_0\ : STD_LOGIC;
  signal \^ball_x_reg_reg[6]_0\ : STD_LOGIC;
  signal \^ball_x_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ball_x_reg_reg[9]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ball_y_b : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \ball_y_reg_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_1\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_2\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_3\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_4\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_5\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_6\ : STD_LOGIC;
  signal \ball_y_reg_carry__0_n_7\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_n_3\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_n_6\ : STD_LOGIC;
  signal \ball_y_reg_carry__1_n_7\ : STD_LOGIC;
  signal ball_y_reg_carry_i_1_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_2_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_3_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_4_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_5_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_6_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_7_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_i_8_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_n_0 : STD_LOGIC;
  signal ball_y_reg_carry_n_1 : STD_LOGIC;
  signal ball_y_reg_carry_n_2 : STD_LOGIC;
  signal ball_y_reg_carry_n_3 : STD_LOGIC;
  signal ball_y_reg_carry_n_4 : STD_LOGIC;
  signal ball_y_reg_carry_n_5 : STD_LOGIC;
  signal ball_y_reg_carry_n_6 : STD_LOGIC;
  signal ball_y_reg_carry_n_7 : STD_LOGIC;
  signal \^ball_y_reg_reg[6]_0\ : STD_LOGIC;
  signal ball_y_t : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \brick_lives[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_10_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_11_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_7_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_8__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_8__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_8_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \^lives\ : STD_LOGIC;
  signal \lives[0]_i_1_n_0\ : STD_LOGIC;
  signal \lives[1]_i_1_n_0\ : STD_LOGIC;
  signal \lives[2]_i_1_n_0\ : STD_LOGIC;
  signal \lives[2]_i_3_n_0\ : STD_LOGIC;
  signal \^lives_reg[2]_0\ : STD_LOGIC;
  signal \^lives_reg[2]_1\ : STD_LOGIC;
  signal \lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \lives_reg_n_0_[2]\ : STD_LOGIC;
  signal pixel_x_9_sn_1 : STD_LOGIC;
  signal pixel_y_6_sn_1 : STD_LOGIC;
  signal \rgb_next[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \rgb_next[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \rgb_next[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \rgb_next[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \rgb_next[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \rgb_next[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal rgb_next_0_sn_1 : STD_LOGIC;
  signal rgb_next_10_sn_1 : STD_LOGIC;
  signal rgb_next_11_sn_1 : STD_LOGIC;
  signal rgb_next_13_sn_1 : STD_LOGIC;
  signal rgb_next_15_sn_1 : STD_LOGIC;
  signal rgb_next_16_sn_1 : STD_LOGIC;
  signal rgb_next_17_sn_1 : STD_LOGIC;
  signal rgb_next_18_sn_1 : STD_LOGIC;
  signal rgb_next_19_sn_1 : STD_LOGIC;
  signal rgb_next_20_sn_1 : STD_LOGIC;
  signal rgb_next_21_sn_1 : STD_LOGIC;
  signal rgb_next_2_sn_1 : STD_LOGIC;
  signal rgb_next_7_sn_1 : STD_LOGIC;
  signal rgb_next_8_sn_1 : STD_LOGIC;
  signal rgb_next_9_sn_1 : STD_LOGIC;
  signal sq_ball_on0 : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sq_ball_on0_carry__0_n_3\ : STD_LOGIC;
  signal sq_ball_on0_carry_i_10_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_1_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_2_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_3_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_4_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_5_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_6_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_7_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_i_8_n_0 : STD_LOGIC;
  signal \sq_ball_on0_carry_i_9__0_n_0\ : STD_LOGIC;
  signal sq_ball_on0_carry_n_0 : STD_LOGIC;
  signal sq_ball_on0_carry_n_1 : STD_LOGIC;
  signal sq_ball_on0_carry_n_2 : STD_LOGIC;
  signal sq_ball_on0_carry_n_3 : STD_LOGIC;
  signal sq_ball_on1 : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sq_ball_on1_carry__0_n_3\ : STD_LOGIC;
  signal sq_ball_on1_carry_i_1_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_2_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_3_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_4_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_5_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_6_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_7_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_i_8_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_n_0 : STD_LOGIC;
  signal sq_ball_on1_carry_n_1 : STD_LOGIC;
  signal sq_ball_on1_carry_n_2 : STD_LOGIC;
  signal sq_ball_on1_carry_n_3 : STD_LOGIC;
  signal sq_ball_on2 : STD_LOGIC;
  signal sq_ball_on21_in : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_carry__0_n_3\ : STD_LOGIC;
  signal sq_ball_on2_carry_i_1_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_2_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_3_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_4_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_5_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_6_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_7_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_i_8_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_n_0 : STD_LOGIC;
  signal sq_ball_on2_carry_n_1 : STD_LOGIC;
  signal sq_ball_on2_carry_n_2 : STD_LOGIC;
  signal sq_ball_on2_carry_n_3 : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sq_ball_on2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^titlescreen_reg\ : STD_LOGIC;
  signal \^titlescreen_reg_0\ : STD_LOGIC;
  signal \^titlescreen_reg_1\ : STD_LOGIC;
  signal x_delta_next2 : STD_LOGIC;
  signal \x_delta_next2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_next2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \x_delta_next2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \x_delta_next2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \x_delta_next2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \x_delta_next2_carry__0_n_3\ : STD_LOGIC;
  signal x_delta_next2_carry_i_15_n_0 : STD_LOGIC;
  signal x_delta_next2_carry_i_8_n_0 : STD_LOGIC;
  signal x_delta_next2_carry_n_0 : STD_LOGIC;
  signal x_delta_next2_carry_n_1 : STD_LOGIC;
  signal x_delta_next2_carry_n_2 : STD_LOGIC;
  signal x_delta_next2_carry_n_3 : STD_LOGIC;
  signal x_delta_next3_0 : STD_LOGIC;
  signal \x_delta_next3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal x_delta_next3_carry_i_4_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_i_5_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_i_6_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_i_7_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_i_8_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_n_0 : STD_LOGIC;
  signal x_delta_next3_carry_n_1 : STD_LOGIC;
  signal x_delta_next3_carry_n_2 : STD_LOGIC;
  signal x_delta_next3_carry_n_3 : STD_LOGIC;
  signal x_delta_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \x_delta_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \x_delta_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \x_delta_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \x_delta_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_delta_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal y_delta_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal y_delta_reg0 : STD_LOGIC;
  signal \y_delta_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_delta_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_delta_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_delta_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_delta_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_delta_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \NLW_ball_x_reg_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ball_x_reg_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ball_y_reg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ball_y_reg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sq_ball_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sq_ball_on1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sq_ball_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sq_ball_on2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_x_delta_next2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_delta_next2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_delta_next2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_x_delta_next3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_delta_next3_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_delta_next3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_10__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_11\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__10\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__12\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__13\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__14\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__15\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__16\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__17\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__18\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__19\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__20\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__21\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__22\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__23\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__24\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__25\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__26\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__27\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__6\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__8\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_1__9\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_4__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_5__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_6__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_6__5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_6__8\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_7__6\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_8__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_8__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_8__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_8__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_8__4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_9\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_9__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_9__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_9__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \direction[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \direction[1]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \direction[1]_i_1__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \direction[1]_i_1__10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \direction[1]_i_1__11\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \direction[1]_i_1__12\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \direction[1]_i_1__13\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \direction[1]_i_1__14\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \direction[1]_i_1__15\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \direction[1]_i_1__16\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \direction[1]_i_1__17\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \direction[1]_i_1__18\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \direction[1]_i_1__19\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \direction[1]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \direction[1]_i_1__20\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \direction[1]_i_1__21\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \direction[1]_i_1__22\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \direction[1]_i_1__23\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \direction[1]_i_1__24\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \direction[1]_i_1__25\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \direction[1]_i_1__26\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \direction[1]_i_1__27\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \direction[1]_i_1__3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \direction[1]_i_1__4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \direction[1]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \direction[1]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \direction[1]_i_1__7\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \direction[1]_i_1__8\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \direction[1]_i_1__9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \direction[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \direction[2]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \direction[2]_i_1__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \direction[2]_i_1__10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \direction[2]_i_1__11\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \direction[2]_i_1__12\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \direction[2]_i_1__13\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \direction[2]_i_1__14\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \direction[2]_i_1__15\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \direction[2]_i_1__16\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \direction[2]_i_1__17\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \direction[2]_i_1__18\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \direction[2]_i_1__19\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \direction[2]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \direction[2]_i_1__20\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \direction[2]_i_1__21\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \direction[2]_i_1__22\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \direction[2]_i_1__23\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \direction[2]_i_1__24\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \direction[2]_i_1__25\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \direction[2]_i_1__26\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \direction[2]_i_1__27\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \direction[2]_i_1__3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \direction[2]_i_1__4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \direction[2]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \direction[2]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \direction[2]_i_1__7\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \direction[2]_i_1__8\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \direction[2]_i_1__9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rgb_next[11]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rgb_next[13]_INST_0_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rgb_next[14]_INST_0_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rgb_next[15]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rgb_next[17]_INST_0_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rgb_next[17]_INST_0_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rgb_next[21]_INST_0_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rgb_next[21]_INST_0_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rgb_next[22]_INST_0_i_6\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rgb_next[22]_INST_0_i_9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_11\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_8\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rgb_next[5]_INST_0_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rgb_next[5]_INST_0_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rgb_next[7]_INST_0_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rgb_next[7]_INST_0_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_7\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of sq_ball_on0_carry_i_10 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of sq_ball_on0_carry_i_12 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of status_INST_0 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of x_delta_next2_carry_i_12 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of x_delta_next2_carry_i_13 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of x_delta_next2_carry_i_14 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of x_delta_next2_carry_i_15 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of x_delta_next2_carry_i_9 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \x_delta_reg[2]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \x_delta_reg[3]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \x_delta_reg[9]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \x_delta_reg[9]_i_6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \x_delta_reg[9]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \x_delta_reg[9]_i_8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_delta_reg[2]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_delta_reg[3]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_delta_reg[9]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \y_delta_reg[9]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \y_delta_reg[9]_i_8\ : label is "soft_lutpair247";
begin
  Q(0) <= \^q\(0);
  \ball_x_reg_reg[3]_0\ <= \^ball_x_reg_reg[3]_0\;
  \ball_x_reg_reg[4]_0\ <= \^ball_x_reg_reg[4]_0\;
  \ball_x_reg_reg[6]_0\ <= \^ball_x_reg_reg[6]_0\;
  \ball_x_reg_reg[7]_0\(1 downto 0) <= \^ball_x_reg_reg[7]_0\(1 downto 0);
  \ball_x_reg_reg[9]_8\(9 downto 0) <= \^ball_x_reg_reg[9]_8\(9 downto 0);
  \ball_y_reg_reg[6]_0\ <= \^ball_y_reg_reg[6]_0\;
  lives <= \^lives\;
  \lives_reg[2]_0\ <= \^lives_reg[2]_0\;
  \lives_reg[2]_1\ <= \^lives_reg[2]_1\;
  pixel_x_9_sp_1 <= pixel_x_9_sn_1;
  pixel_y_6_sp_1 <= pixel_y_6_sn_1;
  rgb_next_0_sn_1 <= rgb_next_0_sp_1;
  rgb_next_10_sn_1 <= rgb_next_10_sp_1;
  rgb_next_11_sn_1 <= rgb_next_11_sp_1;
  rgb_next_13_sn_1 <= rgb_next_13_sp_1;
  rgb_next_15_sn_1 <= rgb_next_15_sp_1;
  rgb_next_16_sn_1 <= rgb_next_16_sp_1;
  rgb_next_17_sn_1 <= rgb_next_17_sp_1;
  rgb_next_18_sn_1 <= rgb_next_18_sp_1;
  rgb_next_19_sn_1 <= rgb_next_19_sp_1;
  rgb_next_20_sn_1 <= rgb_next_20_sp_1;
  rgb_next_21_sn_1 <= rgb_next_21_sp_1;
  rgb_next_2_sn_1 <= rgb_next_2_sp_1;
  rgb_next_7_sn_1 <= rgb_next_7_sp_1;
  rgb_next_8_sn_1 <= rgb_next_8_sp_1;
  rgb_next_9_sn_1 <= rgb_next_9_sp_1;
  titleScreen_reg <= \^titlescreen_reg\;
  titleScreen_reg_0 <= \^titlescreen_reg_0\;
  titleScreen_reg_1 <= \^titlescreen_reg_1\;
\_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959555"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(3),
      I2 => ball_y_t(4),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => ball_y_t(2),
      O => p_0_in(2)
    );
\_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      O => p_0_in(3)
    );
\_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => p_0_in(4)
    );
\_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_7\(3)
    );
\_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_9\(3)
    );
\_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_10\(3)
    );
\_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => \ball_y_reg_reg[8]_7\(2)
    );
\_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => \ball_y_reg_reg[8]_10\(2)
    );
\_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_5\(3)
    );
\_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_6\(3)
    );
\_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_8\(3)
    );
\_carry__0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => \_carry__0_i_6_n_0\,
      I2 => ball_y_t(3),
      I3 => ball_y_t(5),
      I4 => ball_y_t(4),
      I5 => ball_y_t(7),
      O => \ball_y_reg_reg[8]_9\(2)
    );
\_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => \ball_y_reg_reg[8]_5\(2)
    );
\_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => \ball_y_reg_reg[8]_6\(2)
    );
\_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      O => \ball_y_reg_reg[8]_9\(1)
    );
\_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      I3 => \_carry__0_i_6_n_0\,
      I4 => ball_y_t(6),
      O => \ball_y_reg_reg[8]_7\(1)
    );
\_carry__0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => \_carry__0_i_6_n_0\,
      I2 => ball_y_t(3),
      I3 => ball_y_t(5),
      I4 => ball_y_t(4),
      I5 => ball_y_t(7),
      O => \ball_y_reg_reg[8]_8\(2)
    );
\_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      I3 => \_carry__0_i_6_n_0\,
      I4 => ball_y_t(6),
      O => \ball_y_reg_reg[8]_10\(1)
    );
\_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      O => \ball_y_reg_reg[8]_5\(1)
    );
\_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      O => \ball_y_reg_reg[8]_8\(1)
    );
\_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959555"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(3),
      I2 => ball_y_t(4),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => ball_y_t(2),
      O => \ball_y_reg_reg[8]_10\(0)
    );
\_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => \ball_y_reg_reg[8]_7\(0)
    );
\_carry__0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => \ball_y_reg_reg[8]_9\(0)
    );
\_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      I3 => \_carry__0_i_6_n_0\,
      I4 => ball_y_t(6),
      O => \ball_y_reg_reg[8]_6\(1)
    );
\_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959555"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(3),
      I2 => ball_y_t(4),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => ball_y_t(2),
      O => \ball_y_reg_reg[8]_6\(0)
    );
\_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959555"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(3),
      I2 => ball_y_t(4),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => ball_y_t(2),
      O => \ball_y_reg_reg[8]_8\(0)
    );
\_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => \ball_y_reg_reg[8]_5\(0)
    );
\_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      O => \_carry__0_i_6_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_15\(1)
    );
\_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_16\(1)
    );
\_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_17\(1)
    );
\_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_18\(1)
    );
\_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_19\(1)
    );
\_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => p_0_in(6)
    );
\_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_15\(0)
    );
\_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_16\(0)
    );
\_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_17\(0)
    );
\_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_18\(0)
    );
\_carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_19\(0)
    );
\_carry__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => p_0_in(5)
    );
\_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => p_0_in(1)
    );
\_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_3\(0)
    );
\_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_4\(0)
    );
\_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[3]_0\(1)
    );
\_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[3]_1\(1)
    );
\_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[3]_2\(0)
    );
\_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_1\(3)
    );
\_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => \ball_y_reg_reg[2]_1\(3)
    );
\_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => \ball_y_reg_reg[2]_2\(3)
    );
\_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[3]_0\(0)
    );
\_carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[3]_1\(0)
    );
\_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => \ball_y_reg_reg[2]_3\(2)
    );
\_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => p_0_in(0)
    );
\_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[2]_1\(2)
    );
\_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[2]_2\(2)
    );
\_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_5\(3)
    );
\_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_0\(3)
    );
\_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      I2 => ball_y_t(2),
      I3 => ball_y_t(3),
      O => \ball_y_reg_reg[4]_1\(2)
    );
\_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[2]_1\(1)
    );
\_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[2]_2\(1)
    );
\_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_1\(1)
    );
\_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[2]_3\(1)
    );
\_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      I2 => ball_y_t(2),
      I3 => ball_y_t(3),
      O => \ball_y_reg_reg[4]_5\(2)
    );
\_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      I2 => ball_y_t(2),
      I3 => ball_y_t(3),
      O => \ball_y_reg_reg[4]_0\(2)
    );
\_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      O => \ball_y_reg_reg[4]_1\(0)
    );
\_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      O => \ball_y_reg_reg[4]_0\(1)
    );
\_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      O => \ball_y_reg_reg[2]_1\(0)
    );
\_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      O => \ball_y_reg_reg[4]_5\(1)
    );
\_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      O => \ball_y_reg_reg[2]_3\(0)
    );
\_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      O => \ball_y_reg_reg[2]_2\(0)
    );
\_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      O => \ball_y_reg_reg[4]_5\(0)
    );
\_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      O => \ball_y_reg_reg[4]_0\(0)
    );
\ball_x_reg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ball_x_reg_inferred__0/i__carry_n_0\,
      CO(2) => \ball_x_reg_inferred__0/i__carry_n_1\,
      CO(1) => \ball_x_reg_inferred__0/i__carry_n_2\,
      CO(0) => \ball_x_reg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3) => \ball_x_reg_inferred__0/i__carry_n_4\,
      O(2) => \ball_x_reg_inferred__0/i__carry_n_5\,
      O(1) => \ball_x_reg_inferred__0/i__carry_n_6\,
      O(0) => \ball_x_reg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\ball_x_reg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_x_reg_inferred__0/i__carry_n_0\,
      CO(3) => \ball_x_reg_inferred__0/i__carry__0_n_0\,
      CO(2) => \ball_x_reg_inferred__0/i__carry__0_n_1\,
      CO(1) => \ball_x_reg_inferred__0/i__carry__0_n_2\,
      CO(0) => \ball_x_reg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__6_n_0\,
      DI(2) => \i__carry__0_i_2__6_n_0\,
      DI(1) => \i__carry__0_i_3__6_n_0\,
      DI(0) => \i__carry__0_i_4__6_n_0\,
      O(3) => \ball_x_reg_inferred__0/i__carry__0_n_4\,
      O(2) => \ball_x_reg_inferred__0/i__carry__0_n_5\,
      O(1) => \ball_x_reg_inferred__0/i__carry__0_n_6\,
      O(0) => \ball_x_reg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\ball_x_reg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_x_reg_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_ball_x_reg_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ball_x_reg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_ball_x_reg_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \ball_x_reg_inferred__0/i__carry__1_n_6\,
      O(0) => \ball_x_reg_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_2_n_0\,
      S(0) => \i__carry__1_i_3_n_0\
    );
\ball_x_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry_n_7\,
      Q => \^ball_x_reg_reg[9]_8\(0)
    );
\ball_x_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry_n_6\,
      Q => \^ball_x_reg_reg[9]_8\(1)
    );
\ball_x_reg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_x_reg_inferred__0/i__carry_n_5\,
      PRE => reset,
      Q => \^ball_x_reg_reg[9]_8\(2)
    );
\ball_x_reg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_x_reg_inferred__0/i__carry_n_4\,
      PRE => reset,
      Q => \^ball_x_reg_reg[9]_8\(3)
    );
\ball_x_reg_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_x_reg_inferred__0/i__carry__0_n_7\,
      PRE => reset,
      Q => \^ball_x_reg_reg[9]_8\(4)
    );
\ball_x_reg_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_x_reg_inferred__0/i__carry__0_n_6\,
      PRE => reset,
      Q => \^ball_x_reg_reg[9]_8\(5)
    );
\ball_x_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry__0_n_5\,
      Q => \^ball_x_reg_reg[9]_8\(6)
    );
\ball_x_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry__0_n_4\,
      Q => \^ball_x_reg_reg[9]_8\(7)
    );
\ball_x_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry__1_n_7\,
      Q => \^ball_x_reg_reg[9]_8\(8)
    );
\ball_x_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_x_reg_inferred__0/i__carry__1_n_6\,
      Q => \^ball_x_reg_reg[9]_8\(9)
    );
ball_y_reg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ball_y_reg_carry_n_0,
      CO(2) => ball_y_reg_carry_n_1,
      CO(1) => ball_y_reg_carry_n_2,
      CO(0) => ball_y_reg_carry_n_3,
      CYINIT => '0',
      DI(3) => ball_y_reg_carry_i_1_n_0,
      DI(2) => ball_y_reg_carry_i_2_n_0,
      DI(1) => ball_y_reg_carry_i_3_n_0,
      DI(0) => ball_y_reg_carry_i_4_n_0,
      O(3) => ball_y_reg_carry_n_4,
      O(2) => ball_y_reg_carry_n_5,
      O(1) => ball_y_reg_carry_n_6,
      O(0) => ball_y_reg_carry_n_7,
      S(3) => ball_y_reg_carry_i_5_n_0,
      S(2) => ball_y_reg_carry_i_6_n_0,
      S(1) => ball_y_reg_carry_i_7_n_0,
      S(0) => ball_y_reg_carry_i_8_n_0
    );
\ball_y_reg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ball_y_reg_carry_n_0,
      CO(3) => \ball_y_reg_carry__0_n_0\,
      CO(2) => \ball_y_reg_carry__0_n_1\,
      CO(1) => \ball_y_reg_carry__0_n_2\,
      CO(0) => \ball_y_reg_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \ball_y_reg_carry__0_i_1_n_0\,
      DI(2) => \ball_y_reg_carry__0_i_2_n_0\,
      DI(1) => \ball_y_reg_carry__0_i_3_n_0\,
      DI(0) => \ball_y_reg_carry__0_i_4_n_0\,
      O(3) => \ball_y_reg_carry__0_n_4\,
      O(2) => \ball_y_reg_carry__0_n_5\,
      O(1) => \ball_y_reg_carry__0_n_6\,
      O(0) => \ball_y_reg_carry__0_n_7\,
      S(3) => \ball_y_reg_carry__0_i_5_n_0\,
      S(2) => \ball_y_reg_carry__0_i_6_n_0\,
      S(1) => \ball_y_reg_carry__0_i_7_n_0\,
      S(0) => \ball_y_reg_carry__0_i_8_n_0\
    );
\ball_y_reg_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__0_i_1_n_0\
    );
\ball_y_reg_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__0_i_2_n_0\
    );
\ball_y_reg_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__0_i_3_n_0\
    );
\ball_y_reg_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__0_i_4_n_0\
    );
\ball_y_reg_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => ball_y_t(7),
      O => \ball_y_reg_carry__0_i_5_n_0\
    );
\ball_y_reg_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => ball_y_t(6),
      O => \ball_y_reg_carry__0_i_6_n_0\
    );
\ball_y_reg_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => ball_y_t(5),
      O => \ball_y_reg_carry__0_i_7_n_0\
    );
\ball_y_reg_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => ball_y_t(4),
      O => \ball_y_reg_carry__0_i_8_n_0\
    );
\ball_y_reg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ball_y_reg_carry__0_n_0\,
      CO(3 downto 1) => \NLW_ball_y_reg_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ball_y_reg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ball_y_reg_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_ball_y_reg_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \ball_y_reg_carry__1_n_6\,
      O(0) => \ball_y_reg_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \ball_y_reg_carry__1_i_2_n_0\,
      S(0) => \ball_y_reg_carry__1_i_3_n_0\
    );
\ball_y_reg_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__1_i_1_n_0\
    );
\ball_y_reg_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__1_i_2_n_0\
    );
\ball_y_reg_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => y_delta_reg(9),
      I1 => ball_y_t(8),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => \ball_y_reg_carry__1_i_3_n_0\
    );
ball_y_reg_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(3),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_1_n_0
    );
ball_y_reg_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(2),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_2_n_0
    );
ball_y_reg_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(1),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_3_n_0
    );
ball_y_reg_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_delta_reg(0),
      I1 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_4_n_0
    );
ball_y_reg_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => y_delta_reg(3),
      I1 => ball_y_t(3),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_5_n_0
    );
ball_y_reg_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => y_delta_reg(2),
      I1 => ball_y_t(2),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_6_n_0
    );
ball_y_reg_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => y_delta_reg(1),
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => ball_y_t(1),
      O => ball_y_reg_carry_i_7_n_0
    );
ball_y_reg_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => y_delta_reg(0),
      I1 => \^q\(0),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => ball_y_reg_carry_i_8_n_0
    );
\ball_y_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => ball_y_reg_carry_n_7,
      Q => \^q\(0)
    );
\ball_y_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => ball_y_reg_carry_n_6,
      Q => ball_y_t(1)
    );
\ball_y_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => ball_y_reg_carry_n_5,
      Q => ball_y_t(2)
    );
\ball_y_reg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => ball_y_reg_carry_n_4,
      PRE => reset,
      Q => ball_y_t(3)
    );
\ball_y_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_y_reg_carry__0_n_7\,
      Q => ball_y_t(4)
    );
\ball_y_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_y_reg_carry__0_n_6\,
      Q => ball_y_t(5)
    );
\ball_y_reg_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_y_reg_carry__0_n_5\,
      PRE => reset,
      Q => ball_y_t(6)
    );
\ball_y_reg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      D => \ball_y_reg_carry__0_n_4\,
      PRE => reset,
      Q => ball_y_t(7)
    );
\ball_y_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_y_reg_carry__1_n_7\,
      Q => ball_y_t(8)
    );
\ball_y_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ball_y_reg_reg[0]_0\(0),
      CLR => reset,
      D => \ball_y_reg_carry__1_n_6\,
      Q => ball_y_t(9)
    );
\brick_lives3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \x_delta_next2_carry__0_i_5_n_0\,
      O => \ball_x_reg_reg[9]_9\(1)
    );
\brick_lives3_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => \x_delta_next2_carry__0_i_5_n_0\,
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => \^ball_x_reg_reg[9]_8\(9),
      O => \ball_x_reg_reg[9]_9\(0)
    );
brick_lives3_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ball_x_reg_reg[7]_0\(1),
      O => \ball_x_reg_reg[7]_1\(2)
    );
brick_lives3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5600"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      I3 => \^ball_x_reg_reg[9]_8\(3),
      O => \ball_x_reg_reg[7]_1\(1)
    );
brick_lives3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(0),
      I1 => \^ball_x_reg_reg[9]_8\(1),
      O => \ball_x_reg_reg[7]_1\(0)
    );
brick_lives3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_x_reg_reg[6]_0\,
      I1 => \^ball_x_reg_reg[7]_0\(1),
      O => \ball_x_reg_reg[6]_1\(3)
    );
brick_lives3_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE000000000001FF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \^ball_x_reg_reg[9]_8\(3),
      I4 => \^ball_x_reg_reg[9]_8\(4),
      I5 => \^ball_x_reg_reg[9]_8\(5),
      O => \ball_x_reg_reg[6]_1\(2)
    );
brick_lives3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      I3 => \^ball_x_reg_reg[9]_8\(3),
      O => \ball_x_reg_reg[6]_1\(1)
    );
brick_lives3_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(0),
      I1 => \^ball_x_reg_reg[9]_8\(1),
      O => \ball_x_reg_reg[6]_1\(0)
    );
\brick_lives5_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      O => \ball_y_reg_reg[9]_0\(0)
    );
brick_lives5_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => ball_y_t(7),
      O => \ball_y_reg_reg[6]_1\(3)
    );
brick_lives5_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      O => \ball_y_reg_reg[6]_1\(2)
    );
brick_lives5_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_t(3),
      O => \ball_y_reg_reg[6]_1\(1)
    );
brick_lives5_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ball_y_t(1),
      O => \ball_y_reg_reg[6]_1\(0)
    );
brick_lives5_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => ball_y_t(7),
      O => \ball_y_reg_reg[6]_2\(3)
    );
brick_lives5_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      O => \ball_y_reg_reg[6]_2\(2)
    );
brick_lives5_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      O => \ball_y_reg_reg[6]_2\(1)
    );
brick_lives5_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      O => \ball_y_reg_reg[6]_2\(0)
    );
\brick_lives[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      O => E(0)
    );
\brick_lives[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => tick_75,
      O => \brick_lives[7]_i_10_n_0\
    );
\brick_lives[7]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      O => \brick_lives[7]_i_10__0_n_0\
    );
\brick_lives[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(4),
      I1 => \^ball_x_reg_reg[9]_8\(3),
      O => \brick_lives[7]_i_11_n_0\
    );
\brick_lives[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_23\,
      I2 => \brick_lives[7]_i_4_n_0\,
      O => \ball_x_reg_reg[9]_0\(0)
    );
\brick_lives[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p3,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      O => \brick_lives_reg[7]\(0)
    );
\brick_lives[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => brick_p13,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      O => \brick_lives_reg[7]_5\(0)
    );
\brick_lives[7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_28\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \brick_lives_reg[6]\(0)
    );
\brick_lives[7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_29\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      O => \brick_lives_reg[6]_0\(0)
    );
\brick_lives[7]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_30\,
      I2 => \brick_lives[7]_i_3__1_n_0\,
      O => \ball_x_reg_reg[9]_3\(0)
    );
\brick_lives[7]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p23,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      O => \brick_lives_reg[7]_6\(0)
    );
\brick_lives[7]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p22,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \brick_lives_reg[7]_7\(0)
    );
\brick_lives[7]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_31\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      O => \brick_lives_reg[7]_8\(0)
    );
\brick_lives[7]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_32\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      O => \brick_lives_reg[7]_9\(0)
    );
\brick_lives[7]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__4_n_0\,
      I1 => brick_p28,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      O => \ball_x_reg_reg[9]_4\(0)
    );
\brick_lives[7]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_4__1_n_0\,
      I1 => brick_p25,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      O => \ball_x_reg_reg[9]_5\(0)
    );
\brick_lives[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p2,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \brick_lives_reg[7]_0\(0)
    );
\brick_lives[7]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_33\,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      O => \ball_x_reg_reg[9]_6\(0)
    );
\brick_lives[7]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_4__0_n_0\,
      I1 => \brick_lives_reg[7]_34\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \brick_lives_reg[7]_10\(0)
    );
\brick_lives[7]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p26,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      O => \ball_x_reg_reg[8]_1\(0)
    );
\brick_lives[7]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_35\,
      I2 => \brick_lives[7]_i_3__2_n_0\,
      O => \ball_x_reg_reg[9]_7\(0)
    );
\brick_lives[7]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => brick_p18,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      O => \ball_y_reg_reg[8]_0\(0)
    );
\brick_lives[7]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_36\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \ball_y_reg_reg[8]_1\(0)
    );
\brick_lives[7]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_37\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      O => \ball_y_reg_reg[8]_2\(0)
    );
\brick_lives[7]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_38\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      O => \ball_y_reg_reg[8]_3\(0)
    );
\brick_lives[7]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tick_75,
      I1 => \R2_0/brick_lives51_in\,
      I2 => \brick_lives_reg[7]_39\(0),
      I3 => brick_p10,
      I4 => \brick_lives_reg[7]_40\(0),
      O => \q_reg[2]\(0)
    );
\brick_lives[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p1,
      I2 => \brick_lives[7]_i_4_n_0\,
      O => \ball_x_reg_reg[8]_0\(0)
    );
\brick_lives[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_24\,
      I2 => \brick_lives[7]_i_3_n_0\,
      O => \ball_x_reg_reg[9]_1\(0)
    );
\brick_lives[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_25\,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      O => \brick_lives_reg[7]_1\(0)
    );
\brick_lives[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_26\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      O => \brick_lives_reg[7]_2\(0)
    );
\brick_lives[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p6,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      O => \brick_lives_reg[7]_3\(0)
    );
\brick_lives[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p5,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      O => \brick_lives_reg[7]_4\(0)
    );
\brick_lives[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_27\,
      I2 => \brick_lives[7]_i_3__0_n_0\,
      O => \ball_x_reg_reg[9]_2\(0)
    );
\brick_lives[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444FFFFF"
    )
        port map (
      I0 => \brick_lives[7]_i_9_n_0\,
      I1 => \brick_lives[7]_i_6__8_n_0\,
      I2 => \brick_lives[7]_i_7__0_n_0\,
      I3 => \brick_lives[7]_i_8__3_n_0\,
      I4 => tick_75,
      I5 => \brick_lives[7]_i_9__1_n_0\,
      O => \brick_lives[7]_i_3_n_0\
    );
\brick_lives[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF07FFFFFF07FF"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      I1 => \brick_lives[7]_i_5__7_n_0\,
      I2 => \brick_lives[7]_i_9_n_0\,
      I3 => tick_75,
      I4 => \brick_lives[7]_i_9__1_n_0\,
      I5 => \brick_lives[7]_i_6__2_n_0\,
      O => \brick_lives[7]_i_3__0_n_0\
    );
\brick_lives[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FFFF"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      I1 => \brick_lives[7]_i_5_n_0\,
      I2 => sq_ball_on0_carry_i_10_n_0,
      I3 => \brick_lives[7]_i_6__0_n_0\,
      I4 => tick_75,
      I5 => \brick_lives[7]_i_7__4_n_0\,
      O => \brick_lives[7]_i_3__1_n_0\
    );
\brick_lives[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \brick_lives[7]_i_6_n_0\,
      I1 => tick_75,
      I2 => ball_y_t(8),
      I3 => ball_y_t(9),
      I4 => ball_y_t(7),
      I5 => \brick_lives[7]_i_7_n_0\,
      O => \brick_lives[7]_i_3__2_n_0\
    );
\brick_lives[7]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB2"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => \lives[2]_i_3_n_0\,
      I2 => \brick_lives[7]_i_5__7_n_0\,
      I3 => ball_y_t(9),
      I4 => ball_y_t(7),
      I5 => ball_y_t(8),
      O => \R2_0/brick_lives51_in\
    );
\brick_lives[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000A0C8A"
    )
        port map (
      I0 => \brick_lives[7]_i_5__0_n_0\,
      I1 => \brick_lives[7]_i_6__3_n_0\,
      I2 => \brick_lives[7]_i_7__1_n_0\,
      I3 => \^ball_x_reg_reg[9]_8\(9),
      I4 => \brick_lives[7]_i_6__5_n_0\,
      I5 => ball_x_r(8),
      O => \brick_lives[7]_i_3__3_n_0\
    );
\brick_lives[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \brick_lives[7]_i_5__2_n_0\,
      I1 => \brick_lives[7]_i_6__5_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(9),
      I3 => \^ball_x_reg_reg[9]_8\(8),
      I4 => \^ball_x_reg_reg[9]_8\(7),
      I5 => \x_delta_next2_carry__0_i_5_n_0\,
      O => \brick_lives[7]_i_3__4_n_0\
    );
\brick_lives[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFDFFFDF"
    )
        port map (
      I0 => \brick_lives[7]_i_5__1_n_0\,
      I1 => \brick_lives[7]_i_6__6_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => \^ball_x_reg_reg[9]_8\(9),
      I4 => \^ball_x_reg_reg[9]_8\(7),
      I5 => \x_delta_next2_carry__0_i_5_n_0\,
      O => \brick_lives[7]_i_3__5_n_0\
    );
\brick_lives[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD77FFFF7477"
    )
        port map (
      I0 => \brick_lives[7]_i_6__4_n_0\,
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \brick_lives[7]_i_7__3_n_0\,
      I3 => \^ball_x_reg_reg[9]_8\(7),
      I4 => \^ball_x_reg_reg[9]_8\(9),
      I5 => \x_delta_next2_carry__0_i_5_n_0\,
      O => \brick_lives[7]_i_3__6_n_0\
    );
\brick_lives[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0010"
    )
        port map (
      I0 => ball_y_b(5),
      I1 => sq_ball_on0_carry_i_10_n_0,
      I2 => \brick_lives[7]_i_8__2_n_0\,
      I3 => \brick_lives[7]_i_9_n_0\,
      I4 => \brick_lives[7]_i_10_n_0\,
      I5 => \y_delta_reg[9]_i_8_n_0\,
      O => \brick_lives[7]_i_4_n_0\
    );
\brick_lives[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FFFF"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      I1 => ball_y_b(5),
      I2 => sq_ball_on0_carry_i_10_n_0,
      I3 => \brick_lives[7]_i_6__0_n_0\,
      I4 => tick_75,
      I5 => \brick_lives[7]_i_6__1_n_0\,
      O => \brick_lives[7]_i_4__0_n_0\
    );
\brick_lives[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \x_delta_next2_carry__0_i_5_n_0\,
      I3 => \^ball_x_reg_reg[9]_8\(7),
      I4 => \brick_lives[7]_i_6__3_n_0\,
      O => \brick_lives[7]_i_4__1_n_0\
    );
\brick_lives[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      I2 => ball_y_t(2),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => \brick_lives[7]_i_5_n_0\
    );
\brick_lives[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020002000"
    )
        port map (
      I0 => \brick_lives[7]_i_7__2_n_0\,
      I1 => \brick_lives[7]_i_9__0_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(3),
      I3 => \^ball_x_reg_reg[9]_8\(2),
      I4 => \^ball_x_reg_reg[9]_8\(0),
      I5 => \^ball_x_reg_reg[9]_8\(1),
      O => \brick_lives[7]_i_5__0_n_0\
    );
\brick_lives[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888057777777"
    )
        port map (
      I0 => \brick_lives[7]_i_7__2_n_0\,
      I1 => \^ball_x_reg_reg[9]_8\(3),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \^ball_x_reg_reg[9]_8\(0),
      I4 => \^ball_x_reg_reg[9]_8\(1),
      I5 => \^ball_x_reg_reg[9]_8\(7),
      O => \brick_lives[7]_i_5__1_n_0\
    );
\brick_lives[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_x_reg_reg[9]_8\(6),
      I3 => \^ball_x_reg_reg[3]_0\,
      O => \brick_lives[7]_i_5__2_n_0\
    );
\brick_lives[7]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81FFFFFFFFFFFFFF"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => \brick_lives[7]_i_5__7_n_0\
    );
\brick_lives[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880804888888"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(6),
      I2 => \brick_lives[7]_i_8__1_n_0\,
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => \_carry__0_i_6_n_0\,
      O => \brick_lives[7]_i_6_n_0\
    );
\brick_lives[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(8),
      O => \brick_lives[7]_i_6__0_n_0\
    );
\brick_lives[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AA888888"
    )
        port map (
      I0 => \brick_lives[7]_i_7__6_n_0\,
      I1 => \brick_lives[7]_i_7__5_n_0\,
      I2 => ball_y_t(3),
      I3 => ball_y_t(5),
      I4 => ball_y_t(4),
      I5 => \brick_lives[7]_i_7__0_n_0\,
      O => \brick_lives[7]_i_6__1_n_0\
    );
\brick_lives[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010111111111"
    )
        port map (
      I0 => \brick_lives[7]_i_7__6_n_0\,
      I1 => ball_y_t(5),
      I2 => ball_y_t(2),
      I3 => ball_y_t(1),
      I4 => \^q\(0),
      I5 => \brick_lives[7]_i_8_n_0\,
      O => \brick_lives[7]_i_6__2_n_0\
    );
\brick_lives[7]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00018000FFFFFFFF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_x_reg_reg[9]_8\(6),
      I3 => \^ball_x_reg_reg[9]_8\(3),
      I4 => \brick_lives[7]_i_10__0_n_0\,
      I5 => \^ball_x_reg_reg[9]_8\(7),
      O => \brick_lives[7]_i_6__3_n_0\
    );
\brick_lives[7]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \^ball_x_reg_reg[9]_8\(6),
      I2 => \brick_lives[7]_i_11_n_0\,
      I3 => x_delta_next2_carry_i_15_n_0,
      I4 => \^ball_x_reg_reg[9]_8\(2),
      I5 => \^ball_x_reg_reg[7]_0\(1),
      O => \brick_lives[7]_i_6__4_n_0\
    );
\brick_lives[7]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \^ball_x_reg_reg[7]_0\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \^ball_x_reg_reg[9]_8\(1),
      O => \brick_lives[7]_i_6__5_n_0\
    );
\brick_lives[7]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002AA"
    )
        port map (
      I0 => \x_delta_reg[9]_i_7_n_0\,
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      I3 => \^ball_x_reg_reg[9]_8\(2),
      I4 => \^ball_x_reg_reg[9]_8\(9),
      I5 => \^ball_x_reg_reg[9]_8\(3),
      O => \brick_lives[7]_i_6__6_n_0\
    );
\brick_lives[7]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20045555"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => \_carry__0_i_6_n_0\,
      I2 => ball_y_t(4),
      I3 => ball_y_t(3),
      I4 => ball_y_t(5),
      O => \brick_lives[7]_i_6__8_n_0\
    );
\brick_lives[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      I3 => \_carry__0_i_6_n_0\,
      I4 => ball_y_t(6),
      O => \brick_lives[7]_i_7_n_0\
    );
\brick_lives[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      O => \brick_lives[7]_i_7__0_n_0\
    );
\brick_lives[7]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \x_delta_next2_carry__0_i_5_n_0\,
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => \^ball_x_reg_reg[9]_8\(8),
      O => \brick_lives[7]_i_7__1_n_0\
    );
\brick_lives[7]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(6),
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_x_reg_reg[9]_8\(5),
      O => \brick_lives[7]_i_7__2_n_0\
    );
\brick_lives[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010101"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(6),
      I1 => \^ball_x_reg_reg[9]_8\(5),
      I2 => \^ball_x_reg_reg[9]_8\(4),
      I3 => \^ball_x_reg_reg[9]_8\(2),
      I4 => \^ball_x_reg_reg[9]_8\(1),
      I5 => \^ball_x_reg_reg[9]_8\(3),
      O => \brick_lives[7]_i_7__3_n_0\
    );
\brick_lives[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFAA08"
    )
        port map (
      I0 => ball_y_t(7),
      I1 => ball_y_t(4),
      I2 => \brick_lives[7]_i_8__4_n_0\,
      I3 => ball_y_t(5),
      I4 => \brick_lives[7]_i_9__2_n_0\,
      I5 => ball_y_t(6),
      O => \brick_lives[7]_i_7__4_n_0\
    );
\brick_lives[7]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => ball_y_t(9),
      I2 => ball_y_t(8),
      O => \brick_lives[7]_i_7__5_n_0\
    );
\brick_lives[7]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ball_y_t(7),
      I1 => ball_y_t(9),
      I2 => ball_y_t(8),
      O => \brick_lives[7]_i_7__6_n_0\
    );
\brick_lives[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      O => \brick_lives[7]_i_8_n_0\
    );
\brick_lives[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(8),
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => \x_delta_next2_carry__0_i_5_n_0\,
      O => ball_x_r(8)
    );
\brick_lives[7]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \brick_lives[7]_i_8__1_n_0\
    );
\brick_lives[7]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000015"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => \brick_lives[7]_i_8__2_n_0\
    );
\brick_lives[7]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      O => \brick_lives[7]_i_8__3_n_0\
    );
\brick_lives[7]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      O => \brick_lives[7]_i_8__4_n_0\
    );
\brick_lives[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \brick_lives[7]_i_7_n_0\,
      I2 => ball_y_t(7),
      I3 => ball_y_t(9),
      O => \brick_lives[7]_i_9_n_0\
    );
\brick_lives[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(8),
      I1 => \^ball_x_reg_reg[9]_8\(7),
      O => \brick_lives[7]_i_9__0_n_0\
    );
\brick_lives[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => ball_y_t(8),
      I2 => ball_y_t(9),
      I3 => ball_y_t(7),
      O => \brick_lives[7]_i_9__1_n_0\
    );
\brick_lives[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => ball_y_t(9),
      O => \brick_lives[7]_i_9__2_n_0\
    );
\direction[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => CO(0),
      O => D(0)
    );
\direction[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_23\,
      I2 => \brick_lives[7]_i_4_n_0\,
      I3 => CO(0),
      O => \ball_x_reg_reg[9]_10\(0)
    );
\direction[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p3,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => CO(0),
      O => \brick_lives_reg[7]_11\(0)
    );
\direction[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => brick_p13,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[7]_17\(0)
    );
\direction[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_28\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[6]_1\(0)
    );
\direction[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_29\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[6]_2\(0)
    );
\direction[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_30\,
      I2 => \brick_lives[7]_i_3__1_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \ball_x_reg_reg[9]_13\(0)
    );
\direction[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p23,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_18\(0)
    );
\direction[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p22,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_19\(0)
    );
\direction[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_31\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_20\(0)
    );
\direction[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_32\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_21\(0)
    );
\direction[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__4_n_0\,
      I1 => brick_p28,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_14\(0)
    );
\direction[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_4__1_n_0\,
      I1 => brick_p25,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_15\(0)
    );
\direction[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p2,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => CO(0),
      O => \brick_lives_reg[7]_12\(0)
    );
\direction[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_33\,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_16\(0)
    );
\direction[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_4__0_n_0\,
      I1 => \brick_lives_reg[7]_34\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \brick_lives_reg[7]_22\(0)
    );
\direction[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p26,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[8]_3\(0)
    );
\direction[1]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_35\,
      I2 => \brick_lives[7]_i_3__2_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_x_reg_reg[9]_17\(0)
    );
\direction[1]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => brick_p18,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_11\(0)
    );
\direction[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_36\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_12\(0)
    );
\direction[1]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_37\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_13\(0)
    );
\direction[1]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_38\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_14\(0)
    );
\direction[1]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => tick_75,
      I1 => \R2_0/brick_lives51_in\,
      I2 => \brick_lives_reg[7]_39\(0),
      I3 => brick_p10,
      I4 => \brick_lives_reg[7]_40\(0),
      I5 => \direction_reg[2]\(0),
      O => \q_reg[2]_0\(0)
    );
\direction[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p1,
      I2 => \brick_lives[7]_i_4_n_0\,
      I3 => CO(0),
      O => \ball_x_reg_reg[8]_2\(0)
    );
\direction[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_24\,
      I2 => \brick_lives[7]_i_3_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \ball_x_reg_reg[9]_11\(0)
    );
\direction[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_25\,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_13\(0)
    );
\direction[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_26\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_14\(0)
    );
\direction[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p6,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_15\(0)
    );
\direction[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p5,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_16\(0)
    );
\direction[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_27\,
      I2 => \brick_lives[7]_i_3__0_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \ball_x_reg_reg[9]_12\(0)
    );
\direction[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => CO(0),
      O => D(1)
    );
\direction[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_23\,
      I2 => \brick_lives[7]_i_4_n_0\,
      I3 => CO(0),
      O => \ball_x_reg_reg[9]_10\(1)
    );
\direction[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p3,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => CO(0),
      O => \brick_lives_reg[7]_11\(1)
    );
\direction[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => brick_p13,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[7]_17\(1)
    );
\direction[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_28\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[6]_1\(1)
    );
\direction[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__0_n_0\,
      I1 => \brick_lives_reg[7]_29\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \brick_lives_reg[6]_2\(1)
    );
\direction[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_30\,
      I2 => \brick_lives[7]_i_3__1_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \ball_x_reg_reg[9]_13\(1)
    );
\direction[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p23,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_18\(1)
    );
\direction[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => brick_p22,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_19\(1)
    );
\direction[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_31\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_20\(1)
    );
\direction[2]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__1_n_0\,
      I1 => \brick_lives_reg[7]_32\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]_1\(0),
      O => \brick_lives_reg[7]_21\(1)
    );
\direction[2]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__4_n_0\,
      I1 => brick_p28,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_14\(1)
    );
\direction[2]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_4__1_n_0\,
      I1 => brick_p25,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_15\(1)
    );
\direction[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_4_n_0\,
      I1 => brick_p2,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => CO(0),
      O => \brick_lives_reg[7]_12\(1)
    );
\direction[2]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_33\,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[9]_16\(1)
    );
\direction[2]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_4__0_n_0\,
      I1 => \brick_lives_reg[7]_34\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \brick_lives_reg[7]_22\(1)
    );
\direction[2]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p26,
      I2 => \brick_lives[7]_i_4__0_n_0\,
      I3 => \direction_reg[1]_2\(0),
      O => \ball_x_reg_reg[8]_3\(1)
    );
\direction[2]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_35\,
      I2 => \brick_lives[7]_i_3__2_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_x_reg_reg[9]_17\(1)
    );
\direction[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => brick_p18,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_11\(1)
    );
\direction[2]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_36\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_12\(1)
    );
\direction[2]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_37\,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_13\(1)
    );
\direction[2]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3__2_n_0\,
      I1 => \brick_lives_reg[7]_38\,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]_3\(0),
      O => \ball_y_reg_reg[8]_14\(1)
    );
\direction[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tick_75,
      I1 => \R2_0/brick_lives51_in\,
      I2 => \brick_lives_reg[7]_39\(0),
      I3 => brick_p10,
      I4 => \brick_lives_reg[7]_40\(0),
      I5 => \direction_reg[2]\(0),
      O => \q_reg[2]_0\(1)
    );
\direction[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3__6_n_0\,
      I1 => brick_p1,
      I2 => \brick_lives[7]_i_4_n_0\,
      I3 => CO(0),
      O => \ball_x_reg_reg[8]_2\(1)
    );
\direction[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_24\,
      I2 => \brick_lives[7]_i_3_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \ball_x_reg_reg[9]_11\(1)
    );
\direction[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_25\,
      I2 => \brick_lives[7]_i_3__4_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_13\(1)
    );
\direction[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => \brick_lives_reg[7]_26\,
      I2 => \brick_lives[7]_i_3__5_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_14\(1)
    );
\direction[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p6,
      I2 => \brick_lives[7]_i_3__6_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_15\(1)
    );
\direction[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \brick_lives[7]_i_3_n_0\,
      I1 => brick_p5,
      I2 => \brick_lives[7]_i_4__1_n_0\,
      I3 => \direction_reg[1]\(0),
      O => \brick_lives_reg[7]_16\(1)
    );
\direction[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \brick_lives[7]_i_3__3_n_0\,
      I1 => \brick_lives_reg[7]_27\,
      I2 => \brick_lives[7]_i_3__0_n_0\,
      I3 => \direction_reg[1]_0\(0),
      O => \ball_x_reg_reg[9]_12\(1)
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_4\(3)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_x(9),
      I1 => \^ball_x_reg_reg[9]_8\(9),
      I2 => pixel_x(8),
      I3 => \^ball_x_reg_reg[9]_8\(8),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      O => \ball_y_reg_reg[8]_4\(2)
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sq_ball_on0_carry_i_10_n_0,
      O => \ball_y_reg_reg[8]_4\(1)
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => pixel_x(9),
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => pixel_x(8),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595959555"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(3),
      I2 => ball_y_t(4),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => ball_y_t(2),
      O => \ball_y_reg_reg[8]_4\(0)
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[9]\,
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[9]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => \^ball_x_reg_reg[9]_8\(6),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[9]\,
      I1 => \^ball_x_reg_reg[9]_8\(5),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[9]\,
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      O => \ball_y_reg_reg[8]_20\(1)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \^ball_x_reg_reg[9]_8\(9),
      I2 => \x_delta_reg_reg_n_0_[9]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => ball_y_t(8),
      I2 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \ball_y_reg_reg[8]_20\(0)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[9]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => \^ball_x_reg_reg[9]_8\(8),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[3]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => pixel_x(6),
      I3 => \^ball_x_reg_reg[9]_8\(6),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => \^q\(0),
      I3 => ball_y_t(1),
      I4 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_2\(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[2]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => \^ball_x_reg_reg[9]_8\(5),
      I2 => pixel_x(4),
      I3 => \^ball_x_reg_reg[9]_8\(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ball_y_t(1),
      I1 => \^q\(0),
      I2 => ball_y_t(2),
      O => \ball_y_reg_reg[4]_2\(0)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[1]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => pixel_x(3),
      I1 => \^ball_x_reg_reg[9]_8\(3),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => pixel_x(2),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => \ball_y_reg_reg[2]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[0]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      I3 => pixel_x(1),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => ball_y_t(2),
      I2 => ball_y_t(1),
      I3 => \^q\(0),
      O => \ball_y_reg_reg[2]_0\(2)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(7),
      I1 => pixel_x(7),
      I2 => \^ball_x_reg_reg[9]_8\(6),
      I3 => pixel_x(6),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      O => \ball_y_reg_reg[2]_0\(1)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[3]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => \^ball_x_reg_reg[9]_8\(3),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => pixel_x(5),
      I2 => \^ball_x_reg_reg[9]_8\(4),
      I3 => pixel_x(4),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[2]\,
      I1 => \^ball_x_reg_reg[9]_8\(2),
      I2 => \^ball_y_reg_reg[6]_0\,
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      O => \ball_y_reg_reg[2]_0\(0)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => pixel_x(2),
      I2 => \^ball_x_reg_reg[9]_8\(3),
      I3 => pixel_x(3),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[1]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => \^ball_x_reg_reg[9]_8\(1),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => pixel_x(1),
      I2 => \^ball_x_reg_reg[9]_8\(0),
      I3 => pixel_x(0),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7B"
    )
        port map (
      I0 => \x_delta_reg_reg_n_0_[0]\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => \^ball_x_reg_reg[9]_8\(0),
      O => \i__carry_i_8__1_n_0\
    );
\lives[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => titleScreen,
      I2 => btn1,
      I3 => \^lives\,
      O => \lives[0]_i_1_n_0\
    );
\lives[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0015"
    )
        port map (
      I0 => \^lives\,
      I1 => btn1,
      I2 => titleScreen,
      I3 => \^ball_y_reg_reg[6]_0\,
      I4 => \lives_reg_n_0_[1]\,
      O => \lives[1]_i_1_n_0\
    );
\lives[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE00000111"
    )
        port map (
      I0 => \lives_reg_n_0_[1]\,
      I1 => \^lives\,
      I2 => btn1,
      I3 => titleScreen,
      I4 => \^ball_y_reg_reg[6]_0\,
      I5 => \lives_reg_n_0_[2]\,
      O => \lives[2]_i_1_n_0\
    );
\lives[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004DFFFFFF"
    )
        port map (
      I0 => ball_y_b(5),
      I1 => \lives[2]_i_3_n_0\,
      I2 => ball_y_t(6),
      I3 => ball_y_t(7),
      I4 => ball_y_t(8),
      I5 => ball_y_t(9),
      O => \^ball_y_reg_reg[6]_0\
    );
\lives[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => ball_y_t(1),
      I2 => ball_y_t(2),
      I3 => ball_y_t(3),
      I4 => ball_y_t(5),
      I5 => ball_y_t(4),
      O => \lives[2]_i_3_n_0\
    );
\lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \lives[0]_i_1_n_0\,
      PRE => reset,
      Q => \^lives\
    );
\lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \lives[1]_i_1_n_0\,
      Q => \lives_reg_n_0_[1]\
    );
\lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \lives[2]_i_1_n_0\,
      PRE => reset,
      Q => \lives_reg_n_0_[2]\
    );
\rgb_next[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E000F0F0F0F0"
    )
        port map (
      I0 => \rgb_next[0]_1\,
      I1 => \rgb_next[0]_INST_0_i_2_n_0\,
      I2 => \rgb_next[5]_INST_0_i_1_n_0\,
      I3 => \rgb_next[22]_INST_0_i_2_n_0\,
      I4 => \rgb_next[0]_INST_0_i_3_n_0\,
      I5 => \rgb_next[5]_INST_0_i_3_n_0\,
      O => rgb_next(0)
    );
\rgb_next[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rgb_next[2]_INST_0_i_2_n_0\,
      I1 => \rgb_next[23]_INST_0_i_16_n_0\,
      O => \rgb_next[0]_INST_0_i_2_n_0\
    );
\rgb_next[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222E2E"
    )
        port map (
      I0 => rgb_next_0_sn_1,
      I1 => \^lives_reg[2]_0\,
      I2 => gameover_letter_on,
      I3 => n_l_on,
      I4 => \rgb_next[0]_0\,
      I5 => \rgb_next[21]_INST_0_i_4_n_0\,
      O => \rgb_next[0]_INST_0_i_3_n_0\
    );
\rgb_next[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA808AAAAAAAA"
    )
        port map (
      I0 => rgb_next_10_sn_1,
      I1 => \rgb_next[10]_0\,
      I2 => \^lives_reg[2]_0\,
      I3 => graph_rgb(2),
      I4 => \rgb_next[13]_INST_0_i_3_n_0\,
      I5 => \rgb_next[13]_INST_0_i_4_n_0\,
      O => rgb_next(9)
    );
\rgb_next[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => rgb_next_11_sn_1,
      I1 => \rgb_next[14]_INST_0_i_3_n_0\,
      I2 => \rgb_next[15]_INST_0_i_2_n_0\,
      I3 => \rgb_next[11]_INST_0_i_1_n_0\,
      O => rgb_next(10)
    );
\rgb_next[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FD"
    )
        port map (
      I0 => brick_p,
      I1 => rgb_next_13_sn_1,
      I2 => \rgb_next[23]_INST_0_i_21_n_0\,
      I3 => \rgb_next[19]_INST_0_i_4_n_0\,
      I4 => \rgb_next[21]_INST_0_i_4_n_0\,
      I5 => \rgb_next[0]_INST_0_i_2_n_0\,
      O => \rgb_next[11]_INST_0_i_1_n_0\
    );
\rgb_next[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \rgb_next[12]_INST_0_i_1_n_0\,
      I1 => \rgb_next[14]_INST_0_i_3_n_0\,
      I2 => rgb_next_11_sn_1,
      I3 => \rgb_next[17]_INST_0_i_2_n_0\,
      O => rgb_next(11)
    );
\rgb_next[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rgb_next_17_sn_1,
      I1 => rgb_next_8_sn_1,
      I2 => \^titlescreen_reg_0\,
      I3 => \rgb_next[2]_INST_0_i_2_n_0\,
      I4 => \rgb_next[23]_INST_0_i_6_n_0\,
      I5 => \rgb_next[8]_INST_0_i_2_n_0\,
      O => \rgb_next[12]_INST_0_i_1_n_0\
    );
\rgb_next[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \rgb_next[13]_INST_0_i_1_n_0\,
      I1 => v_video,
      I2 => h_video,
      I3 => \rgb_next[13]_INST_0_i_2_n_0\,
      I4 => \rgb_next[13]_INST_0_i_3_n_0\,
      I5 => \rgb_next[13]_INST_0_i_4_n_0\,
      O => rgb_next(12)
    );
\rgb_next[13]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \lives_reg_n_0_[2]\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \rgb_next[9]_2\,
      O => \rgb_next[13]_INST_0_i_1_n_0\
    );
\rgb_next[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000200020002"
    )
        port map (
      I0 => graph_rgb(2),
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => titleScreen,
      I5 => \rgb_next[8]_2\,
      O => \rgb_next[13]_INST_0_i_2_n_0\
    );
\rgb_next[13]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => brick_p,
      I1 => rgb_next_13_sn_1,
      I2 => \rgb_next[23]_INST_0_i_21_n_0\,
      I3 => \rgb_next[19]_INST_0_i_4_n_0\,
      I4 => rgb_next_15_sn_1,
      O => \rgb_next[13]_INST_0_i_3_n_0\
    );
\rgb_next[13]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \rgb_next[21]_INST_0_i_4_n_0\,
      I1 => \rgb_next[0]_INST_0_i_2_n_0\,
      I2 => \rgb_next[0]_1\,
      I3 => \rgb_next[23]_INST_0_i_22_n_0\,
      I4 => pixel_y_6_sn_1,
      O => \rgb_next[13]_INST_0_i_4_n_0\
    );
\rgb_next[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0F0B0F0B0F0"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_1_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => rgb_next_10_sn_1,
      I3 => \rgb_next[14]_INST_0_i_2_n_0\,
      I4 => \rgb_next[21]_INST_0_i_4_n_0\,
      I5 => \rgb_next[14]_INST_0_i_3_n_0\,
      O => rgb_next(13)
    );
\rgb_next[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rgb_next_17_sn_1,
      I1 => rgb_next_8_sn_1,
      I2 => \^titlescreen_reg_0\,
      I3 => \rgb_next[2]_INST_0_i_2_n_0\,
      I4 => \rgb_next[23]_INST_0_i_16_n_0\,
      O => \rgb_next[14]_INST_0_i_2_n_0\
    );
\rgb_next[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020002FFFE0002"
    )
        port map (
      I0 => graph_rgb(3),
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => titleScreen,
      I5 => titlescreen_letter_on,
      O => \rgb_next[14]_INST_0_i_3_n_0\
    );
\rgb_next[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rgb_next_11_sn_1,
      I1 => \rgb_next[15]_INST_0_i_2_n_0\,
      I2 => \rgb_next[15]_INST_0_i_3_n_0\,
      O => rgb_next(14)
    );
\rgb_next[15]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_22_n_0\,
      I1 => rgb_next_15_sn_1,
      I2 => \rgb_next[0]_1\,
      O => \rgb_next[15]_INST_0_i_2_n_0\
    );
\rgb_next[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222202222222A"
    )
        port map (
      I0 => \rgb_next[11]_INST_0_i_1_n_0\,
      I1 => \rgb_next[10]_0\,
      I2 => \^lives\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \lives_reg_n_0_[2]\,
      I5 => graph_rgb(3),
      O => \rgb_next[15]_INST_0_i_3_n_0\
    );
\rgb_next[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \rgb_next[19]_INST_0_i_1_n_0\,
      I1 => \rgb_next[16]_INST_0_i_1_n_0\,
      I2 => \rgb_next[19]_INST_0_i_5_n_0\,
      O => rgb_next(15)
    );
\rgb_next[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222E22"
    )
        port map (
      I0 => rgb_next_19_sn_1,
      I1 => \^lives_reg[2]_0\,
      I2 => rgb_next_16_sn_1,
      I3 => tick_color,
      I4 => gameover_letter_on,
      I5 => \rgb_next[19]_INST_0_i_4_n_0\,
      O => \rgb_next[16]_INST_0_i_1_n_0\
    );
\rgb_next[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_3_n_0\,
      I1 => \rgb_next[18]_INST_0_i_3_n_0\,
      I2 => \rgb_next[17]_INST_0_i_1_n_0\,
      I3 => \rgb_next[17]_INST_0_i_2_n_0\,
      I4 => \rgb_next[23]_INST_0_i_1_n_0\,
      O => rgb_next(16)
    );
\rgb_next[17]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^titlescreen_reg_0\,
      I1 => \rgb_next[2]_INST_0_i_2_n_0\,
      I2 => rgb_next_17_sn_1,
      O => \rgb_next[17]_INST_0_i_1_n_0\
    );
\rgb_next[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[18]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_16_n_0\,
      I3 => \rgb_next[17]_INST_0_i_1_n_0\,
      O => \rgb_next[17]_INST_0_i_2_n_0\
    );
\rgb_next[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F0F0F0"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[18]_INST_0_i_2_n_0\,
      I2 => \rgb_next[21]_INST_0_i_1_n_0\,
      I3 => \rgb_next[18]_INST_0_i_3_n_0\,
      I4 => \rgb_next[23]_INST_0_i_1_n_0\,
      O => rgb_next(17)
    );
\rgb_next[18]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_4_n_0\,
      I1 => \rgb_next[18]_2\,
      I2 => \brick_lives_reg[7]_30\,
      I3 => \rgb_next[18]_1\,
      O => \rgb_next[18]_INST_0_i_1_n_0\
    );
\rgb_next[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111F1111"
    )
        port map (
      I0 => \brick_lives_reg[7]_32\,
      I1 => \rgb_next[23]_INST_0_i_21_n_0\,
      I2 => \brick_lives_reg[7]_31\,
      I3 => rgb_next_18_sn_1,
      I4 => \^titlescreen_reg\,
      I5 => \rgb_next[18]_0\,
      O => \rgb_next[18]_INST_0_i_2_n_0\
    );
\rgb_next[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBBBBBF"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_2_n_0\,
      I1 => rgb_next_19_sn_1,
      I2 => \^lives\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \lives_reg_n_0_[2]\,
      I5 => graph_rgb(5),
      O => \rgb_next[18]_INST_0_i_3_n_0\
    );
\rgb_next[18]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \rgb_next[18]_0\,
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => titleScreen,
      O => \rgb_next[18]_INST_0_i_4_n_0\
    );
\rgb_next[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA808AAAAAAAA"
    )
        port map (
      I0 => \rgb_next[19]_INST_0_i_1_n_0\,
      I1 => rgb_next_19_sn_1,
      I2 => \^lives_reg[2]_0\,
      I3 => \rgb_next[19]_0\,
      I4 => \rgb_next[19]_INST_0_i_4_n_0\,
      I5 => \rgb_next[19]_INST_0_i_5_n_0\,
      O => rgb_next(18)
    );
\rgb_next[19]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_3_n_0\,
      I1 => \rgb_next[8]_INST_0_i_4_n_0\,
      I2 => \rgb_next[23]_INST_0_i_1_n_0\,
      O => \rgb_next[19]_INST_0_i_1_n_0\
    );
\rgb_next[19]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^titlescreen_reg_1\,
      I1 => rgb_next_8_sn_1,
      O => \rgb_next[19]_INST_0_i_4_n_0\
    );
\rgb_next[19]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => rgb_next_17_sn_1,
      I1 => \rgb_next[8]_INST_0_i_2_n_0\,
      I2 => \rgb_next[22]_INST_0_i_1_n_0\,
      I3 => \rgb_next[22]_INST_0_i_2_n_0\,
      O => \rgb_next[19]_INST_0_i_5_n_0\
    );
\rgb_next[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088888AAAAAAAA"
    )
        port map (
      I0 => \rgb_next[5]_INST_0_i_1_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => \rgb_next[21]_INST_0_i_4_n_0\,
      I3 => \rgb_next[1]_INST_0_i_1_n_0\,
      I4 => \rgb_next[17]_INST_0_i_1_n_0\,
      I5 => \rgb_next[5]_INST_0_i_3_n_0\,
      O => rgb_next(1)
    );
\rgb_next[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBBBBBF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_16_n_0\,
      I1 => rgb_next_0_sn_1,
      I2 => \^lives\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \lives_reg_n_0_[2]\,
      I5 => graph_rgb(1),
      O => \rgb_next[1]_INST_0_i_1_n_0\
    );
\rgb_next[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAAAAA"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_3_n_0\,
      I1 => rgb_next_20_sn_1,
      I2 => \^lives_reg[2]_0\,
      I3 => graph_rgb(4),
      I4 => \rgb_next[20]_INST_0_i_3_n_0\,
      I5 => \rgb_next[23]_INST_0_i_1_n_0\,
      O => rgb_next(19)
    );
\rgb_next[20]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[18]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_16_n_0\,
      I3 => \rgb_next[17]_INST_0_i_1_n_0\,
      I4 => \rgb_next[8]_INST_0_i_2_n_0\,
      O => \rgb_next[20]_INST_0_i_3_n_0\
    );
\rgb_next[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0E0"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_1_n_0\,
      I1 => \rgb_next[23]_INST_0_i_4_n_0\,
      I2 => \rgb_next[21]_INST_0_i_1_n_0\,
      I3 => \rgb_next[21]_INST_0_i_2_n_0\,
      I4 => \rgb_next[21]_2\,
      I5 => \rgb_next[21]_INST_0_i_4_n_0\,
      O => rgb_next(20)
    );
\rgb_next[21]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F0"
    )
        port map (
      I0 => \rgb_next[0]_1\,
      I1 => \rgb_next[0]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_3_n_0\,
      I3 => \rgb_next[23]_INST_0_i_1_n_0\,
      O => \rgb_next[21]_INST_0_i_1_n_0\
    );
\rgb_next[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAA8"
    )
        port map (
      I0 => rgb_next_19_sn_1,
      I1 => \^lives\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \lives_reg_n_0_[2]\,
      I4 => graph_rgb(4),
      I5 => \^titlescreen_reg_1\,
      O => \rgb_next[21]_INST_0_i_2_n_0\
    );
\rgb_next[21]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[18]_INST_0_i_2_n_0\,
      I2 => \rgb_next[8]_INST_0_i_2_n_0\,
      O => \rgb_next[21]_INST_0_i_4_n_0\
    );
\rgb_next[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B0F0F0"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_1_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_3_n_0\,
      I3 => \^titlescreen_reg_1\,
      I4 => \rgb_next[22]_INST_0_i_4_n_0\,
      O => rgb_next(21)
    );
\rgb_next[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => brick_p,
      I1 => rgb_next_13_sn_1,
      I2 => \rgb_next[23]_INST_0_i_21_n_0\,
      I3 => \rgb_next[23]_INST_0_i_22_n_0\,
      I4 => rgb_next_15_sn_1,
      O => \rgb_next[22]_INST_0_i_1_n_0\
    );
\rgb_next[22]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696669669666696"
    )
        port map (
      I0 => pixel_y(2),
      I1 => ball_y_t(2),
      I2 => pixel_y(1),
      I3 => ball_y_t(1),
      I4 => \^q\(0),
      I5 => pixel_y(0),
      O => \rgb_next[22]_INST_0_i_10_n_0\
    );
\rgb_next[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lives_reg[2]_1\,
      I1 => \rgb_next[23]_INST_0_i_4_n_0\,
      O => \rgb_next[22]_INST_0_i_2_n_0\
    );
\rgb_next[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555541414551"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_5_n_0\,
      I1 => \rgb_next[22]_INST_0_i_6_n_0\,
      I2 => \rgb_next[22]_INST_0_i_7_n_0\,
      I3 => \rgb_next[22]_INST_0_i_8_n_0\,
      I4 => \rgb_next[22]_INST_0_i_9_n_0\,
      I5 => \rgb_next[22]_INST_0_i_10_n_0\,
      O => \^titlescreen_reg_1\
    );
\rgb_next[22]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBBBBBF"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_3_n_0\,
      I1 => rgb_next_20_sn_1,
      I2 => \^lives\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \lives_reg_n_0_[2]\,
      I5 => \rgb_next[19]_0\,
      O => \rgb_next[22]_INST_0_i_4_n_0\
    );
\rgb_next[22]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => titleScreen,
      I1 => \^lives_reg[2]_0\,
      I2 => sq_ball_on1,
      I3 => sq_ball_on21_in,
      I4 => sq_ball_on0,
      I5 => sq_ball_on2,
      O => \rgb_next[22]_INST_0_i_5_n_0\
    );
\rgb_next[22]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => pixel_x(1),
      I2 => \^ball_x_reg_reg[9]_8\(0),
      I3 => pixel_x(0),
      O => \rgb_next[22]_INST_0_i_6_n_0\
    );
\rgb_next[22]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696699696966"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => pixel_x(2),
      I2 => pixel_x(1),
      I3 => \^ball_x_reg_reg[9]_8\(1),
      I4 => \^ball_x_reg_reg[9]_8\(0),
      I5 => pixel_x(0),
      O => \rgb_next[22]_INST_0_i_7_n_0\
    );
\rgb_next[22]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      O => \rgb_next[22]_INST_0_i_8_n_0\
    );
\rgb_next[22]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => pixel_y(1),
      I1 => ball_y_t(1),
      I2 => pixel_y(0),
      I3 => \^q\(0),
      O => \rgb_next[22]_INST_0_i_9_n_0\
    );
\rgb_next[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D000"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_1_n_0\,
      I1 => \rgb_next[23]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_3_n_0\,
      I3 => \rgb_next[23]_INST_0_i_4_n_0\,
      I4 => \rgb_next[23]_INST_0_i_5_n_0\,
      I5 => \rgb_next[23]_INST_0_i_6_n_0\,
      O => rgb_next(22)
    );
\rgb_next[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110001"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_1_n_0\,
      I1 => \rgb_next[23]_INST_0_i_4_n_0\,
      I2 => \lives_reg_n_0_[2]\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \rgb_next[9]_2\,
      I5 => \^lives_reg[2]_1\,
      O => \rgb_next[23]_INST_0_i_1_n_0\
    );
\rgb_next[23]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => titleScreen,
      I1 => \^lives\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \lives_reg_n_0_[2]\,
      O => \^titlescreen_reg\
    );
\rgb_next[23]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_30_n_0\,
      I1 => \rgb_next[23]_INST_0_i_31_n_0\,
      I2 => \rgb_next[23]_INST_0_i_32_n_0\,
      I3 => \rgb_next[18]_1\,
      I4 => \brick_lives_reg[7]_35\,
      O => \rgb_next[23]_INST_0_i_16_n_0\
    );
\rgb_next[23]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[23]_INST_0_i_9_n_0\,
      I2 => \rgb_next[17]_INST_0_i_1_n_0\,
      O => \rgb_next[23]_INST_0_i_2_n_0\
    );
\rgb_next[23]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8FFFFFFFF"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      I2 => \rgb_next[18]_INST_0_i_2_0\,
      I3 => pixel_x(3),
      I4 => \rgb_next[18]_INST_0_i_2_1\,
      I5 => \^titlescreen_reg\,
      O => \rgb_next[23]_INST_0_i_21_n_0\
    );
\rgb_next[23]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04550404"
    )
        port map (
      I0 => rgb_next_13_sn_1,
      I1 => brick_p3,
      I2 => pixel_x_9_sn_1,
      I3 => \brick_lives_reg[7]_23\,
      I4 => \rgb_next[8]_INST_0_i_7_n_0\,
      O => \rgb_next[23]_INST_0_i_22_n_0\
    );
\rgb_next[23]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABFFFFFFFF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_15\,
      I1 => \rgb_next[23]_INST_0_i_15_0\,
      I2 => pixel_x(9),
      I3 => pixel_x(8),
      I4 => pixel_x(7),
      I5 => \^titlescreen_reg\,
      O => pixel_x_9_sn_1
    );
\rgb_next[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551000000000000"
    )
        port map (
      I0 => rgb_next_8_sn_1,
      I1 => \^titlescreen_reg_1\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \lives_reg_n_0_[2]\,
      I4 => h_video,
      I5 => v_video,
      O => \rgb_next[23]_INST_0_i_3_n_0\
    );
\rgb_next[23]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000040404FF"
    )
        port map (
      I0 => \brick_lives_reg[7]_37\,
      I1 => \^titlescreen_reg\,
      I2 => rgb_next_18_sn_1,
      I3 => \brick_lives_reg[7]_38\,
      I4 => \rgb_next[23]_INST_0_i_21_n_0\,
      I5 => \rgb_next[23]_INST_0_i_16_0\,
      O => \rgb_next[23]_INST_0_i_30_n_0\
    );
\rgb_next[23]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444F00004444"
    )
        port map (
      I0 => pixel_x_9_sn_1,
      I1 => brick_p18,
      I2 => \brick_lives_reg[7]_36\,
      I3 => \rgb_next[23]_INST_0_i_16_1\,
      I4 => \rgb_next[23]_INST_0_i_16_0\,
      I5 => \^titlescreen_reg\,
      O => \rgb_next[23]_INST_0_i_31_n_0\
    );
\rgb_next[23]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_16_0\,
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => titleScreen,
      O => \rgb_next[23]_INST_0_i_32_n_0\
    );
\rgb_next[23]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444455555555"
    )
        port map (
      I0 => rgb_next_21_sn_1,
      I1 => \^titlescreen_reg\,
      I2 => \rgb_next[9]_0\,
      I3 => \rgb_next[9]_1\,
      I4 => \rgb_next[21]_0\,
      I5 => \rgb_next[21]_1\,
      O => \rgb_next[23]_INST_0_i_4_n_0\
    );
\rgb_next[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEFE"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_2_n_0\,
      I1 => \rgb_next[23]_INST_0_i_16_n_0\,
      I2 => \rgb_next[23]\,
      I3 => \^lives_reg[2]_0\,
      I4 => graph_rgb(5),
      I5 => \rgb_next[21]_2\,
      O => \rgb_next[23]_INST_0_i_5_n_0\
    );
\rgb_next[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => brick_p,
      I1 => rgb_next_13_sn_1,
      I2 => \rgb_next[23]_INST_0_i_21_n_0\,
      I3 => \rgb_next[23]_INST_0_i_22_n_0\,
      I4 => rgb_next_15_sn_1,
      I5 => \^titlescreen_reg_1\,
      O => \rgb_next[23]_INST_0_i_6_n_0\
    );
\rgb_next[23]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_7_n_0\,
      I1 => rgb_next_21_sn_1,
      I2 => \brick_lives_reg[7]_24\,
      O => \^lives_reg[2]_1\
    );
\rgb_next[23]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111100001F11"
    )
        port map (
      I0 => \brick_lives_reg[7]_32\,
      I1 => \rgb_next[23]_INST_0_i_21_n_0\,
      I2 => \brick_lives_reg[7]_31\,
      I3 => \^titlescreen_reg\,
      I4 => \rgb_next[18]_0\,
      I5 => rgb_next_18_sn_1,
      O => \rgb_next[23]_INST_0_i_9_n_0\
    );
\rgb_next[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^titlescreen_reg_0\,
      I1 => \rgb_next[2]_INST_0_i_2_n_0\,
      I2 => \rgb_next[2]_INST_0_i_3_n_0\,
      I3 => \rgb_next[2]_INST_0_i_4_n_0\,
      I4 => \rgb_next[7]_INST_0_i_1_n_0\,
      I5 => \rgb_next[2]_INST_0_i_5_n_0\,
      O => rgb_next(5)
    );
\rgb_next[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => rgb_next_2_sn_1,
      I1 => \rgb_next[2]_INST_0_i_7_n_0\,
      I2 => rgb_next_18_sn_1,
      I3 => titleScreen,
      I4 => \^lives_reg[2]_0\,
      I5 => \brick_lives_reg[7]_29\,
      O => \^titlescreen_reg_0\
    );
\rgb_next[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_7_n_0\,
      I1 => rgb_next_2_sn_1,
      I2 => \brick_lives_reg[7]_27\,
      O => \rgb_next[2]_INST_0_i_2_n_0\
    );
\rgb_next[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => graph_rgb(0),
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => rgb_next_7_sn_1,
      O => \rgb_next[2]_INST_0_i_3_n_0\
    );
\rgb_next[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rgb_next_17_sn_1,
      I1 => \rgb_next[8]_INST_0_i_2_n_0\,
      I2 => \rgb_next[13]_INST_0_i_3_n_0\,
      I3 => \rgb_next[23]_INST_0_i_22_n_0\,
      I4 => \rgb_next[23]_INST_0_i_16_n_0\,
      O => \rgb_next[2]_INST_0_i_4_n_0\
    );
\rgb_next[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0000FFFF0000"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[23]_INST_0_i_9_n_0\,
      I2 => \rgb_next[0]_1\,
      I3 => \rgb_next[0]_INST_0_i_2_n_0\,
      I4 => \rgb_next[7]_INST_0_i_3_n_0\,
      I5 => pixel_y_6_sn_1,
      O => \rgb_next[2]_INST_0_i_5_n_0\
    );
\rgb_next[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => pixel_x_9_sn_1,
      I1 => brick_p13,
      I2 => \brick_lives_reg[7]_28\,
      I3 => \^lives_reg[2]_0\,
      I4 => titleScreen,
      I5 => \rgb_next[23]_INST_0_i_16_1\,
      O => \rgb_next[2]_INST_0_i_7_n_0\
    );
\rgb_next[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F0000000000"
    )
        port map (
      I0 => \rgb_next[17]_INST_0_i_2_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => \rgb_next[7]_INST_0_i_3_n_0\,
      I3 => \rgb_next[2]_INST_0_i_3_n_0\,
      I4 => \rgb_next[12]_INST_0_i_1_n_0\,
      I5 => \rgb_next[7]_INST_0_i_1_n_0\,
      O => rgb_next(2)
    );
\rgb_next[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D500D5000000"
    )
        port map (
      I0 => \rgb_next[5]_INST_0_i_3_n_0\,
      I1 => \rgb_next[23]_INST_0_i_2_n_0\,
      I2 => \rgb_next[22]_INST_0_i_2_n_0\,
      I3 => \rgb_next[5]_INST_0_i_1_n_0\,
      I4 => \rgb_next[4]_INST_0_i_1_n_0\,
      I5 => \rgb_next[2]_INST_0_i_4_n_0\,
      O => rgb_next(3)
    );
\rgb_next[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => graph_rgb(1),
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => rgb_next_0_sn_1,
      O => \rgb_next[4]_INST_0_i_1_n_0\
    );
\rgb_next[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088888AAAAAAAA"
    )
        port map (
      I0 => \rgb_next[5]_INST_0_i_1_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => \rgb_next[21]_INST_0_i_4_n_0\,
      I3 => \rgb_next[5]_INST_0_i_2_n_0\,
      I4 => \rgb_next[17]_INST_0_i_1_n_0\,
      I5 => \rgb_next[5]_INST_0_i_3_n_0\,
      O => rgb_next(4)
    );
\rgb_next[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB000000"
    )
        port map (
      I0 => \rgb_next[9]_2\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \lives_reg_n_0_[2]\,
      I3 => h_video,
      I4 => v_video,
      O => \rgb_next[5]_INST_0_i_1_n_0\
    );
\rgb_next[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBBBBBF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_16_n_0\,
      I1 => rgb_next_0_sn_1,
      I2 => \^lives\,
      I3 => \lives_reg_n_0_[1]\,
      I4 => \lives_reg_n_0_[2]\,
      I5 => graph_rgb(0),
      O => \rgb_next[5]_INST_0_i_2_n_0\
    );
\rgb_next[5]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005551"
    )
        port map (
      I0 => rgb_next_8_sn_1,
      I1 => \^titlescreen_reg_1\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \lives_reg_n_0_[2]\,
      I4 => \rgb_next[22]_INST_0_i_1_n_0\,
      O => \rgb_next[5]_INST_0_i_3_n_0\
    );
\rgb_next[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => \rgb_next[7]_INST_0_i_1_n_0\,
      I1 => \rgb_next[22]_INST_0_i_2_n_0\,
      I2 => \rgb_next[7]_INST_0_i_2_n_0\,
      I3 => \rgb_next[8]_INST_0_i_4_n_0\,
      I4 => \rgb_next[7]_INST_0_i_3_n_0\,
      O => rgb_next(6)
    );
\rgb_next[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => h_video,
      I1 => v_video,
      I2 => \rgb_next[13]_INST_0_i_1_n_0\,
      I3 => \rgb_next[19]_INST_0_i_4_n_0\,
      O => \rgb_next[7]_INST_0_i_1_n_0\
    );
\rgb_next[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
        port map (
      I0 => rgb_next_7_sn_1,
      I1 => \^lives\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \lives_reg_n_0_[2]\,
      I4 => graph_rgb(1),
      I5 => \rgb_next[8]_INST_0_i_2_n_0\,
      O => \rgb_next[7]_INST_0_i_2_n_0\
    );
\rgb_next[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_next[22]_INST_0_i_1_n_0\,
      I1 => \rgb_next[13]_INST_0_i_1_n_0\,
      O => \rgb_next[7]_INST_0_i_3_n_0\
    );
\rgb_next[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A8AAAAAAAA"
    )
        port map (
      I0 => rgb_next_11_sn_1,
      I1 => \rgb_next[22]_INST_0_i_1_n_0\,
      I2 => \rgb_next[8]_INST_0_i_1_n_0\,
      I3 => \rgb_next[8]_INST_0_i_2_n_0\,
      I4 => rgb_next_8_sn_1,
      I5 => \rgb_next[8]_INST_0_i_4_n_0\,
      O => rgb_next(7)
    );
\rgb_next[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0002FFFEFFFE"
    )
        port map (
      I0 => graph_rgb(3),
      I1 => \lives_reg_n_0_[2]\,
      I2 => \lives_reg_n_0_[1]\,
      I3 => \^lives\,
      I4 => \rgb_next[8]_2\,
      I5 => titleScreen,
      O => \rgb_next[8]_INST_0_i_1_n_0\
    );
\rgb_next[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F8F0F0FFF8"
    )
        port map (
      I0 => \^titlescreen_reg\,
      I1 => \rgb_next[8]_0\,
      I2 => \rgb_next[8]_INST_0_i_6_n_0\,
      I3 => \rgb_next[8]_INST_0_i_7_n_0\,
      I4 => \rgb_next[8]_1\,
      I5 => \brick_lives_reg[7]_33\,
      O => \rgb_next[8]_INST_0_i_2_n_0\
    );
\rgb_next[8]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1_n_0\,
      I1 => \rgb_next[18]_INST_0_i_2_n_0\,
      I2 => \rgb_next[23]_INST_0_i_16_n_0\,
      I3 => \rgb_next[17]_INST_0_i_1_n_0\,
      O => \rgb_next[8]_INST_0_i_4_n_0\
    );
\rgb_next[8]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004F0044"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_21_n_0\,
      I1 => brick_p25,
      I2 => pixel_x_9_sn_1,
      I3 => \rgb_next[8]_1\,
      I4 => brick_p28,
      O => \rgb_next[8]_INST_0_i_6_n_0\
    );
\rgb_next[8]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \lives_reg_n_0_[2]\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \^lives\,
      I3 => titleScreen,
      I4 => \rgb_next[18]_1\,
      O => \rgb_next[8]_INST_0_i_7_n_0\
    );
\rgb_next[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => \rgb_next[13]_INST_0_i_1_n_0\,
      I1 => v_video,
      I2 => h_video,
      I3 => \rgb_next[15]_INST_0_i_2_n_0\,
      I4 => pixel_y_6_sn_1,
      I5 => \rgb_next[15]_INST_0_i_3_n_0\,
      O => rgb_next(8)
    );
\rgb_next[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454444454544454"
    )
        port map (
      I0 => \^lives_reg[2]_1\,
      I1 => rgb_next_9_sn_1,
      I2 => \rgb_next[9]_INST_0_i_3_n_0\,
      I3 => \rgb_next[9]_0\,
      I4 => \rgb_next[9]_INST_0_i_4_n_0\,
      I5 => \rgb_next[9]_1\,
      O => pixel_y_6_sn_1
    );
\rgb_next[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD00FFFFFFFF"
    )
        port map (
      I0 => \^titlescreen_reg\,
      I1 => \brick_lives_reg[7]_26\,
      I2 => \rgb_next[23]_INST_0_i_16_1\,
      I3 => \brick_lives_reg[7]_25\,
      I4 => pixel_x_9_sn_1,
      I5 => \rgb_next[9]_INST_0_i_1_0\,
      O => \rgb_next[9]_INST_0_i_3_n_0\
    );
\rgb_next[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555777F"
    )
        port map (
      I0 => \^titlescreen_reg\,
      I1 => pixel_y(5),
      I2 => pixel_y(4),
      I3 => pixel_y(3),
      I4 => pixel_y(6),
      I5 => \rgb_next[9]_INST_0_i_1_1\,
      O => \rgb_next[9]_INST_0_i_4_n_0\
    );
sq_ball_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on0_carry_n_0,
      CO(2) => sq_ball_on0_carry_n_1,
      CO(1) => sq_ball_on0_carry_n_2,
      CO(0) => sq_ball_on0_carry_n_3,
      CYINIT => '1',
      DI(3) => sq_ball_on0_carry_i_1_n_0,
      DI(2) => sq_ball_on0_carry_i_2_n_0,
      DI(1) => sq_ball_on0_carry_i_3_n_0,
      DI(0) => sq_ball_on0_carry_i_4_n_0,
      O(3 downto 0) => NLW_sq_ball_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sq_ball_on0_carry_i_5_n_0,
      S(2) => sq_ball_on0_carry_i_6_n_0,
      S(1) => sq_ball_on0_carry_i_7_n_0,
      S(0) => sq_ball_on0_carry_i_8_n_0
    );
\sq_ball_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on0_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on0,
      CO(0) => \sq_ball_on0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on0_carry__0_i_1__0_n_0\,
      DI(0) => \sq_ball_on0_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on0_carry__0_i_3__0_n_0\,
      S(0) => \sq_ball_on0_carry__0_i_4_n_0\
    );
\sq_ball_on0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      I3 => pixel_y(10),
      I4 => pixel_y(11),
      O => \sq_ball_on0_carry__0_i_1__0_n_0\
    );
\sq_ball_on0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15403D54"
    )
        port map (
      I0 => pixel_y(9),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(8),
      I3 => ball_y_t(9),
      I4 => pixel_y(8),
      O => \sq_ball_on0_carry__0_i_2_n_0\
    );
\sq_ball_on0_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080007F"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      I2 => ball_y_t(9),
      I3 => pixel_y(11),
      I4 => pixel_y(10),
      O => \sq_ball_on0_carry__0_i_3__0_n_0\
    );
\sq_ball_on0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => pixel_y(9),
      I2 => ball_y_t(8),
      I3 => \sq_ball_on0_carry__0_i_5_n_0\,
      I4 => pixel_y(8),
      O => \sq_ball_on0_carry__0_i_4_n_0\
    );
\sq_ball_on0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ball_y_t(7),
      I1 => ball_y_t(6),
      I2 => \_carry__0_i_6_n_0\,
      I3 => ball_y_t(3),
      I4 => ball_y_t(5),
      I5 => ball_y_t(4),
      O => \sq_ball_on0_carry__0_i_5_n_0\
    );
sq_ball_on0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      I1 => pixel_y(7),
      I2 => sq_ball_on0_carry_i_10_n_0,
      I3 => pixel_y(6),
      O => sq_ball_on0_carry_i_1_n_0
    );
sq_ball_on0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(5),
      I2 => ball_y_t(3),
      I3 => \_carry__0_i_6_n_0\,
      I4 => ball_y_t(6),
      O => sq_ball_on0_carry_i_10_n_0
    );
sq_ball_on0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(4),
      I4 => ball_y_t(3),
      I5 => ball_y_t(5),
      O => ball_y_b(5)
    );
sq_ball_on0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ball_y_t(2),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => ball_y_t(3),
      I4 => ball_y_t(4),
      O => ball_y_b(4)
    );
sq_ball_on0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ball_y_b(5),
      I1 => pixel_y(5),
      I2 => ball_y_b(4),
      I3 => pixel_y(4),
      O => sq_ball_on0_carry_i_2_n_0
    );
sq_ball_on0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111147171711D"
    )
        port map (
      I0 => pixel_y(3),
      I1 => ball_y_t(3),
      I2 => ball_y_t(2),
      I3 => ball_y_t(1),
      I4 => \^q\(0),
      I5 => pixel_y(2),
      O => sq_ball_on0_carry_i_3_n_0
    );
sq_ball_on0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4147"
    )
        port map (
      I0 => pixel_y(1),
      I1 => ball_y_t(1),
      I2 => \^q\(0),
      I3 => pixel_y(0),
      O => sq_ball_on0_carry_i_4_n_0
    );
sq_ball_on0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(7),
      I1 => \sq_ball_on0_carry_i_9__0_n_0\,
      I2 => pixel_y(6),
      I3 => sq_ball_on0_carry_i_10_n_0,
      O => sq_ball_on0_carry_i_5_n_0
    );
sq_ball_on0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(5),
      I1 => ball_y_b(5),
      I2 => ball_y_b(4),
      I3 => pixel_y(4),
      O => sq_ball_on0_carry_i_6_n_0
    );
sq_ball_on0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002A954A9540002"
    )
        port map (
      I0 => pixel_y(2),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      I3 => ball_y_t(2),
      I4 => ball_y_t(3),
      I5 => pixel_y(3),
      O => sq_ball_on0_carry_i_7_n_0
    );
sq_ball_on0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => pixel_y(0),
      I1 => \^q\(0),
      I2 => ball_y_t(1),
      I3 => pixel_y(1),
      O => sq_ball_on0_carry_i_8_n_0
    );
\sq_ball_on0_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ball_y_t(6),
      I1 => \_carry__0_i_6_n_0\,
      I2 => ball_y_t(3),
      I3 => ball_y_t(5),
      I4 => ball_y_t(4),
      I5 => ball_y_t(7),
      O => \sq_ball_on0_carry_i_9__0_n_0\
    );
sq_ball_on1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on1_carry_n_0,
      CO(2) => sq_ball_on1_carry_n_1,
      CO(1) => sq_ball_on1_carry_n_2,
      CO(0) => sq_ball_on1_carry_n_3,
      CYINIT => '1',
      DI(3) => sq_ball_on1_carry_i_1_n_0,
      DI(2) => sq_ball_on1_carry_i_2_n_0,
      DI(1) => sq_ball_on1_carry_i_3_n_0,
      DI(0) => sq_ball_on1_carry_i_4_n_0,
      O(3 downto 0) => NLW_sq_ball_on1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sq_ball_on1_carry_i_5_n_0,
      S(2) => sq_ball_on1_carry_i_6_n_0,
      S(1) => sq_ball_on1_carry_i_7_n_0,
      S(0) => sq_ball_on1_carry_i_8_n_0
    );
\sq_ball_on1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on1_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on1,
      CO(0) => \sq_ball_on1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on1_carry__0_i_1_n_0\,
      DI(0) => \sq_ball_on1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on1_carry__0_i_3__0_n_0\,
      S(0) => \sq_ball_on1_carry__0_i_4_n_0\
    );
\sq_ball_on1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \sq_ball_on1_carry__0_i_1_n_0\
    );
\sq_ball_on1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => ball_y_t(9),
      I1 => pixel_y(9),
      I2 => pixel_y(8),
      I3 => ball_y_t(8),
      O => \sq_ball_on1_carry__0_i_2_n_0\
    );
\sq_ball_on1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \sq_ball_on1_carry__0_i_3__0_n_0\
    );
\sq_ball_on1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(9),
      I1 => ball_y_t(9),
      I2 => pixel_y(8),
      I3 => ball_y_t(8),
      O => \sq_ball_on1_carry__0_i_4_n_0\
    );
sq_ball_on1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => ball_y_t(7),
      I1 => pixel_y(7),
      I2 => pixel_y(6),
      I3 => ball_y_t(6),
      O => sq_ball_on1_carry_i_1_n_0
    );
sq_ball_on1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => pixel_y(5),
      I2 => pixel_y(4),
      I3 => ball_y_t(4),
      O => sq_ball_on1_carry_i_2_n_0
    );
sq_ball_on1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => ball_y_t(3),
      I1 => pixel_y(3),
      I2 => ball_y_t(2),
      I3 => pixel_y(2),
      O => sq_ball_on1_carry_i_3_n_0
    );
sq_ball_on1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => pixel_y(0),
      I2 => ball_y_t(1),
      I3 => pixel_y(1),
      O => sq_ball_on1_carry_i_4_n_0
    );
sq_ball_on1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(7),
      I1 => ball_y_t(7),
      I2 => pixel_y(6),
      I3 => ball_y_t(6),
      O => sq_ball_on1_carry_i_5_n_0
    );
sq_ball_on1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(5),
      I1 => ball_y_t(5),
      I2 => pixel_y(4),
      I3 => ball_y_t(4),
      O => sq_ball_on1_carry_i_6_n_0
    );
sq_ball_on1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(3),
      I1 => ball_y_t(3),
      I2 => pixel_y(2),
      I3 => ball_y_t(2),
      O => sq_ball_on1_carry_i_7_n_0
    );
sq_ball_on1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_y(1),
      I1 => ball_y_t(1),
      I2 => pixel_y(0),
      I3 => \^q\(0),
      O => sq_ball_on1_carry_i_8_n_0
    );
sq_ball_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sq_ball_on2_carry_n_0,
      CO(2) => sq_ball_on2_carry_n_1,
      CO(1) => sq_ball_on2_carry_n_2,
      CO(0) => sq_ball_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => sq_ball_on2_carry_i_1_n_0,
      DI(2) => sq_ball_on2_carry_i_2_n_0,
      DI(1) => sq_ball_on2_carry_i_3_n_0,
      DI(0) => sq_ball_on2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sq_ball_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sq_ball_on2_carry_i_5_n_0,
      S(2) => sq_ball_on2_carry_i_6_n_0,
      S(1) => sq_ball_on2_carry_i_7_n_0,
      S(0) => sq_ball_on2_carry_i_8_n_0
    );
\sq_ball_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sq_ball_on2_carry_n_0,
      CO(3 downto 2) => \NLW_sq_ball_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on2,
      CO(0) => \sq_ball_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sq_ball_on2_carry__0_i_1__0_n_0\,
      DI(0) => \sq_ball_on2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sq_ball_on2_carry__0_i_3__0_n_0\,
      S(0) => \sq_ball_on2_carry__0_i_4_n_0\
    );
\sq_ball_on2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \x_delta_next2_carry__0_i_5_n_0\,
      I4 => pixel_x(10),
      I5 => pixel_x(11),
      O => \sq_ball_on2_carry__0_i_1__0_n_0\
    );
\sq_ball_on2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003FD55540"
    )
        port map (
      I0 => pixel_x(9),
      I1 => \x_delta_next2_carry__0_i_5_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \^ball_x_reg_reg[9]_8\(8),
      I4 => \^ball_x_reg_reg[9]_8\(9),
      I5 => pixel_x(8),
      O => \sq_ball_on2_carry__0_i_2_n_0\
    );
\sq_ball_on2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000007FFF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \x_delta_next2_carry__0_i_5_n_0\,
      I4 => pixel_x(11),
      I5 => pixel_x(10),
      O => \sq_ball_on2_carry__0_i_3__0_n_0\
    );
\sq_ball_on2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => pixel_x(9),
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => \^ball_x_reg_reg[9]_8\(7),
      I4 => \x_delta_next2_carry__0_i_5_n_0\,
      I5 => pixel_x(8),
      O => \sq_ball_on2_carry__0_i_4_n_0\
    );
sq_ball_on2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => pixel_x(7),
      I1 => \^ball_x_reg_reg[7]_0\(1),
      I2 => pixel_x(6),
      I3 => \^ball_x_reg_reg[6]_0\,
      O => sq_ball_on2_carry_i_1_n_0
    );
sq_ball_on2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_x(5),
      I1 => \^ball_x_reg_reg[7]_0\(0),
      I2 => \^ball_x_reg_reg[4]_0\,
      I3 => pixel_x(4),
      O => sq_ball_on2_carry_i_2_n_0
    );
sq_ball_on2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155544443DDD5"
    )
        port map (
      I0 => pixel_x(3),
      I1 => \^ball_x_reg_reg[9]_8\(2),
      I2 => \^ball_x_reg_reg[9]_8\(0),
      I3 => \^ball_x_reg_reg[9]_8\(1),
      I4 => \^ball_x_reg_reg[9]_8\(3),
      I5 => pixel_x(2),
      O => sq_ball_on2_carry_i_3_n_0
    );
sq_ball_on2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"091B"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      O => sq_ball_on2_carry_i_4_n_0
    );
sq_ball_on2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \^ball_x_reg_reg[7]_0\(1),
      I1 => pixel_x(7),
      I2 => \^ball_x_reg_reg[6]_0\,
      I3 => pixel_x(6),
      O => sq_ball_on2_carry_i_5_n_0
    );
sq_ball_on2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[7]_0\(0),
      I1 => pixel_x(5),
      I2 => \^ball_x_reg_reg[4]_0\,
      I3 => pixel_x(4),
      O => sq_ball_on2_carry_i_6_n_0
    );
sq_ball_on2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(3),
      I1 => pixel_x(3),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \^ball_x_reg_reg[9]_8\(0),
      I4 => \^ball_x_reg_reg[9]_8\(1),
      I5 => pixel_x(2),
      O => sq_ball_on2_carry_i_7_n_0
    );
sq_ball_on2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \^ball_x_reg_reg[9]_8\(1),
      I2 => \^ball_x_reg_reg[9]_8\(0),
      I3 => pixel_x(1),
      O => sq_ball_on2_carry_i_8_n_0
    );
\sq_ball_on2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sq_ball_on2_inferred__0/i__carry_n_0\,
      CO(2) => \sq_ball_on2_inferred__0/i__carry_n_1\,
      CO(1) => \sq_ball_on2_inferred__0/i__carry_n_2\,
      CO(0) => \sq_ball_on2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\sq_ball_on2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sq_ball_on2_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_sq_ball_on2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sq_ball_on21_in,
      CO(0) => \sq_ball_on2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__1_n_0\,
      DI(0) => \i__carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_sq_ball_on2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
status_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \lives_reg_n_0_[2]\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \^lives\,
      O => \^lives_reg[2]_0\
    );
x_delta_next2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_delta_next2_carry_n_0,
      CO(2) => x_delta_next2_carry_n_1,
      CO(1) => x_delta_next2_carry_n_2,
      CO(0) => x_delta_next2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \x_delta_next2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_x_delta_next2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => x_delta_next2_carry_i_8_n_0
    );
\x_delta_next2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_delta_next2_carry_n_0,
      CO(3 downto 2) => \NLW_x_delta_next2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => x_delta_next2,
      CO(0) => \x_delta_next2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \x_delta_next2_carry__0_i_1_n_0\,
      DI(0) => \x_delta_next2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_x_delta_next2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \x_delta_next2_carry__0_i_3_n_0\,
      S(0) => \x_delta_next2_carry__0_i_4_n_0\
    );
\x_delta_next2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \x_delta_next2_carry__0_i_5_n_0\,
      I4 => bar_x_r(0),
      O => \x_delta_next2_carry__0_i_1_n_0\
    );
\x_delta_next2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02AAABF80002AAA"
    )
        port map (
      I0 => \x_delta_next2_carry__0_1\,
      I1 => \x_delta_next2_carry__0_i_5_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \^ball_x_reg_reg[9]_8\(8),
      I4 => \^ball_x_reg_reg[9]_8\(9),
      I5 => \x_delta_next2_carry__0_2\,
      O => \x_delta_next2_carry__0_i_2_n_0\
    );
\x_delta_next2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(8),
      I2 => \^ball_x_reg_reg[9]_8\(7),
      I3 => \x_delta_next2_carry__0_i_5_n_0\,
      I4 => bar_x_r(0),
      O => \x_delta_next2_carry__0_i_3_n_0\
    );
\x_delta_next2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \x_delta_next2_carry__0_1\,
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => \^ball_x_reg_reg[9]_8\(7),
      I4 => \x_delta_next2_carry__0_i_5_n_0\,
      I5 => \x_delta_next2_carry__0_2\,
      O => \x_delta_next2_carry__0_i_4_n_0\
    );
\x_delta_next2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_x_reg_reg[9]_8\(6),
      I3 => \^ball_x_reg_reg[9]_8\(3),
      I4 => \^ball_x_reg_reg[9]_8\(2),
      I5 => x_delta_next2_carry_i_15_n_0,
      O => \x_delta_next2_carry__0_i_5_n_0\
    );
x_delta_next2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995555555555555"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(6),
      I1 => \^ball_x_reg_reg[9]_8\(5),
      I2 => x_delta_next2_carry_i_15_n_0,
      I3 => \^ball_x_reg_reg[9]_8\(2),
      I4 => \^ball_x_reg_reg[9]_8\(3),
      I5 => \^ball_x_reg_reg[9]_8\(4),
      O => \^ball_x_reg_reg[6]_0\
    );
x_delta_next2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A6A6A6A6AAA"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \^ball_x_reg_reg[9]_8\(4),
      I2 => \^ball_x_reg_reg[9]_8\(3),
      I3 => \^ball_x_reg_reg[9]_8\(2),
      I4 => \^ball_x_reg_reg[9]_8\(0),
      I5 => \^ball_x_reg_reg[9]_8\(1),
      O => \^ball_x_reg_reg[7]_0\(0)
    );
x_delta_next2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(4),
      I1 => \^ball_x_reg_reg[9]_8\(3),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \^ball_x_reg_reg[9]_8\(0),
      I4 => \^ball_x_reg_reg[9]_8\(1),
      O => \^ball_x_reg_reg[4]_0\
    );
x_delta_next2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(3),
      I1 => \^ball_x_reg_reg[9]_8\(1),
      I2 => \^ball_x_reg_reg[9]_8\(0),
      I3 => \^ball_x_reg_reg[9]_8\(2),
      O => \^ball_x_reg_reg[3]_0\
    );
x_delta_next2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \^ball_x_reg_reg[9]_8\(1),
      O => \ball_x_reg_reg[2]_0\
    );
x_delta_next2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      O => x_delta_next2_carry_i_15_n_0
    );
x_delta_next2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \x_delta_next3_carry__0_0\(1),
      I3 => \x_delta_next3_carry__0_0\(0),
      O => x_delta_next2_carry_i_8_n_0
    );
x_delta_next2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(7),
      I1 => \x_delta_next2_carry__0_i_5_n_0\,
      O => \^ball_x_reg_reg[7]_0\(1)
    );
x_delta_next3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_delta_next3_carry_n_0,
      CO(2) => x_delta_next3_carry_n_1,
      CO(1) => x_delta_next3_carry_n_2,
      CO(0) => x_delta_next3_carry_n_3,
      CYINIT => '1',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => x_delta_next3_carry_i_4_n_0,
      O(3 downto 0) => NLW_x_delta_next3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => x_delta_next3_carry_i_5_n_0,
      S(2) => x_delta_next3_carry_i_6_n_0,
      S(1) => x_delta_next3_carry_i_7_n_0,
      S(0) => x_delta_next3_carry_i_8_n_0
    );
\x_delta_next3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_delta_next3_carry_n_0,
      CO(3 downto 1) => \NLW_x_delta_next3_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => x_delta_next3_0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \x_delta_reg[9]_i_11_0\(0),
      O(3 downto 0) => \NLW_x_delta_next3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \x_delta_next3_carry__0_i_2_n_0\
    );
\x_delta_next3_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \x_delta_next3_carry__0_0\(9),
      I2 => \^ball_x_reg_reg[9]_8\(8),
      I3 => \x_delta_next3_carry__0_0\(8),
      O => \x_delta_next3_carry__0_i_2_n_0\
    );
x_delta_next3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(0),
      I1 => \x_delta_next3_carry__0_0\(0),
      I2 => \x_delta_next3_carry__0_0\(1),
      I3 => \^ball_x_reg_reg[9]_8\(1),
      O => x_delta_next3_carry_i_4_n_0
    );
x_delta_next3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(7),
      I1 => \x_delta_next3_carry__0_0\(7),
      I2 => \^ball_x_reg_reg[9]_8\(6),
      I3 => \x_delta_next3_carry__0_0\(6),
      O => x_delta_next3_carry_i_5_n_0
    );
x_delta_next3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(5),
      I1 => \x_delta_next3_carry__0_0\(5),
      I2 => \^ball_x_reg_reg[9]_8\(4),
      I3 => \x_delta_next3_carry__0_0\(4),
      O => x_delta_next3_carry_i_6_n_0
    );
x_delta_next3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(3),
      I1 => \x_delta_next3_carry__0_0\(3),
      I2 => \^ball_x_reg_reg[9]_8\(2),
      I3 => \x_delta_next3_carry__0_0\(2),
      O => x_delta_next3_carry_i_7_n_0
    );
x_delta_next3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(1),
      I1 => \^ball_x_reg_reg[9]_8\(0),
      I2 => \x_delta_next3_carry__0_0\(1),
      I3 => \x_delta_next3_carry__0_0\(0),
      O => x_delta_next3_carry_i_8_n_0
    );
\x_delta_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF454545"
    )
        port map (
      I0 => \^lives_reg[2]_0\,
      I1 => speed(0),
      I2 => \^ball_y_reg_reg[6]_0\,
      I3 => btn1,
      I4 => titleScreen,
      O => \x_delta_reg[0]_i_1_n_0\
    );
\x_delta_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15405555"
    )
        port map (
      I0 => \^lives_reg[2]_0\,
      I1 => speed(0),
      I2 => \x_delta_reg[9]_i_6_n_0\,
      I3 => speed(1),
      I4 => \^ball_y_reg_reg[6]_0\,
      I5 => startGame,
      O => \x_delta_reg[1]_i_1_n_0\
    );
\x_delta_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155540055555555"
    )
        port map (
      I0 => \x_delta_reg[2]_i_2_n_0\,
      I1 => speed(1),
      I2 => speed(0),
      I3 => \x_delta_reg[9]_i_6_n_0\,
      I4 => speed(2),
      I5 => \x_delta_reg[2]_i_3_n_0\,
      O => \x_delta_reg[2]_i_1_n_0\
    );
\x_delta_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \^lives\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \lives_reg_n_0_[2]\,
      I3 => btn1,
      I4 => titleScreen,
      O => \x_delta_reg[2]_i_2_n_0\
    );
\x_delta_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => btn1,
      I2 => titleScreen,
      O => \x_delta_reg[2]_i_3_n_0\
    );
\x_delta_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45405555"
    )
        port map (
      I0 => \^lives_reg[2]_0\,
      I1 => \x_delta_reg[3]_i_2_n_0\,
      I2 => \x_delta_reg[9]_i_6_n_0\,
      I3 => speed(3),
      I4 => \^ball_y_reg_reg[6]_0\,
      I5 => startGame,
      O => \x_delta_reg[3]_i_1_n_0\
    );
\x_delta_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => speed(0),
      I1 => speed(1),
      I2 => speed(2),
      I3 => speed(3),
      O => \x_delta_reg[3]_i_2_n_0\
    );
\x_delta_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FFFFFFD5FFD5"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => btn1,
      I2 => titleScreen,
      I3 => \^lives_reg[2]_0\,
      I4 => \x_delta_reg[9]_i_3_n_0\,
      I5 => \x_delta_reg[9]_i_4_n_0\,
      O => \x_delta_reg[9]_i_1_n_0\
    );
\x_delta_reg[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ball_y_t(8),
      I1 => \sq_ball_on0_carry__0_i_5_n_0\,
      O => \x_delta_reg[9]_i_10_n_0\
    );
\x_delta_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFFFFFFF"
    )
        port map (
      I0 => \brick_lives[7]_i_6__8_n_0\,
      I1 => sq_ball_on0_carry_i_10_n_0,
      I2 => \brick_lives[7]_i_8__1_n_0\,
      I3 => ball_y_b(4),
      I4 => x_delta_next2,
      I5 => x_delta_next3_0,
      O => \x_delta_reg[9]_i_11_n_0\
    );
\x_delta_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF757575"
    )
        port map (
      I0 => \^ball_y_reg_reg[6]_0\,
      I1 => \x_delta_reg[9]_i_5_n_0\,
      I2 => \x_delta_reg[9]_i_6_n_0\,
      I3 => titleScreen,
      I4 => btn1,
      I5 => \^lives_reg[2]_0\,
      O => x_delta_reg(9)
    );
\x_delta_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF7"
    )
        port map (
      I0 => \x_delta_reg[9]_i_7_n_0\,
      I1 => \x_delta_reg[9]_i_8_n_0\,
      I2 => \^ball_x_reg_reg[9]_8\(3),
      I3 => \^ball_x_reg_reg[9]_8\(8),
      I4 => \^ball_x_reg_reg[9]_8\(9),
      I5 => \x_delta_reg[9]_i_6_n_0\,
      O => \x_delta_reg[9]_i_3_n_0\
    );
\x_delta_reg[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \sq_ball_on0_carry__0_i_5_n_0\,
      I1 => ball_y_t(8),
      I2 => ball_y_t(9),
      I3 => \x_delta_reg[9]_i_9_n_0\,
      O => \x_delta_reg[9]_i_4_n_0\
    );
\x_delta_reg[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => speed(2),
      I1 => speed(1),
      I2 => speed(0),
      I3 => speed(3),
      O => \x_delta_reg[9]_i_5_n_0\
    );
\x_delta_reg[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(9),
      I1 => \^ball_x_reg_reg[9]_8\(7),
      I2 => \x_delta_next2_carry__0_i_5_n_0\,
      I3 => \^ball_x_reg_reg[9]_8\(8),
      O => \x_delta_reg[9]_i_6_n_0\
    );
\x_delta_reg[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(6),
      I1 => \^ball_x_reg_reg[9]_8\(5),
      I2 => \^ball_x_reg_reg[9]_8\(4),
      I3 => \^ball_x_reg_reg[9]_8\(7),
      O => \x_delta_reg[9]_i_7_n_0\
    );
\x_delta_reg[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ball_x_reg_reg[9]_8\(2),
      I1 => \^ball_x_reg_reg[9]_8\(1),
      O => \x_delta_reg[9]_i_8_n_0\
    );
\x_delta_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFDFFFDFFFD"
    )
        port map (
      I0 => \sq_ball_on0_carry_i_9__0_n_0\,
      I1 => \x_delta_reg[9]_i_10_n_0\,
      I2 => \x_delta_reg[9]_i_11_n_0\,
      I3 => sq_ball_on0_carry_i_10_n_0,
      I4 => \brick_lives[7]_i_5_n_0\,
      I5 => \^q\(0),
      O => \x_delta_reg[9]_i_9_n_0\
    );
\x_delta_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x_delta_reg[9]_i_1_n_0\,
      CLR => reset,
      D => \x_delta_reg[0]_i_1_n_0\,
      Q => \x_delta_reg_reg_n_0_[0]\
    );
\x_delta_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x_delta_reg[9]_i_1_n_0\,
      CLR => reset,
      D => \x_delta_reg[1]_i_1_n_0\,
      Q => \x_delta_reg_reg_n_0_[1]\
    );
\x_delta_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x_delta_reg[9]_i_1_n_0\,
      CLR => reset,
      D => \x_delta_reg[2]_i_1_n_0\,
      Q => \x_delta_reg_reg_n_0_[2]\
    );
\x_delta_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x_delta_reg[9]_i_1_n_0\,
      CLR => reset,
      D => \x_delta_reg[3]_i_1_n_0\,
      Q => \x_delta_reg_reg_n_0_[3]\
    );
\x_delta_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \x_delta_reg[9]_i_1_n_0\,
      CLR => reset,
      D => x_delta_reg(9),
      Q => \x_delta_reg_reg_n_0_[9]\
    );
\y_delta_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F44"
    )
        port map (
      I0 => \y_delta_reg[9]_i_7_n_0\,
      I1 => speed(0),
      I2 => \y_delta_reg[3]_i_2_n_0\,
      I3 => speed(1),
      O => \y_delta_reg[1]_i_1_n_0\
    );
\y_delta_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F1D3F1D3F1DCC4C"
    )
        port map (
      I0 => \y_delta_reg[2]_i_2_n_0\,
      I1 => speed(2),
      I2 => \y_delta_reg[3]_i_2_n_0\,
      I3 => \y_delta_reg[2]_i_3_n_0\,
      I4 => speed(1),
      I5 => speed(0),
      O => \y_delta_reg[2]_i_1_n_0\
    );
\y_delta_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \y_delta_reg_reg[0]_0\,
      I1 => \y_delta_reg_reg[0]_1\,
      I2 => \x_delta_reg[9]_i_3_n_0\,
      I3 => \y_delta_reg[9]_i_3_n_0\,
      O => \y_delta_reg[2]_i_2_n_0\
    );
\y_delta_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FEFEFE"
    )
        port map (
      I0 => \lives_reg_n_0_[2]\,
      I1 => \lives_reg_n_0_[1]\,
      I2 => \^lives\,
      I3 => titleScreen,
      I4 => btn1,
      I5 => \x_delta_reg[9]_i_4_n_0\,
      O => \y_delta_reg[2]_i_3_n_0\
    );
\y_delta_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF55545554"
    )
        port map (
      I0 => \y_delta_reg[9]_i_7_n_0\,
      I1 => speed(0),
      I2 => speed(1),
      I3 => speed(2),
      I4 => \y_delta_reg[3]_i_2_n_0\,
      I5 => speed(3),
      O => \y_delta_reg[3]_i_1_n_0\
    );
\y_delta_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \y_delta_reg_reg[0]_0\,
      I1 => \y_delta_reg_reg[0]_1\,
      I2 => \x_delta_reg[9]_i_3_n_0\,
      I3 => \y_delta_reg[9]_i_3_n_0\,
      O => \y_delta_reg[3]_i_2_n_0\
    );
\y_delta_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFDDD"
    )
        port map (
      I0 => \y_delta_reg[9]_i_3_n_0\,
      I1 => \y_delta_reg[9]_i_4_n_0\,
      I2 => \x_delta_reg[9]_i_3_n_0\,
      I3 => \y_delta_reg_reg[0]_0\,
      I4 => \y_delta_reg_reg[0]_1\,
      O => y_delta_reg0
    );
\y_delta_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => speed(3),
      I1 => speed(0),
      I2 => speed(1),
      I3 => speed(2),
      I4 => \y_delta_reg[9]_i_7_n_0\,
      O => \y_delta_reg[9]_i_2_n_0\
    );
\y_delta_reg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => \x_delta_reg[9]_i_9_n_0\,
      I1 => \^ball_y_reg_reg[6]_0\,
      I2 => btn1,
      I3 => titleScreen,
      I4 => \^lives_reg[2]_0\,
      O => \y_delta_reg[9]_i_3_n_0\
    );
\y_delta_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => ball_y_t(4),
      I1 => ball_y_t(3),
      I2 => ball_y_t(2),
      I3 => \^q\(0),
      I4 => ball_y_t(1),
      I5 => \y_delta_reg[9]_i_8_n_0\,
      O => \y_delta_reg[9]_i_4_n_0\
    );
\y_delta_reg[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \y_delta_reg[2]_i_2_n_0\,
      I1 => \y_delta_reg[2]_i_3_n_0\,
      O => \y_delta_reg[9]_i_7_n_0\
    );
\y_delta_reg[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ball_y_t(5),
      I1 => ball_y_t(7),
      I2 => ball_y_t(9),
      I3 => ball_y_t(8),
      I4 => ball_y_t(6),
      O => \y_delta_reg[9]_i_8_n_0\
    );
\y_delta_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y_delta_reg0,
      CLR => reset,
      D => \x_delta_reg[0]_i_1_n_0\,
      Q => y_delta_reg(0)
    );
\y_delta_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y_delta_reg0,
      CLR => reset,
      D => \y_delta_reg[1]_i_1_n_0\,
      Q => y_delta_reg(1)
    );
\y_delta_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y_delta_reg0,
      CLR => reset,
      D => \y_delta_reg[2]_i_1_n_0\,
      Q => y_delta_reg(2)
    );
\y_delta_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y_delta_reg0,
      CLR => reset,
      D => \y_delta_reg[3]_i_1_n_0\,
      Q => y_delta_reg(3)
    );
\y_delta_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => y_delta_reg0,
      CLR => reset,
      D => \y_delta_reg[9]_i_2_n_0\,
      Q => y_delta_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bar_animate is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bar_x_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bar_x_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bar_x_reg_reg[9]_0\ : out STD_LOGIC;
    \bar_x_reg_reg[8]_0\ : out STD_LOGIC;
    h_video_0 : out STD_LOGIC;
    h_video_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bar_x_reg_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_y[5]\ : out STD_LOGIC;
    \pixel_y[5]_0\ : out STD_LOGIC;
    tick_75 : in STD_LOGIC;
    reset : in STD_LOGIC;
    LR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_delta_next2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_delta_next2_carry_0 : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    x_delta_next2_carry_1 : in STD_LOGIC;
    x_delta_next2_carry_2 : in STD_LOGIC;
    x_delta_next2_carry_3 : in STD_LOGIC;
    \x_delta_next3_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rgb_next[11]\ : in STD_LOGIC;
    h_video : in STD_LOGIC;
    v_video : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_1\ : in STD_LOGIC;
    pixel_y : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_next[8]\ : in STD_LOGIC;
    \rgb_next[8]_0\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3_0\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3_1\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3_2\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bar_animate : entity is "bar_animate";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bar_animate;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bar_animate is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal bar_on2 : STD_LOGIC;
  signal bar_on21_in : STD_LOGIC;
  signal \bar_on2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bar_on2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bar_on2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bar_on2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bar_on2_carry__0_n_3\ : STD_LOGIC;
  signal bar_on2_carry_i_10_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_1_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_2_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_3_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_4_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_5_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_6_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_7_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_8_n_0 : STD_LOGIC;
  signal bar_on2_carry_i_9_n_0 : STD_LOGIC;
  signal bar_on2_carry_n_0 : STD_LOGIC;
  signal bar_on2_carry_n_1 : STD_LOGIC;
  signal bar_on2_carry_n_2 : STD_LOGIC;
  signal bar_on2_carry_n_3 : STD_LOGIC;
  signal \bar_on2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \bar_on2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \bar_on2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \bar_on2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \bar_on2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal bar_x_next : STD_LOGIC;
  signal \bar_x_next[9]_i_2_n_0\ : STD_LOGIC;
  signal \bar_x_next[9]_i_3_n_0\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[0]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[1]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[2]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[3]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[4]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[5]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[6]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[7]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[8]\ : STD_LOGIC;
  signal \bar_x_next_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bar_x_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bar_x_r__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bar_x_reg_reg[8]_0\ : STD_LOGIC;
  signal \^bar_x_reg_reg[9]_0\ : STD_LOGIC;
  signal \^h_video_1\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pixel_y[5]\ : STD_LOGIC;
  signal \^pixel_y[5]_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal NLW_bar_on2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bar_on2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bar_on2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bar_on2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bar_on2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bar_on2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bar_on2_carry__0_i_7\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of bar_on2_carry_i_10 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of bar_on2_carry_i_9 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \i__carry__0_i_7\ : label is "soft_lutpair382";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  bar_x_r(0) <= \^bar_x_r\(0);
  \bar_x_reg_reg[8]_0\ <= \^bar_x_reg_reg[8]_0\;
  \bar_x_reg_reg[9]_0\ <= \^bar_x_reg_reg[9]_0\;
  h_video_1 <= \^h_video_1\;
  \pixel_y[5]\ <= \^pixel_y[5]\;
  \pixel_y[5]_0\ <= \^pixel_y[5]_0\;
bar_on2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bar_on2_carry_n_0,
      CO(2) => bar_on2_carry_n_1,
      CO(1) => bar_on2_carry_n_2,
      CO(0) => bar_on2_carry_n_3,
      CYINIT => '1',
      DI(3) => bar_on2_carry_i_1_n_0,
      DI(2) => bar_on2_carry_i_2_n_0,
      DI(1) => bar_on2_carry_i_3_n_0,
      DI(0) => bar_on2_carry_i_4_n_0,
      O(3 downto 0) => NLW_bar_on2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bar_on2_carry_i_5_n_0,
      S(2) => bar_on2_carry_i_6_n_0,
      S(1) => bar_on2_carry_i_7_n_0,
      S(0) => bar_on2_carry_i_8_n_0
    );
\bar_on2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bar_on2_carry_n_0,
      CO(3 downto 2) => \NLW_bar_on2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => bar_on2,
      CO(0) => \bar_on2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bar_on2_carry__0_i_1_n_0\,
      DI(0) => \bar_on2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_bar_on2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \bar_on2_carry__0_i_3_n_0\,
      S(0) => \bar_on2_carry__0_i_4_n_0\
    );
\bar_on2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^bar_x_r\(0),
      I1 => pixel_x(10),
      I2 => pixel_x(11),
      O => \bar_on2_carry__0_i_1_n_0\
    );
\bar_on2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_x(9),
      I1 => \^bar_x_reg_reg[9]_0\,
      I2 => \^bar_x_reg_reg[8]_0\,
      I3 => pixel_x(8),
      O => \bar_on2_carry__0_i_2_n_0\
    );
\bar_on2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => pixel_x(11),
      I1 => \^bar_x_r\(0),
      I2 => pixel_x(10),
      O => \bar_on2_carry__0_i_3_n_0\
    );
\bar_on2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bar_x_reg_reg[9]_0\,
      I1 => pixel_x(9),
      I2 => \^bar_x_reg_reg[8]_0\,
      I3 => pixel_x(8),
      O => \bar_on2_carry__0_i_4_n_0\
    );
\bar_on2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => bar_on2_carry_i_9_n_0,
      O => \^bar_x_r\(0)
    );
\bar_on2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA6A6A6A6A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => bar_on2_carry_i_9_n_0,
      O => \^bar_x_reg_reg[9]_0\
    );
\bar_on2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559AAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => bar_on2_carry_i_9_n_0,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \^bar_x_reg_reg[8]_0\
    );
bar_on2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00045551510CF755"
    )
        port map (
      I0 => pixel_x(7),
      I1 => bar_on2_carry_i_9_n_0,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => pixel_x(6),
      O => bar_on2_carry_i_1_n_0
    );
bar_on2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => bar_on2_carry_i_10_n_0
    );
bar_on2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454410115D553433"
    )
        port map (
      I0 => pixel_x(5),
      I1 => \^q\(4),
      I2 => bar_on2_carry_i_10_n_0,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => pixel_x(4),
      O => bar_on2_carry_i_2_n_0
    );
bar_on2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155545403FD55"
    )
        port map (
      I0 => pixel_x(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => pixel_x(2),
      O => bar_on2_carry_i_3_n_0
    );
bar_on2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"091D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      O => bar_on2_carry_i_4_n_0
    );
bar_on2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009606006600606"
    )
        port map (
      I0 => \^q\(7),
      I1 => pixel_x(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => bar_on2_carry_i_9_n_0,
      I5 => pixel_x(6),
      O => bar_on2_carry_i_5_n_0
    );
bar_on2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690060690099090"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixel_x(5),
      I2 => \^q\(4),
      I3 => bar_on2_carry_i_10_n_0,
      I4 => \^q\(3),
      I5 => pixel_x(4),
      O => bar_on2_carry_i_6_n_0
    );
bar_on2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => \^q\(3),
      I1 => pixel_x(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => pixel_x(2),
      O => bar_on2_carry_i_7_n_0
    );
bar_on2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => pixel_x(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => pixel_x(1),
      O => bar_on2_carry_i_8_n_0
    );
bar_on2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => bar_on2_carry_i_9_n_0
    );
\bar_on2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bar_on2_inferred__0/i__carry_n_0\,
      CO(2) => \bar_on2_inferred__0/i__carry_n_1\,
      CO(1) => \bar_on2_inferred__0/i__carry_n_2\,
      CO(0) => \bar_on2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_bar_on2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\bar_on2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bar_on2_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_bar_on2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => bar_on21_in,
      CO(0) => \bar_on2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__0_n_0\,
      DI(0) => \i__carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_bar_on2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\bar_x_next[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bar_x_r__0\(0)
    );
\bar_x_next[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \bar_x_next[9]_i_2_n_0\,
      I1 => \i__carry__0_i_1_n_0\,
      I2 => tick_75,
      I3 => reset,
      O => bar_x_next
    );
\bar_x_next[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => LR(0),
      I1 => \bar_x_next[9]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \bar_x_next[9]_i_2_n_0\
    );
\bar_x_next[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \^q\(4),
      O => \bar_x_next[9]_i_3_n_0\
    );
\bar_x_next_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \bar_x_r__0\(0),
      Q => \bar_x_next_reg_n_0_[0]\
    );
\bar_x_next_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \p_0_out_inferred__0/i__carry_n_7\,
      Q => \bar_x_next_reg_n_0_[1]\
    );
\bar_x_next_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \p_0_out_inferred__0/i__carry_n_6\,
      Q => \bar_x_next_reg_n_0_[2]\
    );
\bar_x_next_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \p_0_out_inferred__0/i__carry_n_5\,
      Q => \bar_x_next_reg_n_0_[3]\
    );
\bar_x_next_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => bar_x_next,
      D => \p_0_out_inferred__0/i__carry_n_4\,
      PRE => reset,
      Q => \bar_x_next_reg_n_0_[4]\
    );
\bar_x_next_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => bar_x_next,
      D => \p_0_out_inferred__0/i__carry__0_n_7\,
      PRE => reset,
      Q => \bar_x_next_reg_n_0_[5]\
    );
\bar_x_next_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => bar_x_next,
      D => \p_0_out_inferred__0/i__carry__0_n_6\,
      PRE => reset,
      Q => \bar_x_next_reg_n_0_[6]\
    );
\bar_x_next_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => bar_x_next,
      D => \p_0_out_inferred__0/i__carry__0_n_5\,
      PRE => reset,
      Q => \bar_x_next_reg_n_0_[7]\
    );
\bar_x_next_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \p_0_out_inferred__0/i__carry__0_n_4\,
      Q => \bar_x_next_reg_n_0_[8]\
    );
\bar_x_next_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bar_x_next,
      CLR => reset,
      D => \p_0_out_inferred__0/i__carry__1_n_7\,
      Q => \bar_x_next_reg_n_0_[9]\
    );
\bar_x_reg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in(0)
    );
\bar_x_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[0]\,
      Q => \^q\(0),
      R => '0'
    );
\bar_x_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[1]\,
      Q => \^q\(1),
      R => '0'
    );
\bar_x_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[2]\,
      Q => \^q\(2),
      R => '0'
    );
\bar_x_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[3]\,
      Q => \^q\(3),
      R => '0'
    );
\bar_x_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[4]\,
      Q => \^q\(4),
      R => '0'
    );
\bar_x_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[5]\,
      Q => \^q\(5),
      R => '0'
    );
\bar_x_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[6]\,
      Q => \^q\(6),
      R => '0'
    );
\bar_x_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[7]\,
      Q => \^q\(7),
      R => '0'
    );
\bar_x_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[8]\,
      Q => \^q\(8),
      R => '0'
    );
\bar_x_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(0),
      D => \bar_x_next_reg_n_0_[9]\,
      Q => \^q\(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C8C0CCC0C0C0C8C"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => LR(1),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \i__carry__0_i_7_n_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(9),
      I1 => pixel_x(9),
      I2 => pixel_x(8),
      I3 => \^q\(8),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(9),
      I1 => \^q\(9),
      I2 => pixel_x(8),
      I3 => \^q\(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => \^q\(5),
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry__0_i_8__0_n_0\,
      I1 => \i__carry__0_i_9_n_0\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => bar_on2_carry_i_9_n_0,
      I1 => \^q\(5),
      I2 => \^q\(6),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556666666A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(6),
      I5 => \^q\(4),
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => pixel_x(7),
      I2 => pixel_x(6),
      I3 => \^q\(6),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixel_x(5),
      I2 => pixel_x(4),
      I3 => \^q\(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => pixel_x(3),
      I2 => pixel_x(2),
      I3 => \^q\(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => pixel_x(0),
      I2 => pixel_x(1),
      I3 => \^q\(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => \^q\(2),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(7),
      I1 => \^q\(7),
      I2 => pixel_x(6),
      I3 => \^q\(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => \^q\(1),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(5),
      I1 => \^q\(5),
      I2 => pixel_x(4),
      I3 => \^q\(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(3),
      I1 => \^q\(3),
      I2 => pixel_x(2),
      I3 => \^q\(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_x(1),
      I1 => \^q\(1),
      I2 => pixel_x(0),
      I3 => \^q\(0),
      O => \i__carry_i_8_n_0\
    );
\p_0_out_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__0/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__0/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__0/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__0/i__carry_n_3\,
      CYINIT => \^q\(0),
      DI(3) => \^q\(4),
      DI(2) => \^q\(2),
      DI(1) => \i__carry_i_1__0_n_0\,
      DI(0) => \^q\(1),
      O(3) => \p_0_out_inferred__0/i__carry_n_4\,
      O(2) => \p_0_out_inferred__0/i__carry_n_5\,
      O(1) => \p_0_out_inferred__0/i__carry_n_6\,
      O(0) => \p_0_out_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__2_n_0\,
      S(2) => \i__carry_i_3__7_n_0\,
      S(1) => \i__carry_i_4__3_n_0\,
      S(0) => \i__carry_i_5__2_n_0\
    );
\p_0_out_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__0/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__0/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__0/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(7 downto 5),
      DI(0) => \i__carry__0_i_1_n_0\,
      O(3) => \p_0_out_inferred__0/i__carry__0_n_4\,
      O(2) => \p_0_out_inferred__0/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__0/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__5_n_0\,
      S(2) => \i__carry__0_i_3__4_n_0\,
      S(1) => \i__carry__0_i_4__5_n_0\,
      S(0) => \i__carry__0_i_5__1_n_0\
    );
\p_0_out_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i__carry__0_n_0\,
      CO(3 downto 0) => \NLW_p_0_out_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_0_out_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_out_inferred__0/i__carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \i__carry__1_i_1__0_n_0\
    );
\rgb_next[14]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^pixel_y[5]\,
      I1 => h_video,
      I2 => v_video,
      O => \^h_video_1\
    );
\rgb_next[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^h_video_1\,
      I1 => \rgb_next[11]\,
      O => h_video_0
    );
\rgb_next[23]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pixel_y[5]_0\,
      I1 => \rgb_next[23]_INST_0_i_1\,
      O => \^pixel_y[5]\
    );
\rgb_next[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_3_0\,
      I1 => pixel_y(3),
      I2 => \rgb_next[8]_INST_0_i_3_1\,
      I3 => bar_on2,
      I4 => bar_on21_in,
      I5 => \rgb_next[8]_INST_0_i_3_2\,
      O => \rgb_next[8]_INST_0_i_11_n_0\
    );
\rgb_next[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00A2000000A2"
    )
        port map (
      I0 => pixel_y(1),
      I1 => \rgb_next[8]\,
      I2 => pixel_y(0),
      I3 => \rgb_next[8]_INST_0_i_11_n_0\,
      I4 => pixel_y(2),
      I5 => \rgb_next[8]_0\,
      O => \^pixel_y[5]_0\
    );
x_delta_next2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02D0D2FF000002FD"
    )
        port map (
      I0 => bar_on2_carry_i_9_n_0,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => x_delta_next2_carry(1),
      I5 => x_delta_next2_carry_0,
      O => \bar_x_reg_reg[5]_0\(3)
    );
x_delta_next2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA452045FF65"
    )
        port map (
      I0 => \^q\(4),
      I1 => bar_on2_carry_i_10_n_0,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => x_delta_next2_carry(0),
      I5 => x_delta_next2_carry_3,
      O => \bar_x_reg_reg[5]_0\(2)
    );
x_delta_next2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FE01E0E1FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => x_delta_next2_carry_1,
      I5 => x_delta_next2_carry_2,
      O => \bar_x_reg_reg[5]_0\(1)
    );
x_delta_next2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"19D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \x_delta_next3_carry__0\(0),
      I3 => \x_delta_next3_carry__0\(1),
      O => \bar_x_reg_reg[5]_0\(0)
    );
x_delta_next2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
        port map (
      I0 => x_delta_next2_carry(1),
      I1 => \^q\(7),
      I2 => x_delta_next2_carry_0,
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => bar_on2_carry_i_9_n_0,
      O => S(2)
    );
x_delta_next2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960900909600960"
    )
        port map (
      I0 => x_delta_next2_carry(0),
      I1 => \^q\(5),
      I2 => x_delta_next2_carry_3,
      I3 => \^q\(4),
      I4 => bar_on2_carry_i_10_n_0,
      I5 => \^q\(3),
      O => S(1)
    );
x_delta_next2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006600660060690"
    )
        port map (
      I0 => x_delta_next2_carry_1,
      I1 => \^q\(3),
      I2 => x_delta_next2_carry_2,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => S(0)
    );
\x_delta_next3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(9),
      I1 => \x_delta_next3_carry__0\(9),
      I2 => \x_delta_next3_carry__0\(8),
      I3 => \^q\(8),
      O => \bar_x_reg_reg[9]_1\(0)
    );
x_delta_next3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => \x_delta_next3_carry__0\(7),
      I2 => \x_delta_next3_carry__0\(6),
      I3 => \^q\(6),
      O => DI(2)
    );
x_delta_next3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \x_delta_next3_carry__0\(5),
      I2 => \x_delta_next3_carry__0\(4),
      I3 => \^q\(4),
      O => DI(1)
    );
x_delta_next3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \x_delta_next3_carry__0\(3),
      I2 => \x_delta_next3_carry__0\(2),
      I3 => \^q\(2),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__0/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brickscore_i_60 : in STD_LOGIC;
    brick_p28 : in STD_LOGIC;
    brickscore_i_60_0 : in STD_LOGIC;
    brickscore_i_60_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p26 : in STD_LOGIC;
    brickscore_i_69_0 : in STD_LOGIC;
    brickscore_i_80 : in STD_LOGIC;
    brickscore_i_80_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__27_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__26_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__26_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p\ : STD_LOGIC;
  signal brickscore_i_85_n_0 : STD_LOGIC;
  signal \NLW__inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__27\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__27\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__27\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__27\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__26\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of brickscore_i_84 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_19\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_19\ : label is "soft_lutpair2";
begin
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
  brick_p <= \^brick_p\;
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => Q(0),
      DI(3) => DI(1),
      DI(2) => '0',
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW__inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_inferred__0/i__carry__1_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_0\(1 downto 0)
    );
\brick_lives[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__27_n_0\
    );
\brick_lives[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__27_n_0\
    );
\brick_lives[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__27_n_0\
    );
\brick_lives[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__27_n_0\
    );
\brick_lives[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__27_n_0\
    );
\brick_lives[5]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__27_n_0\
    );
\brick_lives[6]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__26_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__27_n_0\
    );
\brick_lives[7]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__26_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__26_n_0\
    );
\brick_lives[7]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__26_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__27_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__27_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__27_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__27_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[4]_i_1__27_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__27_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__27_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__26_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5965A665A69A59"
    )
        port map (
      I0 => brickscore_i_60_0,
      I1 => \^brick_lives_reg[7]_2\,
      I2 => brick_p28,
      I3 => brickscore_i_60,
      I4 => brickscore_i_60_1(0),
      I5 => brickscore_i_85_n_0,
      O => \brick_lives_reg[7]_1\(0)
    );
brickscore_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_p\,
      I1 => brickscore_i_80,
      I2 => brickscore_i_80_0,
      O => \^brick_lives_reg[7]_2\
    );
brickscore_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600FF96"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => brickscore_i_60,
      I2 => brick_p28,
      I3 => brick_p26,
      I4 => brickscore_i_69_0,
      O => brickscore_i_85_n_0
    );
\brickstaken[1]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_p\,
      I1 => brickscore_i_60,
      I2 => brick_p28,
      O => \brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[2]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(1)
    );
\rgb_next[23]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__26_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_0 is
  port (
    brick_p1 : out STD_LOGIC;
    brickstaken : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[4]_INST_0_i_12\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[4]\ : in STD_LOGIC;
    \brickstaken[4]_0\ : in STD_LOGIC;
    \brickstaken[4]_1\ : in STD_LOGIC;
    \brickstaken[4]_2\ : in STD_LOGIC;
    \brickstaken[4]_3\ : in STD_LOGIC;
    \brickstaken[4]_4\ : in STD_LOGIC;
    \brickstaken[4]_5\ : in STD_LOGIC;
    brick_p3 : in STD_LOGIC;
    brick_p2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_0 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_0;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_0 is
  signal brick_lives : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal brick_lives02_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \brick_lives[1]_i_1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \^brick_p1\ : STD_LOGIC;
  signal \^brickstaken[4]_inst_0_i_12\ : STD_LOGIC;
  signal \brickstaken[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_13\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \brickstaken[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_5\ : label is "soft_lutpair6";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  brick_p1 <= \^brick_p1\;
  \brickstaken[4]_INST_0_i_12\ <= \^brickstaken[4]_inst_0_i_12\;
\brick_lives[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => brick_lives(0),
      O => brick_lives02_in(0)
    );
\brick_lives[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => brick_lives(1),
      I1 => brick_lives(0),
      O => \brick_lives[1]_i_1_n_0\
    );
\brick_lives[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => brick_lives(1),
      I1 => brick_lives(0),
      I2 => brick_lives(2),
      O => brick_lives02_in(2)
    );
\brick_lives[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => brick_lives(2),
      I1 => brick_lives(0),
      I2 => brick_lives(1),
      I3 => brick_lives(3),
      O => brick_lives02_in(3)
    );
\brick_lives[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => brick_lives(3),
      I1 => brick_lives(1),
      I2 => brick_lives(0),
      I3 => brick_lives(2),
      I4 => brick_lives(4),
      O => brick_lives02_in(4)
    );
\brick_lives[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => brick_lives(4),
      I1 => brick_lives(2),
      I2 => brick_lives(0),
      I3 => brick_lives(1),
      I4 => brick_lives(3),
      I5 => brick_lives(5),
      O => brick_lives02_in(5)
    );
\brick_lives[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_5__3_n_0\,
      I1 => brick_lives(6),
      O => brick_lives02_in(6)
    );
\brick_lives[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => brick_lives(6),
      I1 => \brick_lives[7]_i_5__3_n_0\,
      I2 => brick_lives(7),
      O => brick_lives02_in(7)
    );
\brick_lives[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => brick_lives(5),
      I1 => brick_lives(3),
      I2 => brick_lives(1),
      I3 => brick_lives(0),
      I4 => brick_lives(2),
      I5 => brick_lives(4),
      O => \brick_lives[7]_i_5__3_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => brick_lives02_in(0),
      Q => brick_lives(0)
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1_n_0\,
      Q => brick_lives(1)
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => brick_lives02_in(2),
      PRE => reset,
      Q => brick_lives(2)
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => brick_lives02_in(3),
      Q => brick_lives(3)
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => brick_lives02_in(4),
      PRE => reset,
      Q => brick_lives(4)
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => brick_lives02_in(5),
      Q => brick_lives(5)
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => brick_lives02_in(6),
      Q => brick_lives(6)
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => brick_lives02_in(7),
      Q => brick_lives(7)
    );
\brickstaken[1]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => brick_lives(7),
      I1 => \brick_lives[7]_i_5__3_n_0\,
      I2 => brick_lives(6),
      O => \^brick_p1\
    );
\brickstaken[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \brickstaken[4]\,
      I1 => \brickstaken[4]_0\,
      I2 => \^brickstaken[4]_inst_0_i_12\,
      I3 => \brickstaken[4]_1\,
      I4 => \brickstaken[4]_INST_0_i_5_n_0\,
      O => brickstaken(0)
    );
\brickstaken[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B00FF2B"
    )
        port map (
      I0 => \brickstaken[4]\,
      I1 => \brickstaken[4]_0\,
      I2 => \^brickstaken[4]_inst_0_i_12\,
      I3 => \brickstaken[4]_1\,
      I4 => \brickstaken[4]_INST_0_i_5_n_0\,
      O => brickstaken(1)
    );
\brickstaken[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[4]_2\,
      I2 => \brickstaken[4]_3\,
      I3 => \brickstaken[4]_4\,
      I4 => \brickstaken[4]_5\,
      O => \^brickstaken[4]_inst_0_i_12\
    );
\brickstaken[4]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FF00E8"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[4]_2\,
      I2 => \brickstaken[4]_3\,
      I3 => \brickstaken[4]_4\,
      I4 => \brickstaken[4]_5\,
      O => \brickstaken[4]_INST_0_i_5_n_0\
    );
\brickstaken[4]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^brick_p1\,
      I1 => brick_p3,
      I2 => brick_p2,
      O => \^brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_1 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    brick_p2 : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \brick_lives_reg[7]_3\ : out STD_LOGIC;
    \brick_lives_reg[7]_4\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_next[23]_INST_0_i_6\ : in STD_LOGIC;
    brick_p1 : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_6_0\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_6_2\ : in STD_LOGIC;
    brick_p3 : in STD_LOGIC;
    brickscore_i_60 : in STD_LOGIC;
    brickscore_i_72 : in STD_LOGIC;
    brick_p28 : in STD_LOGIC;
    brickscore_i_72_0 : in STD_LOGIC;
    brickscore_i_72_1 : in STD_LOGIC;
    brick_p26 : in STD_LOGIC;
    brickscore_i_69 : in STD_LOGIC;
    brick_p : in STD_LOGIC;
    brickscore_i_69_0 : in STD_LOGIC;
    brickscore_i_69_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_1 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_1;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_1 is
  signal \brick_lives[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_3\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_4\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_11\ : label is "soft_lutpair11";
begin
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
  \brick_lives_reg[7]_3\ <= \^brick_lives_reg[7]_3\;
  \brick_lives_reg[7]_4\ <= \^brick_lives_reg[7]_4\;
  brick_p2 <= \^brick_p2\;
\brick_lives[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__0_n_0\
    );
\brick_lives[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__0_n_0\
    );
\brick_lives[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__0_n_0\
    );
\brick_lives[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__0_n_0\
    );
\brick_lives[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__0_n_0\
    );
\brick_lives[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__0_n_0\
    );
\brick_lives[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__2_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__0_n_0\
    );
\brick_lives[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__2_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__0_n_0\
    );
\brick_lives[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__2_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__0_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__0_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__0_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__0_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[4]_i_1__0_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__0_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__0_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__0_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => brickscore_i_60,
      I2 => \^brick_lives_reg[7]_3\,
      O => S(0)
    );
brickscore_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A08"
    )
        port map (
      I0 => \^brick_lives_reg[7]_4\,
      I1 => brickscore_i_72,
      I2 => brick_p28,
      I3 => brickscore_i_72_0,
      O => \^brick_lives_reg[7]_2\
    );
brickscore_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04458A048A04088A"
    )
        port map (
      I0 => \^brick_lives_reg[7]_4\,
      I1 => brickscore_i_72_1,
      I2 => brick_p26,
      I3 => brick_p28,
      I4 => brickscore_i_72_0,
      I5 => brickscore_i_72,
      O => \^brick_lives_reg[7]_3\
    );
brickscore_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C69C3963"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => brickscore_i_69,
      I2 => brick_p,
      I3 => brickscore_i_69_0,
      I4 => brickscore_i_69_1,
      O => \^brick_lives_reg[7]_4\
    );
\brickstaken[1]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__2_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p2\
    );
\brickstaken[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_p2\,
      I1 => brick_p3,
      I2 => brick_p1,
      O => \^brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[23]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F20000"
    )
        port map (
      I0 => \^brick_p2\,
      I1 => \rgb_next[23]_INST_0_i_6\,
      I2 => brick_p1,
      I3 => \rgb_next[23]_INST_0_i_6_0\,
      I4 => \rgb_next[23]_INST_0_i_6_1\,
      I5 => \rgb_next[23]_INST_0_i_6_2\,
      O => \brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_10 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \direction_reg[2]_0\ : out STD_LOGIC;
    \brick_lives_reg[6]_0\ : out STD_LOGIC;
    \brick_lives_reg[6]_1\ : out STD_LOGIC;
    \brick_lives_reg[6]_2\ : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_delta_reg[9]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_2\ : in STD_LOGIC;
    brick_p10 : in STD_LOGIC;
    \brickstaken[1]_INST_0_i_1\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_10 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_10;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_10 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[6]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__8\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__8\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_8\ : label is "soft_lutpair44";
begin
  \brick_lives_reg[6]_0\ <= \^brick_lives_reg[6]_0\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => DI(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_0\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_1\(1 downto 0)
    );
\brick_lives[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__8_n_0\
    );
\brick_lives[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      O => \brick_lives[1]_i_1__8_n_0\
    );
\brick_lives[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__8_n_0\
    );
\brick_lives[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__8_n_0\
    );
\brick_lives[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__8_n_0\
    );
\brick_lives[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__8_n_0\
    );
\brick_lives[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__8_n_0\,
      O => \brick_lives[6]_i_1__8_n_0\
    );
\brick_lives[7]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives_reg_n_0_[6]\,
      I2 => \brick_lives[7]_i_4__8_n_0\,
      O => \brick_lives[7]_i_2__8_n_0\
    );
\brick_lives[7]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__8_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__8_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__8_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__8_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__8_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__8_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__8_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__8_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__8_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_lives_reg[6]_0\,
      I1 => \brickstaken[1]_INST_0_i_1\,
      I2 => brick_p10,
      O => \brick_lives_reg[6]_2\
    );
\brickstaken[4]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^brick_lives_reg[6]_0\,
      I1 => brick_p10,
      I2 => \brickstaken[1]_INST_0_i_1\,
      I3 => \brickstaken[4]_INST_0_i_5\,
      I4 => \brickstaken[4]_INST_0_i_5_0\,
      O => \brick_lives_reg[6]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[1]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\rgb_next[2]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__8_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \^brick_lives_reg[6]_0\
    );
\y_delta_reg[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => \y_delta_reg[9]_i_6\(0),
      I2 => \y_delta_reg[9]_i_6_0\(0),
      I3 => \y_delta_reg[9]_i_6_1\(0),
      I4 => \y_delta_reg[9]_i_6_2\,
      O => \direction_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_11 is
  port (
    \brick_lives_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_11 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_11;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_11 is
  signal \brick_lives[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__9\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_4__9\ : label is "soft_lutpair45";
begin
\brick_lives[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__9_n_0\
    );
\brick_lives[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__9_n_0\
    );
\brick_lives[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__9_n_0\
    );
\brick_lives[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__9_n_0\
    );
\brick_lives[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__9_n_0\
    );
\brick_lives[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[5]_i_1__9_n_0\
    );
\brick_lives[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives_reg_n_0_[5]\,
      I2 => \brick_lives[7]_i_4__9_n_0\,
      O => \brick_lives[6]_i_1__9_n_0\
    );
\brick_lives[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives_reg_n_0_[6]\,
      I2 => \brick_lives_reg_n_0_[5]\,
      I3 => \brick_lives[7]_i_4__9_n_0\,
      O => \brick_lives[7]_i_2__9_n_0\
    );
\brick_lives[7]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \brick_lives[7]_i_4__9_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      I2 => \brick_lives_reg_n_0_[5]\,
      I3 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives_reg[6]_0\
    );
\brick_lives[7]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[7]_i_4__9_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__9_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__9_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__9_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__9_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__9_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__9_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__9_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__9_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_12 is
  port (
    brick_p13 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_12 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_12;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_12 is
  signal \brick_lives[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__12\ : label is "soft_lutpair51";
begin
\brick_lives[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__10_n_0\
    );
\brick_lives[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      O => \brick_lives[1]_i_1__10_n_0\
    );
\brick_lives[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__10_n_0\
    );
\brick_lives[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__10_n_0\
    );
\brick_lives[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__10_n_0\
    );
\brick_lives[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__10_n_0\
    );
\brick_lives[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__10_n_0\,
      O => \brick_lives[6]_i_1__10_n_0\
    );
\brick_lives[7]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives_reg_n_0_[6]\,
      I2 => \brick_lives[7]_i_4__10_n_0\,
      O => \brick_lives[7]_i_2__10_n_0\
    );
\brick_lives[7]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives_reg_n_0_[6]\,
      I2 => \brick_lives[7]_i_4__10_n_0\,
      O => brick_p13
    );
\brick_lives[7]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__10_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__10_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__10_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__10_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__10_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__10_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__10_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__10_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__10_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_13 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \brick_lives_reg[7]_3\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    brickscore_i_55_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[4]_INST_0_i_20\ : in STD_LOGIC;
    brick_p13 : in STD_LOGIC;
    brickscore_i_59_0 : in STD_LOGIC;
    brickscore_i_59_1 : in STD_LOGIC;
    brickscore_i_65_0 : in STD_LOGIC;
    brickscore_i_65_1 : in STD_LOGIC;
    brickscore_i_65_2 : in STD_LOGIC;
    brickscore_i_65_3 : in STD_LOGIC;
    brickscore_i_67_0 : in STD_LOGIC;
    brickscore_i_67_1 : in STD_LOGIC;
    brickscore_i_67_2 : in STD_LOGIC;
    brickscore_i_67_3 : in STD_LOGIC;
    brick_p5 : in STD_LOGIC;
    brickscore_i_68 : in STD_LOGIC;
    brick_p6 : in STD_LOGIC;
    brickscore_i_68_0 : in STD_LOGIC;
    brickscore_i_68_1 : in STD_LOGIC;
    brick_p10 : in STD_LOGIC;
    brickscore_i_87 : in STD_LOGIC;
    brickscore_i_87_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_13 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_13;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_13 is
  signal \brick_lives[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_3\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal brickscore_i_55_n_0 : STD_LOGIC;
  signal brickscore_i_55_n_1 : STD_LOGIC;
  signal brickscore_i_55_n_2 : STD_LOGIC;
  signal brickscore_i_55_n_3 : STD_LOGIC;
  signal brickscore_i_59_n_0 : STD_LOGIC;
  signal brickscore_i_59_n_2 : STD_LOGIC;
  signal brickscore_i_59_n_3 : STD_LOGIC;
  signal brickscore_i_59_n_5 : STD_LOGIC;
  signal brickscore_i_59_n_6 : STD_LOGIC;
  signal brickscore_i_59_n_7 : STD_LOGIC;
  signal brickscore_i_63_n_0 : STD_LOGIC;
  signal brickscore_i_64_n_0 : STD_LOGIC;
  signal brickscore_i_65_n_0 : STD_LOGIC;
  signal brickscore_i_71_n_0 : STD_LOGIC;
  signal brickscore_i_72_n_0 : STD_LOGIC;
  signal brickscore_i_73_n_0 : STD_LOGIC;
  signal brickscore_i_76_n_0 : STD_LOGIC;
  signal brickscore_i_81_n_0 : STD_LOGIC;
  signal brickscore_i_82_n_0 : STD_LOGIC;
  signal brickscore_i_88_n_0 : STD_LOGIC;
  signal brickscore_i_97_n_0 : STD_LOGIC;
  signal NLW_brickscore_i_54_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_brickscore_i_54_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brickscore_i_59_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_brickscore_i_59_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__11\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__11\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of brickscore_i_81 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of brickscore_i_97 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_9\ : label is "soft_lutpair55";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
  \brick_lives_reg[7]_3\ <= \^brick_lives_reg[7]_3\;
\brick_lives[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__11_n_0\
    );
\brick_lives[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__11_n_0\
    );
\brick_lives[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__11_n_0\
    );
\brick_lives[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__11_n_0\
    );
\brick_lives[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__11_n_0\
    );
\brick_lives[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__11_n_0\
    );
\brick_lives[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__13_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__11_n_0\
    );
\brick_lives[7]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__13_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__11_n_0\
    );
\brick_lives[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__13_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__11_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__11_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__11_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__11_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__11_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__11_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__11_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__11_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_55_n_0,
      CO(3 downto 1) => NLW_brickscore_i_54_CO_UNCONNECTED(3 downto 1),
      CO(0) => brickscore_i_55_0(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_brickscore_i_54_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
brickscore_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_33(0),
      CO(3) => brickscore_i_55_n_0,
      CO(2) => brickscore_i_55_n_1,
      CO(1) => brickscore_i_55_n_2,
      CO(0) => brickscore_i_55_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O(3 downto 0),
      S(3) => brickscore_i_59_n_0,
      S(2) => brickscore_i_59_n_5,
      S(1) => brickscore_i_59_n_6,
      S(0) => brickscore_i_59_n_7
    );
brickscore_i_59: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => brickscore_i_59_n_0,
      CO(2) => NLW_brickscore_i_59_CO_UNCONNECTED(2),
      CO(1) => brickscore_i_59_n_2,
      CO(0) => brickscore_i_59_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_brickscore_i_59_O_UNCONNECTED(3),
      O(2) => brickscore_i_59_n_5,
      O(1) => brickscore_i_59_n_6,
      O(0) => brickscore_i_59_n_7,
      S(3) => '1',
      S(2) => brickscore_i_63_n_0,
      S(1) => brickscore_i_64_n_0,
      S(0) => brickscore_i_65_n_0
    );
brickscore_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F8FF78FF7F77F"
    )
        port map (
      I0 => brickscore_i_71_n_0,
      I1 => brickscore_i_72_n_0,
      I2 => brickscore_i_73_n_0,
      I3 => brickscore_i_59_0,
      I4 => brickscore_i_59_1,
      I5 => brickscore_i_76_n_0,
      O => brickscore_i_63_n_0
    );
brickscore_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => brickscore_i_59_0,
      I1 => brickscore_i_59_1,
      I2 => brickscore_i_73_n_0,
      I3 => brickscore_i_76_n_0,
      I4 => brickscore_i_71_n_0,
      I5 => brickscore_i_72_n_0,
      O => brickscore_i_64_n_0
    );
brickscore_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => brickscore_i_72_n_0,
      I1 => brickscore_i_71_n_0,
      O => brickscore_i_65_n_0
    );
brickscore_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => brickscore_i_65_0,
      I1 => \^brick_lives_reg[7]_2\,
      I2 => brickscore_i_65_1,
      I3 => brickscore_i_81_n_0,
      I4 => brickscore_i_82_n_0,
      O => S(0)
    );
brickscore_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696966996"
    )
        port map (
      I0 => brickscore_i_65_2,
      I1 => brickscore_i_65_3,
      I2 => brickscore_i_88_n_0,
      I3 => brickscore_i_65_0,
      I4 => \^brick_lives_reg[7]_2\,
      I5 => brickscore_i_81_n_0,
      O => brickscore_i_71_n_0
    );
brickscore_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => brickscore_i_65_0,
      I1 => \^brick_lives_reg[7]_2\,
      I2 => brickscore_i_65_1,
      I3 => brickscore_i_81_n_0,
      I4 => brickscore_i_82_n_0,
      O => brickscore_i_72_n_0
    );
brickscore_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => brickscore_i_88_n_0,
      I1 => brickscore_i_65_2,
      I2 => brickscore_i_65_3,
      O => brickscore_i_73_n_0
    );
brickscore_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF69FF"
    )
        port map (
      I0 => brickscore_i_65_2,
      I1 => brickscore_i_65_3,
      I2 => brickscore_i_88_n_0,
      I3 => brickscore_i_65_0,
      I4 => \^brick_lives_reg[7]_2\,
      I5 => brickscore_i_81_n_0,
      O => brickscore_i_76_n_0
    );
brickscore_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => brickscore_i_97_n_0,
      I1 => brick_p5,
      I2 => brickscore_i_68,
      I3 => brick_p6,
      I4 => brickscore_i_68_0,
      I5 => brickscore_i_68_1,
      O => \^brick_lives_reg[7]_2\
    );
brickscore_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \^brick_lives_reg[7]_3\,
      I1 => brickscore_i_67_0,
      I2 => brickscore_i_67_1,
      I3 => brickscore_i_67_2,
      I4 => brickscore_i_67_3,
      O => brickscore_i_81_n_0
    );
brickscore_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => brickscore_i_97_n_0,
      I1 => brick_p5,
      I2 => brickscore_i_68,
      I3 => brick_p6,
      I4 => brickscore_i_68_0,
      I5 => brickscore_i_68_1,
      O => brickscore_i_82_n_0
    );
brickscore_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE11EE11E0000"
    )
        port map (
      I0 => \^brick_lives_reg[7]_3\,
      I1 => brickscore_i_67_0,
      I2 => brickscore_i_67_1,
      I3 => brickscore_i_67_2,
      I4 => brickscore_i_67_3,
      I5 => brickscore_i_82_n_0,
      O => brickscore_i_88_n_0
    );
brickscore_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p10,
      I2 => brickscore_i_87,
      I3 => brick_p13,
      I4 => brickscore_i_87_0,
      O => \^brick_lives_reg[7]_3\
    );
brickscore_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^brick_lives_reg[7]_3\,
      I1 => brickscore_i_67_0,
      O => brickscore_i_97_n_0
    );
\brickstaken[1]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[4]_INST_0_i_20\,
      I2 => brick_p13,
      O => \brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[2]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__13_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_14 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brick_p13 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_15\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_14 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_14;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_14 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__12\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_4__11\ : label is "soft_lutpair58";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => '0',
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => '1',
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \_carry__1_0\(1 downto 0),
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_1\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_0\(1 downto 0)
    );
\brick_lives[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__12_n_0\
    );
\brick_lives[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__12_n_0\
    );
\brick_lives[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__12_n_0\
    );
\brick_lives[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__12_n_0\
    );
\brick_lives[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__12_n_0\
    );
\brick_lives[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__12_n_0\
    );
\brick_lives[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_5__5_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__12_n_0\
    );
\brick_lives[7]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_5__5_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__12_n_0\
    );
\brick_lives[7]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_5__5_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brick_lives[7]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_5__5_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__12_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__12_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__12_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[4]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p13,
      I2 => \brickstaken[4]_INST_0_i_15\,
      O => \brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[2]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_15 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_51 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_15 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_15;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_15 is
  signal \brick_lives[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__13\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__13\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__13\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__14\ : label is "soft_lutpair61";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
\brick_lives[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__13_n_0\
    );
\brick_lives[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__13_n_0\
    );
\brick_lives[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__13_n_0\
    );
\brick_lives[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__13_n_0\
    );
\brick_lives[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__13_n_0\
    );
\brick_lives[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__13_n_0\
    );
\brick_lives[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__12_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__13_n_0\
    );
\brick_lives[7]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__12_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__13_n_0\
    );
\brick_lives[7]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__12_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brick_lives[7]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__12_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__13_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__13_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__13_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => O(0),
      I2 => brickscore_i_51,
      O => S(0)
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_16 is
  port (
    \direction_reg[2]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brickstaken[4]_INST_0_i_13\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brickstaken[4]_INST_0_i_5\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_4\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_4_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_4_1\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_4_2\ : in STD_LOGIC;
    brick_p18 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_7\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_16 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_16;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_16 is
  signal \brick_lives[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__27_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__14\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__14\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__27\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__28\ : label is "soft_lutpair64";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
\brick_lives[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__14_n_0\
    );
\brick_lives[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      O => \brick_lives[1]_i_1__14_n_0\
    );
\brick_lives[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__14_n_0\
    );
\brick_lives[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__14_n_0\
    );
\brick_lives[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__14_n_0\
    );
\brick_lives[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__14_n_0\
    );
\brick_lives[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__13_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__14_n_0\
    );
\brick_lives[7]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__13_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[7]_i_2__27_n_0\
    );
\brick_lives[7]_i_3__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__13_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brick_lives[7]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__13_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__14_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__14_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__27_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[4]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => \brickstaken[4]_INST_0_i_5\,
      I2 => \brickstaken[4]_INST_0_i_5_0\,
      O => \brickstaken[4]_INST_0_i_13\
    );
\brickstaken[4]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => \brickstaken[4]_INST_0_i_4\,
      I2 => \brickstaken[4]_INST_0_i_4_0\,
      I3 => \brickstaken[4]_INST_0_i_4_1\,
      I4 => \brickstaken[4]_INST_0_i_4_2\,
      O => \^brick_lives_reg[7]_1\
    );
\brickstaken[4]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p18,
      I2 => \brickstaken[4]_INST_0_i_7\,
      O => \^brick_lives_reg[7]_2\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[1]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\y_delta_reg[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => \y_delta_reg[9]_i_12\(0),
      I2 => \y_delta_reg[9]_i_12_0\(0),
      I3 => Q(0),
      O => \direction_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_17 is
  port (
    brick_p18 : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    brickscore_i_62_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_62_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    brickscore_i_56_0 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_20\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    brickscore_i_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_51_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_17 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_17;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_17 is
  signal \brick_lives[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p18\ : STD_LOGIC;
  signal brickscore_i_33_n_0 : STD_LOGIC;
  signal brickscore_i_33_n_1 : STD_LOGIC;
  signal brickscore_i_33_n_2 : STD_LOGIC;
  signal brickscore_i_33_n_3 : STD_LOGIC;
  signal brickscore_i_51_n_0 : STD_LOGIC;
  signal brickscore_i_51_n_1 : STD_LOGIC;
  signal brickscore_i_51_n_2 : STD_LOGIC;
  signal brickscore_i_51_n_3 : STD_LOGIC;
  signal brickscore_i_56_n_1 : STD_LOGIC;
  signal brickscore_i_56_n_2 : STD_LOGIC;
  signal brickscore_i_56_n_3 : STD_LOGIC;
  signal brickscore_i_57_n_0 : STD_LOGIC;
  signal brickscore_i_61_n_0 : STD_LOGIC;
  signal \^brickscore_i_62_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal brickscore_i_62_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_brickscore_i_32_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brickscore_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__15\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__15\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__14\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__15\ : label is "soft_lutpair67";
begin
  brick_p18 <= \^brick_p18\;
  brickscore_i_62_1(0) <= \^brickscore_i_62_1\(0);
\brick_lives[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__15_n_0\
    );
\brick_lives[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      O => \brick_lives[1]_i_1__15_n_0\
    );
\brick_lives[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__15_n_0\
    );
\brick_lives[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__15_n_0\
    );
\brick_lives[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__15_n_0\
    );
\brick_lives[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__15_n_0\
    );
\brick_lives[6]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__14_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__15_n_0\
    );
\brick_lives[7]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__14_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__14_n_0\
    );
\brick_lives[7]_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__14_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p18\
    );
\brick_lives[7]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__14_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__15_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__15_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__14_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_33_n_0,
      CO(3 downto 2) => NLW_brickscore_i_32_CO_UNCONNECTED(3 downto 2),
      CO(1) => CO(0),
      CO(0) => NLW_brickscore_i_32_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_brickscore_i_32_O_UNCONNECTED(3 downto 1),
      O(0) => brickscore1(8),
      S(3 downto 1) => B"001",
      S(0) => brickscore_i_13(0)
    );
brickscore_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_51_n_0,
      CO(3) => brickscore_i_33_n_0,
      CO(2) => brickscore_i_33_n_1,
      CO(1) => brickscore_i_33_n_2,
      CO(0) => brickscore_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => brickscore1(7 downto 4),
      S(3 downto 0) => brickscore_i_19(3 downto 0)
    );
brickscore_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brickscore_i_51_n_0,
      CO(2) => brickscore_i_51_n_1,
      CO(1) => brickscore_i_51_n_2,
      CO(0) => brickscore_i_51_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_0_in__0\(1),
      DI(0) => '0',
      O(3 downto 0) => brickscore1(3 downto 0),
      S(3 downto 2) => \p_0_in__0\(3 downto 2),
      S(1) => brickscore_i_57_n_0,
      S(0) => S(0)
    );
brickscore_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brickscore_i_62_0(0),
      CO(2) => brickscore_i_56_n_1,
      CO(1) => brickscore_i_56_n_2,
      CO(0) => brickscore_i_56_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => O(1),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__0\(3 downto 1),
      O(0) => \^brickscore_i_62_1\(0),
      S(3 downto 2) => O(3 downto 2),
      S(1) => brickscore_i_61_n_0,
      S(0) => brickscore_i_62_n_0
    );
brickscore_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \brickstaken[4]_INST_0_i_20\,
      I1 => \^brickscore_i_62_1\(0),
      I2 => brickscore_i_51_0,
      I3 => \p_0_in__0\(1),
      O => brickscore_i_57_n_0
    );
brickscore_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \^brick_p18\,
      I1 => O(0),
      I2 => brickscore_i_56_0,
      I3 => O(1),
      O => brickscore_i_61_n_0
    );
brickscore_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_p18\,
      I1 => O(0),
      I2 => brickscore_i_56_0,
      O => brickscore_i_62_n_0
    );
\brickstaken[1]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^brick_p18\,
      I1 => brickscore_i_56_0,
      I2 => \brickstaken[4]_INST_0_i_20\,
      O => \brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_18 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_18 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_18;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_18 is
  signal \brick_lives[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__15_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__16_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__16\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__16\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__16\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__16\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__15\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_14\ : label is "soft_lutpair70";
begin
\brick_lives[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__16_n_0\
    );
\brick_lives[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__16_n_0\
    );
\brick_lives[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__16_n_0\
    );
\brick_lives[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__16_n_0\
    );
\brick_lives[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__16_n_0\
    );
\brick_lives[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__16_n_0\
    );
\brick_lives[6]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__16_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__16_n_0\
    );
\brick_lives[7]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__16_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__15_n_0\
    );
\brick_lives[7]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__16_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__16_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__16_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__15_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__16_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_19 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brickstaken[4]_INST_0_i_10_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brickstaken[4]_INST_0_i_10_1\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[1]\ : in STD_LOGIC;
    \brickstaken[1]_0\ : in STD_LOGIC;
    \brickstaken[1]_1\ : in STD_LOGIC;
    \brickstaken[1]_INST_0_i_5_0\ : in STD_LOGIC;
    \brickstaken[1]_INST_0_i_5_1\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_12\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_12_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_12_1\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_12_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_19 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_19;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_19 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__17_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__16_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__15_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \brickstaken[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__17\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__17\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__17\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__17\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__16\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_8\ : label is "soft_lutpair73";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => '0',
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \_carry__1_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_1\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_0\(1 downto 0)
    );
\brick_lives[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__17_n_0\
    );
\brick_lives[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__17_n_0\
    );
\brick_lives[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__17_n_0\
    );
\brick_lives[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__17_n_0\
    );
\brick_lives[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__17_n_0\
    );
\brick_lives[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__17_n_0\
    );
\brick_lives[6]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__15_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__17_n_0\
    );
\brick_lives[7]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__15_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__16_n_0\
    );
\brick_lives[7]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__15_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__17_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__17_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__16_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \brickstaken[1]\,
      I1 => \^brick_lives_reg[7]_1\,
      I2 => \brickstaken[1]_0\,
      I3 => \brickstaken[1]_1\,
      I4 => \brickstaken[4]_INST_0_i_10_n_0\,
      O => \brickstaken[4]_INST_0_i_10_0\
    );
\brickstaken[4]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => \brickstaken[1]_INST_0_i_5_0\,
      I2 => \brickstaken[1]_INST_0_i_5_1\,
      O => \brickstaken[4]_INST_0_i_10_n_0\
    );
\brickstaken[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \brickstaken[1]\,
      I1 => \^brick_lives_reg[7]_1\,
      I2 => \brickstaken[1]_0\,
      I3 => \brickstaken[1]_1\,
      I4 => \brickstaken[4]_INST_0_i_10_n_0\,
      O => \brickstaken[4]_INST_0_i_10_1\
    );
\brickstaken[4]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006969FF"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[4]_INST_0_i_12_0\,
      I2 => \brickstaken[4]_INST_0_i_12\,
      I3 => \brickstaken[4]_INST_0_i_12_1\,
      I4 => \brickstaken[4]_INST_0_i_12_2\,
      O => \^brick_lives_reg[7]_2\
    );
\brickstaken[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[4]_INST_0_i_12\,
      I2 => \brickstaken[4]_INST_0_i_12_0\,
      I3 => \brickstaken[4]_INST_0_i_5\,
      I4 => \brickstaken[4]_INST_0_i_5_0\,
      O => \^brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[2]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(1)
    );
\rgb_next[18]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__15_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_2 is
  port (
    brick_p3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_2 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_2;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_2 is
  signal \brick_lives[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_12\ : label is "soft_lutpair14";
begin
\brick_lives[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__1_n_0\
    );
\brick_lives[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__1_n_0\
    );
\brick_lives[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__1_n_0\
    );
\brick_lives[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__1_n_0\
    );
\brick_lives[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__1_n_0\
    );
\brick_lives[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__1_n_0\
    );
\brick_lives[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__3_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__1_n_0\
    );
\brick_lives[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__3_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__1_n_0\
    );
\brick_lives[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__3_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__1_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__1_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__1_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__1_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[4]_i_1__1_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__1_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__1_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__1_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__3_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => brick_p3
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_20 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[0]\ : in STD_LOGIC;
    \brickstaken[0]_0\ : in STD_LOGIC;
    \brickstaken[0]_1\ : in STD_LOGIC;
    \brickstaken[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_20 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_20;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_20 is
  signal \brick_lives[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__18_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__17_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__17_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__18\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__18\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__18\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__18\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__17\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_9\ : label is "soft_lutpair76";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
\brick_lives[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__18_n_0\
    );
\brick_lives[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__18_n_0\
    );
\brick_lives[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__18_n_0\
    );
\brick_lives[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__18_n_0\
    );
\brick_lives[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__18_n_0\
    );
\brick_lives[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__18_n_0\
    );
\brick_lives[6]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__17_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__18_n_0\
    );
\brick_lives[7]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__17_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__17_n_0\
    );
\brick_lives[7]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__17_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__18_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__18_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__17_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[0]\,
      I2 => \brickstaken[0]_0\,
      I3 => \brickstaken[0]_1\,
      I4 => \brickstaken[0]_2\,
      O => \brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[18]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__17_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_21 is
  port (
    \pixel_x[8]\ : out STD_LOGIC;
    brick_p22 : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[18]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[18]_INST_0_i_1_0\ : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brick_p23 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_81 : in STD_LOGIC;
    brickscore_i_81_0 : in STD_LOGIC;
    brick_p : in STD_LOGIC;
    brickscore_i_81_1 : in STD_LOGIC;
    brickscore_i_81_2 : in STD_LOGIC;
    brickscore_i_83 : in STD_LOGIC;
    \brickstaken[0]\ : in STD_LOGIC;
    brickscore_i_83_0 : in STD_LOGIC;
    \brickstaken[0]_0\ : in STD_LOGIC;
    \brickstaken[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_21 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_21;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_21 is
  signal \brick_lives[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__19_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__18_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__18_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p22\ : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__19\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__19\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__19\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__19\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__18\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_17\ : label is "soft_lutpair79";
begin
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  brick_p22 <= \^brick_p22\;
\brick_lives[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__19_n_0\
    );
\brick_lives[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      O => \brick_lives[1]_i_1__19_n_0\
    );
\brick_lives[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__19_n_0\
    );
\brick_lives[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__19_n_0\
    );
\brick_lives[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__19_n_0\
    );
\brick_lives[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__19_n_0\
    );
\brick_lives[6]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__18_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__19_n_0\
    );
\brick_lives[7]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__18_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__18_n_0\
    );
\brick_lives[7]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__18_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__19_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__19_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__18_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFE78EAF50187150"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => brickscore_i_81,
      I2 => brickscore_i_81_0,
      I3 => brick_p,
      I4 => brickscore_i_81_1,
      I5 => brickscore_i_81_2,
      O => \brick_lives_reg[7]_0\
    );
brickscore_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^brick_p22\,
      I1 => brick_p23,
      I2 => brickscore_i_83,
      I3 => \brickstaken[0]\,
      I4 => brickscore_i_83_0,
      O => \^brick_lives_reg[7]_1\
    );
\brickstaken[1]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__18_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p22\
    );
\brickstaken[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^brick_p22\,
      I1 => brick_p23,
      I2 => \brickstaken[0]\,
      I3 => \brickstaken[0]_0\,
      I4 => \brickstaken[0]_1\,
      O => \brick_lives_reg[7]_2\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(0)
    );
\rgb_next[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_1\,
      I1 => \^brick_p22\,
      I2 => \rgb_next[18]_INST_0_i_1_0\,
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => brick_p23,
      O => \pixel_x[8]\
    );
\y_delta_reg[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => \y_delta_reg[9]_i_9\(0),
      I3 => \y_delta_reg[9]_i_9_0\(0),
      O => \direction_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_22 is
  port (
    \direction_reg[2]_0\ : out STD_LOGIC;
    brick_p23 : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_22 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_22;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_22 is
  signal \brick_lives[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__20_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__19_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__19_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__20\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__20\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__20\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__20\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__19\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_18\ : label is "soft_lutpair82";
begin
\brick_lives[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__20_n_0\
    );
\brick_lives[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__20_n_0\
    );
\brick_lives[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__20_n_0\
    );
\brick_lives[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__20_n_0\
    );
\brick_lives[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__20_n_0\
    );
\brick_lives[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__20_n_0\
    );
\brick_lives[6]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__19_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__20_n_0\
    );
\brick_lives[7]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__19_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__19_n_0\
    );
\brick_lives[7]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__19_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__20_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__20_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__19_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__19_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => brick_p23
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[1]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\y_delta_reg[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => \y_delta_reg[9]_i_14\(0),
      I2 => Q(0),
      I3 => \y_delta_reg[9]_i_14_0\(0),
      O => \direction_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_23 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    brickscore_i_96_0 : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    brickscore_i_95 : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \brick_lives_reg[7]_3\ : out STD_LOGIC;
    \brickstaken[4]_INST_0_i_20\ : out STD_LOGIC;
    \brick_lives_reg[7]_4\ : out STD_LOGIC;
    \brick_lives_reg[7]_5\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    brickscore_i_92 : in STD_LOGIC;
    brick_p22 : in STD_LOGIC;
    brick_p23 : in STD_LOGIC;
    brickscore_i_92_0 : in STD_LOGIC;
    brickscore_i_71 : in STD_LOGIC;
    brickscore_i_71_0 : in STD_LOGIC;
    brickscore_i_71_1 : in STD_LOGIC;
    brickscore_i_71_2 : in STD_LOGIC;
    brickscore_i_64 : in STD_LOGIC;
    brick_p : in STD_LOGIC;
    brickscore_i_64_0 : in STD_LOGIC;
    brickscore_i_64_1 : in STD_LOGIC;
    brickscore_i_93_0 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_5_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_2\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_2_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_10\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_10_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_23 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_23;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_23 is
  signal \brick_lives[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__21_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__20_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__20_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_3\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_4\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal brickscore_i_89_n_0 : STD_LOGIC;
  signal brickscore_i_90_n_0 : STD_LOGIC;
  signal brickscore_i_96_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[0]_i_1__21\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__21\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__21\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__21\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__20\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of brickscore_i_100 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of brickscore_i_90 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_6\ : label is "soft_lutpair86";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_3\ <= \^brick_lives_reg[7]_3\;
  \brick_lives_reg[7]_4\ <= \^brick_lives_reg[7]_4\;
\brick_lives[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__21_n_0\
    );
\brick_lives[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__21_n_0\
    );
\brick_lives[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__21_n_0\
    );
\brick_lives[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__21_n_0\
    );
\brick_lives[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__21_n_0\
    );
\brick_lives[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__21_n_0\
    );
\brick_lives[6]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__20_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__21_n_0\
    );
\brick_lives[7]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__20_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__20_n_0\
    );
\brick_lives[7]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__20_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__21_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__21_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__20_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7718EE7"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brickscore_i_92,
      I2 => brick_p22,
      I3 => brick_p23,
      I4 => brickscore_i_92_0,
      O => \^brick_lives_reg[7]_3\
    );
brickscore_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FDD0F4FDFFF4FD"
    )
        port map (
      I0 => brickscore_i_64,
      I1 => brick_p,
      I2 => brickscore_i_64_0,
      I3 => brickscore_i_64_1,
      I4 => brickscore_i_89_n_0,
      I5 => brickscore_i_90_n_0,
      O => \brick_lives_reg[7]_2\
    );
brickscore_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0EEF0E0000"
    )
        port map (
      I0 => brickscore_i_71,
      I1 => brickscore_i_71_0,
      I2 => \^brick_lives_reg[7]_1\,
      I3 => brickscore_i_71_1,
      I4 => brickscore_i_71_2,
      I5 => brickscore_i_96_n_0,
      O => brickscore_i_96_0
    );
brickscore_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0E10F110F1EF0E"
    )
        port map (
      I0 => brickscore_i_71,
      I1 => brickscore_i_71_0,
      I2 => \^brick_lives_reg[7]_1\,
      I3 => brickscore_i_71_1,
      I4 => brickscore_i_96_n_0,
      I5 => brickscore_i_71_2,
      O => brickscore_i_95
    );
brickscore_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D755505453405"
    )
        port map (
      I0 => \^brick_lives_reg[7]_3\,
      I1 => brickscore_i_64_1,
      I2 => brickscore_i_64_0,
      I3 => brick_p,
      I4 => brickscore_i_64,
      I5 => brickscore_i_93_0,
      O => brickscore_i_89_n_0
    );
brickscore_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088E0008"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brickscore_i_92,
      I2 => brick_p22,
      I3 => brick_p23,
      I4 => brickscore_i_92_0,
      O => brickscore_i_90_n_0
    );
brickscore_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D99926992666D9"
    )
        port map (
      I0 => brickscore_i_64,
      I1 => brick_p,
      I2 => brickscore_i_64_0,
      I3 => brickscore_i_64_1,
      I4 => brickscore_i_90_n_0,
      I5 => brickscore_i_89_n_0,
      O => \^brick_lives_reg[7]_1\
    );
brickscore_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BD22D0BD2F44BD2"
    )
        port map (
      I0 => brickscore_i_64,
      I1 => brick_p,
      I2 => brickscore_i_64_0,
      I3 => brickscore_i_64_1,
      I4 => brickscore_i_89_n_0,
      I5 => brickscore_i_90_n_0,
      O => brickscore_i_96_n_0
    );
\brickstaken[4]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^brick_lives_reg[7]_4\,
      I1 => \brickstaken[4]_INST_0_i_5\,
      I2 => \brickstaken[4]_INST_0_i_5_0\,
      O => \brickstaken[4]_INST_0_i_20\
    );
\brickstaken[4]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p23,
      I2 => brick_p22,
      I3 => \brickstaken[4]_INST_0_i_10\,
      I4 => \brickstaken[4]_INST_0_i_10_0\,
      O => \^brick_lives_reg[7]_4\
    );
\brickstaken[4]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p23,
      I2 => brick_p22,
      I3 => \brickstaken[4]_INST_0_i_2\,
      I4 => \brickstaken[4]_INST_0_i_2_0\,
      O => \brick_lives_reg[7]_5\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[18]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__20_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_24 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p25 : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    brickscore_i_70_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \brickstaken[1]_INST_0_i_4\ : in STD_LOGIC;
    brick_p26 : in STD_LOGIC;
    brickscore_i_60_0 : in STD_LOGIC;
    brickscore_i_60_1 : in STD_LOGIC;
    brickscore_i_62 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_24 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_24;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_24 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__22_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__21_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p25\ : STD_LOGIC;
  signal brickscore_i_60_n_1 : STD_LOGIC;
  signal brickscore_i_60_n_2 : STD_LOGIC;
  signal brickscore_i_60_n_3 : STD_LOGIC;
  signal brickscore_i_70_n_0 : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__22\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__22\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__22\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__22\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__21\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__21\ : label is "soft_lutpair90";
  attribute HLUTNM : string;
  attribute HLUTNM of brickscore_i_66 : label is "lutpair4";
  attribute HLUTNM of brickscore_i_70 : label is "lutpair4";
begin
  \brick_lives_reg[7]_1\(0) <= \^brick_lives_reg[7]_1\(0);
  brick_p25 <= \^brick_p25\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => '0',
      DI(2) => DI(0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \_carry__1_0\(1),
      DI(1) => '0',
      DI(0) => \_carry__1_0\(0),
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_1\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_0\(1 downto 0)
    );
\brick_lives[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__22_n_0\
    );
\brick_lives[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__22_n_0\
    );
\brick_lives[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__22_n_0\
    );
\brick_lives[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__22_n_0\
    );
\brick_lives[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__22_n_0\
    );
\brick_lives[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__22_n_0\
    );
\brick_lives[6]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_5__6_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__22_n_0\
    );
\brick_lives[7]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_5__6_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__21_n_0\
    );
\brick_lives[7]_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_5__6_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p25\
    );
\brick_lives[7]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_5__6_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__22_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__22_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__21_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brickscore_i_70_0(0),
      CO(2) => brickscore_i_60_n_1,
      CO(1) => brickscore_i_60_n_2,
      CO(0) => brickscore_i_60_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^brick_lives_reg[7]_1\(0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => brickscore_i_62(2 downto 0),
      S(0) => brickscore_i_70_n_0
    );
brickscore_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^brick_p25\,
      I1 => brickscore_i_60_0,
      I2 => brickscore_i_60_1,
      O => \^brick_lives_reg[7]_1\(0)
    );
brickscore_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_p25\,
      I1 => brickscore_i_60_0,
      I2 => brickscore_i_60_1,
      O => brickscore_i_70_n_0
    );
\brickstaken[1]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_p25\,
      I1 => \brickstaken[1]_INST_0_i_4\,
      I2 => brick_p26,
      O => \brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[2]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_25 is
  port (
    \pixel_x[2]\ : out STD_LOGIC;
    brick_p26 : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC;
    \rgb_next[8]_INST_0_i_2\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_2_0\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_2_1\ : in STD_LOGIC;
    \y_delta_reg[9]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_delta_reg[9]_i_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_delta_reg[9]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_25 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_25;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_25 is
  signal \brick_lives[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__23_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__22_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__16_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p26\ : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__23\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__23\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__23\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__23\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__22\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__22\ : label is "soft_lutpair93";
begin
  brick_p26 <= \^brick_p26\;
\brick_lives[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__23_n_0\
    );
\brick_lives[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__23_n_0\
    );
\brick_lives[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__23_n_0\
    );
\brick_lives[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__23_n_0\
    );
\brick_lives[4]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__23_n_0\
    );
\brick_lives[5]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__23_n_0\
    );
\brick_lives[6]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__16_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__23_n_0\
    );
\brick_lives[7]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__16_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__22_n_0\
    );
\brick_lives[7]_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__16_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p26\
    );
\brick_lives[7]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__16_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__23_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__23_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__22_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\rgb_next[8]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \rgb_next[8]_INST_0_i_2\,
      I1 => \^brick_p26\,
      I2 => \rgb_next[8]_INST_0_i_2_0\,
      I3 => \rgb_next[8]_INST_0_i_2_1\,
      O => \pixel_x[2]\
    );
\y_delta_reg[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => \y_delta_reg[9]_i_11\(0),
      I2 => Q(0),
      I3 => \y_delta_reg[9]_i_13\(0),
      O => \direction_reg[1]_0\
    );
\y_delta_reg[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => \y_delta_reg[9]_i_13_0\(0),
      I2 => Q(1),
      I3 => \y_delta_reg[9]_i_13\(1),
      O => \direction_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_26 is
  port (
    \direction_reg[1]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5\ : in STD_LOGIC;
    \y_delta_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_11_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_11_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_11_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_11_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p26 : in STD_LOGIC;
    brick_p25 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_26 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_26;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_26 is
  signal \brick_lives[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__24_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__23_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__17_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_17_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__23\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__23\ : label is "soft_lutpair96";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
\brick_lives[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__24_n_0\
    );
\brick_lives[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__24_n_0\
    );
\brick_lives[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__24_n_0\
    );
\brick_lives[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__24_n_0\
    );
\brick_lives[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__24_n_0\
    );
\brick_lives[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__24_n_0\
    );
\brick_lives[6]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__17_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__24_n_0\
    );
\brick_lives[7]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__17_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__23_n_0\
    );
\brick_lives[7]_i_3__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__17_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brick_lives[7]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__17_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__24_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__24_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__23_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[4]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p26,
      I2 => brick_p25,
      O => \brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(0)
    );
\y_delta_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_delta_reg[9]_i_17_n_0\,
      I1 => \y_delta_reg[9]_i_5\,
      I2 => \y_delta_reg[9]_i_5_0\(0),
      I3 => Q(0),
      I4 => \y_delta_reg[9]_i_5_1\(0),
      I5 => \y_delta_reg[9]_i_5_2\(0),
      O => \direction_reg[1]_0\
    );
\y_delta_reg[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => \y_delta_reg[9]_i_11_0\(0),
      I2 => \y_delta_reg[9]_i_11_1\(0),
      I3 => \y_delta_reg[9]_i_11_2\(0),
      I4 => \y_delta_reg[9]_i_11_3\(0),
      I5 => \y_delta_reg[9]_i_11_4\(0),
      O => \y_delta_reg[9]_i_17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_27 is
  port (
    \direction_reg[1]_0\ : out STD_LOGIC;
    brick_p28 : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brickstaken[4]_INST_0_i_15\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brickstaken[4]_INST_0_i_21\ : in STD_LOGIC;
    brickscore_i_70 : in STD_LOGIC;
    brickscore_i_70_0 : in STD_LOGIC;
    brick_p26 : in STD_LOGIC;
    \brickstaken[4]\ : in STD_LOGIC;
    \brickstaken[4]_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_11\ : in STD_LOGIC;
    brick_p22 : in STD_LOGIC;
    brick_p23 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_11_0\ : in STD_LOGIC;
    brick_p : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_27 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_27;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_27 is
  signal \brick_lives[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__25_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__24_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__18_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p28\ : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__25\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__25\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__25\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__25\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__24\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__24\ : label is "soft_lutpair98";
begin
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
  brick_p28 <= \^brick_p28\;
\brick_lives[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__25_n_0\
    );
\brick_lives[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__25_n_0\
    );
\brick_lives[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__25_n_0\
    );
\brick_lives[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__25_n_0\
    );
\brick_lives[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__25_n_0\
    );
\brick_lives[5]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__25_n_0\
    );
\brick_lives[6]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__18_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__25_n_0\
    );
\brick_lives[7]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__18_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__24_n_0\
    );
\brick_lives[7]_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__18_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p28\
    );
\brick_lives[7]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__18_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__25_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__25_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__24_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^brick_p28\,
      I1 => \brickstaken[4]_INST_0_i_21\,
      I2 => brickscore_i_70,
      I3 => brickscore_i_70_0,
      I4 => brick_p26,
      O => \brick_lives_reg[7]_0\
    );
\brickstaken[4]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => \brickstaken[4]_INST_0_i_11\,
      I2 => brick_p22,
      I3 => brick_p23,
      I4 => \brickstaken[4]_INST_0_i_11_0\,
      O => \^brick_lives_reg[7]_1\
    );
\brickstaken[4]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^brick_p28\,
      I1 => \brickstaken[4]_INST_0_i_21\,
      I2 => brick_p,
      O => \^brick_lives_reg[7]_2\
    );
\brickstaken[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => \brickstaken[4]\,
      I2 => \brickstaken[4]_0\,
      O => \brickstaken[4]_INST_0_i_15\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(0)
    );
\y_delta_reg[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => \y_delta_reg[9]_i_10\(0),
      I3 => \y_delta_reg[9]_i_10_0\(0),
      O => \direction_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_28 is
  port (
    \direction_reg[2]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_14_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_28 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_28;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_28 is
  signal \brick_lives[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__26_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__25_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__25_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_21_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__26\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__26\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__26\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__26\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__25\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_9\ : label is "soft_lutpair102";
begin
\brick_lives[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__26_n_0\
    );
\brick_lives[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__26_n_0\
    );
\brick_lives[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__26_n_0\
    );
\brick_lives[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__26_n_0\
    );
\brick_lives[4]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__26_n_0\
    );
\brick_lives[5]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__26_n_0\
    );
\brick_lives[6]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__25_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__26_n_0\
    );
\brick_lives[7]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__25_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__25_n_0\
    );
\brick_lives[7]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__25_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[0]_i_1__26_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[2]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__26_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__25_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[1]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\rgb_next[8]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__25_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives_reg[7]_0\
    );
\y_delta_reg[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_delta_reg[9]_i_21_n_0\,
      I1 => \y_delta_reg[9]_i_6\,
      I2 => Q(0),
      I3 => \y_delta_reg[9]_i_6_0\(0),
      I4 => \y_delta_reg[9]_i_6_1\(0),
      I5 => \y_delta_reg[9]_i_6_2\(0),
      O => \direction_reg[2]_0\
    );
\y_delta_reg[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => \y_delta_reg[9]_i_14_0\(0),
      I2 => \y_delta_reg[9]_i_14_1\(0),
      I3 => \y_delta_reg[9]_i_14_2\(0),
      I4 => \y_delta_reg[9]_i_14_3\(0),
      I5 => \y_delta_reg[9]_i_14_4\(0),
      O => \y_delta_reg[9]_i_21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_3 is
  port (
    \direction_reg[1]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    brickstaken : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \brickstaken[1]_INST_0_i_5\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_1\ : in STD_LOGIC;
    brickstaken_0_sp_1 : in STD_LOGIC;
    \brickstaken[0]_0\ : in STD_LOGIC;
    \brickstaken[0]_1\ : in STD_LOGIC;
    brickstaken_1_sp_1 : in STD_LOGIC;
    brickstaken_2_sp_1 : in STD_LOGIC;
    \brickstaken[2]_0\ : in STD_LOGIC;
    brick_p6 : in STD_LOGIC;
    brick_p5 : in STD_LOGIC;
    \brickstaken[1]_0\ : in STD_LOGIC;
    \brickstaken[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_3 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_3;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_3 is
  signal \brick_lives[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \brickstaken[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^brickstaken[1]_inst_0_i_5\ : STD_LOGIC;
  signal brickstaken_0_sn_1 : STD_LOGIC;
  signal brickstaken_1_sn_1 : STD_LOGIC;
  signal brickstaken_2_sn_1 : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_16\ : label is "soft_lutpair16";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
  \brickstaken[1]_INST_0_i_5\ <= \^brickstaken[1]_inst_0_i_5\;
  brickstaken_0_sn_1 <= brickstaken_0_sp_1;
  brickstaken_1_sn_1 <= brickstaken_1_sp_1;
  brickstaken_2_sn_1 <= brickstaken_2_sp_1;
\brick_lives[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__2_n_0\
    );
\brick_lives[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__2_n_0\
    );
\brick_lives[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__2_n_0\
    );
\brick_lives[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__2_n_0\
    );
\brick_lives[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__2_n_0\
    );
\brick_lives[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__2_n_0\
    );
\brick_lives[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__4_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__2_n_0\
    );
\brick_lives[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__4_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__2_n_0\
    );
\brick_lives[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__4_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__2_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__2_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__2_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[3]_i_1__2_n_0\,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[4]_i_1__2_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__2_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__2_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__2_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \brickstaken[1]_INST_0_i_1_n_0\,
      I1 => brickstaken_0_sn_1,
      I2 => \brickstaken[0]_0\,
      I3 => \brickstaken[0]_1\,
      O => brickstaken(0)
    );
\brickstaken[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24B2DB4D"
    )
        port map (
      I0 => \brickstaken[1]_INST_0_i_1_n_0\,
      I1 => brickstaken_0_sn_1,
      I2 => \brickstaken[0]_0\,
      I3 => \brickstaken[0]_1\,
      I4 => brickstaken_1_sn_1,
      O => brickstaken(1)
    );
\brickstaken[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p6,
      I2 => brick_p5,
      I3 => \brickstaken[1]_0\,
      I4 => \brickstaken[1]_1\,
      O => \brickstaken[1]_INST_0_i_1_n_0\
    );
\brickstaken[1]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__4_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brickstaken[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brickstaken[1]_inst_0_i_5\,
      I1 => brickstaken_2_sn_1,
      I2 => \brickstaken[2]_0\,
      O => brickstaken(2)
    );
\brickstaken[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF4D0400"
    )
        port map (
      I0 => \brickstaken[1]_INST_0_i_1_n_0\,
      I1 => brickstaken_0_sn_1,
      I2 => \brickstaken[0]_0\,
      I3 => \brickstaken[0]_1\,
      I4 => brickstaken_1_sn_1,
      O => \^brickstaken[1]_inst_0_i_5\
    );
\brickstaken[4]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p6,
      I2 => brick_p5,
      O => \brick_lives_reg[7]_1\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(0)
    );
\y_delta_reg[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => \y_delta_reg[9]_i_5\(0),
      I3 => \y_delta_reg[9]_i_5_0\(0),
      I4 => \y_delta_reg[9]_i_5_1\,
      O => \direction_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_4 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixel_x[7]\ : out STD_LOGIC;
    brick_p5 : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \direction_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pixel_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_4_0\ : in STD_LOGIC;
    \y_delta_reg_reg[0]\ : in STD_LOGIC;
    \y_delta_reg_reg[0]_0\ : in STD_LOGIC;
    \y_delta_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_5_3\ : in STD_LOGIC;
    brick_p6 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_10\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_10_0\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_10_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_4 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_4;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_4 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p5\ : STD_LOGIC;
  signal \direction_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_8\ : label is "soft_lutpair22";
begin
  brick_p5 <= \^brick_p5\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => DI(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_carry__1_0\(0),
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_1\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \direction_reg[1]_1\(1 downto 0)
    );
\brick_lives[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__3_n_0\
    );
\brick_lives[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__3_n_0\
    );
\brick_lives[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__3_n_0\
    );
\brick_lives[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__3_n_0\
    );
\brick_lives[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__3_n_0\
    );
\brick_lives[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__3_n_0\
    );
\brick_lives[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_5__4_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__3_n_0\
    );
\brick_lives[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_5__4_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__3_n_0\
    );
\brick_lives[7]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_5__4_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__3_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__3_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__3_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__3_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__3_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__3_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__3_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__3_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_5__4_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p5\
    );
\brickstaken[4]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \^brick_p5\,
      I1 => brick_p6,
      I2 => \brickstaken[4]_INST_0_i_10\,
      I3 => \brickstaken[4]_INST_0_i_10_0\,
      I4 => \brickstaken[4]_INST_0_i_10_1\,
      O => \brick_lives_reg[7]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg_n_0_[1]\
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(0)
    );
\rgb_next[23]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222A"
    )
        port map (
      I0 => \^brick_p5\,
      I1 => pixel_x(2),
      I2 => pixel_x(1),
      I3 => \rgb_next[23]_INST_0_i_4\,
      I4 => pixel_x(0),
      I5 => \rgb_next[23]_INST_0_i_4_0\,
      O => \pixel_x[7]\
    );
\y_delta_reg[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \y_delta_reg[9]_i_9_n_0\,
      I1 => \y_delta_reg_reg[0]\,
      I2 => \y_delta_reg_reg[0]_0\,
      O => \direction_reg[1]_0\
    );
\y_delta_reg[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[1]\,
      I1 => \y_delta_reg[9]_i_5_0\(0),
      I2 => \y_delta_reg[9]_i_5_1\(0),
      I3 => \y_delta_reg[9]_i_5_2\(0),
      I4 => \y_delta_reg[9]_i_5_3\,
      O => \y_delta_reg[9]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_5 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    brick_p6 : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC;
    \direction_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    \y_delta_reg_reg[0]\ : in STD_LOGIC;
    \y_delta_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_delta_reg[9]_i_6_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_5 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_5;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_5 is
  signal \brick_lives[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  signal \^brick_p6\ : STD_LOGIC;
  signal \direction_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_delta_reg[9]_i_12_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \brickstaken[1]_INST_0_i_7\ : label is "soft_lutpair25";
begin
  brick_p6 <= \^brick_p6\;
\brick_lives[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__4_n_0\
    );
\brick_lives[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__4_n_0\
    );
\brick_lives[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__4_n_0\
    );
\brick_lives[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__4_n_0\
    );
\brick_lives[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__4_n_0\
    );
\brick_lives[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__4_n_0\
    );
\brick_lives[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_3__7_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__4_n_0\
    );
\brick_lives[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_3__7_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__4_n_0\
    );
\brick_lives[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_3__7_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__4_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__4_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__4_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__4_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__4_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__4_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__4_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__4_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[1]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_3__7_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_p6\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[1]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg_n_0_[2]\
    );
\rgb_next[23]_INST_0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^brick_p6\,
      I1 => \rgb_next[23]_INST_0_i_4\,
      O => \brick_lives_reg[7]_0\
    );
\y_delta_reg[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \direction_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => \y_delta_reg[9]_i_6_0\(0),
      I3 => \y_delta_reg[9]_i_6_1\(0),
      I4 => \y_delta_reg[9]_i_6_2\,
      O => \y_delta_reg[9]_i_12_n_0\
    );
\y_delta_reg[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \y_delta_reg[9]_i_12_n_0\,
      I1 => \y_delta_reg_reg[0]\,
      I2 => \y_delta_reg_reg[0]_0\,
      O => \direction_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_6 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brick_lives_reg[6]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_11\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_11_0\ : in STD_LOGIC;
    brick_p10 : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_11_1\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_6\ : in STD_LOGIC;
    \brickstaken[4]_INST_0_i_6_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_6 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_6;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_6 is
  signal \brick_lives[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_2\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \brickstaken[4]_INST_0_i_17\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_14\ : label is "soft_lutpair29";
begin
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
  \brick_lives_reg[7]_2\ <= \^brick_lives_reg[7]_2\;
\brick_lives[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__5_n_0\
    );
\brick_lives[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__5_n_0\
    );
\brick_lives[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__5_n_0\
    );
\brick_lives[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__5_n_0\
    );
\brick_lives[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__5_n_0\
    );
\brick_lives[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__5_n_0\
    );
\brick_lives[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__5_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__5_n_0\
    );
\brick_lives[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__5_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__5_n_0\
    );
\brick_lives[7]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__5_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_1\
    );
\brick_lives[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__5_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__5_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__5_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__5_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__5_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__5_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__5_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__5_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__5_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\brickstaken[4]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EE88E8"
    )
        port map (
      I0 => \^brick_lives_reg[7]_2\,
      I1 => \brickstaken[4]_INST_0_i_11\,
      I2 => \brickstaken[4]_INST_0_i_11_0\,
      I3 => brick_p10,
      I4 => \brickstaken[4]_INST_0_i_11_1\,
      O => \brick_lives_reg[6]_0\
    );
\brickstaken[4]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => \brickstaken[4]_INST_0_i_6\,
      I2 => \brickstaken[4]_INST_0_i_6_0\,
      O => \^brick_lives_reg[7]_2\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[23]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => \rgb_next[23]_INST_0_i_4\,
      O => \brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_7 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_7 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_7;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_7 is
  signal \brick_lives[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_1\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__9\ : label is "soft_lutpair32";
begin
  \brick_lives_reg[7]_1\ <= \^brick_lives_reg[7]_1\;
\brick_lives[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__6_n_0\
    );
\brick_lives[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__6_n_0\
    );
\brick_lives[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__6_n_0\
    );
\brick_lives[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__6_n_0\
    );
\brick_lives[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__6_n_0\
    );
\brick_lives[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__6_n_0\
    );
\brick_lives[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__6_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__6_n_0\
    );
\brick_lives[7]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__6_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__6_n_0\
    );
\brick_lives[7]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__6_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_1\
    );
\brick_lives[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__6_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__6_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__6_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__6_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__6_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__6_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__6_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__6_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__6_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
\rgb_next[23]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^brick_lives_reg[7]_1\,
      I1 => \rgb_next[23]_INST_0_i_4\,
      O => \brick_lives_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_8 is
  port (
    \brick_lives_reg[7]_0\ : out STD_LOGIC;
    \brick_lives_reg[7]_1\ : out STD_LOGIC;
    \brick_lives_reg[7]_2\ : out STD_LOGIC;
    \brick_lives_reg[7]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    brick_p5 : in STD_LOGIC;
    \brickstaken[1]_INST_0_i_1\ : in STD_LOGIC;
    \brickstaken[1]_INST_0_i_1_0\ : in STD_LOGIC;
    brick_p6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_8 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_8;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_8 is
  signal \brick_lives[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \^brick_lives_reg[7]_0\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[0]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[1]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[2]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[3]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[4]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[5]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[6]\ : STD_LOGIC;
  signal \brick_lives_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_3__10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of brickscore_i_86 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of brickscore_i_98 : label is "soft_lutpair34";
begin
  \brick_lives_reg[7]_0\ <= \^brick_lives_reg[7]_0\;
\brick_lives[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[0]_i_1__7_n_0\
    );
\brick_lives[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      O => \brick_lives[1]_i_1__7_n_0\
    );
\brick_lives[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[1]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[2]\,
      O => \brick_lives[2]_i_1__7_n_0\
    );
\brick_lives[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[2]\,
      I1 => \brick_lives_reg_n_0_[0]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[3]\,
      O => \brick_lives[3]_i_1__7_n_0\
    );
\brick_lives[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[3]\,
      I1 => \brick_lives_reg_n_0_[1]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[2]\,
      I4 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[4]_i_1__7_n_0\
    );
\brick_lives[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[4]\,
      I1 => \brick_lives_reg_n_0_[2]\,
      I2 => \brick_lives_reg_n_0_[0]\,
      I3 => \brick_lives_reg_n_0_[1]\,
      I4 => \brick_lives_reg_n_0_[3]\,
      I5 => \brick_lives_reg_n_0_[5]\,
      O => \brick_lives[5]_i_1__7_n_0\
    );
\brick_lives[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_4__7_n_0\,
      I1 => \brick_lives_reg_n_0_[6]\,
      O => \brick_lives[6]_i_1__7_n_0\
    );
\brick_lives[7]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[6]\,
      I1 => \brick_lives[7]_i_4__7_n_0\,
      I2 => \brick_lives_reg_n_0_[7]\,
      O => \brick_lives[7]_i_2__7_n_0\
    );
\brick_lives[7]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[7]\,
      I1 => \brick_lives[7]_i_4__7_n_0\,
      I2 => \brick_lives_reg_n_0_[6]\,
      O => \^brick_lives_reg[7]_0\
    );
\brick_lives[7]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives_reg_n_0_[5]\,
      I1 => \brick_lives_reg_n_0_[3]\,
      I2 => \brick_lives_reg_n_0_[1]\,
      I3 => \brick_lives_reg_n_0_[0]\,
      I4 => \brick_lives_reg_n_0_[2]\,
      I5 => \brick_lives_reg_n_0_[4]\,
      O => \brick_lives[7]_i_4__7_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[0]_i_1__7_n_0\,
      Q => \brick_lives_reg_n_0_[0]\
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__7_n_0\,
      Q => \brick_lives_reg_n_0_[1]\
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__7_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[2]\
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__7_n_0\,
      PRE => reset,
      Q => \brick_lives_reg_n_0_[3]\
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__7_n_0\,
      Q => \brick_lives_reg_n_0_[4]\
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__7_n_0\,
      Q => \brick_lives_reg_n_0_[5]\
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__7_n_0\,
      Q => \brick_lives_reg_n_0_[6]\
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__7_n_0\,
      Q => \brick_lives_reg_n_0_[7]\
    );
brickscore_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF4DDF"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p5,
      I2 => \brickstaken[1]_INST_0_i_1\,
      I3 => \brickstaken[1]_INST_0_i_1_0\,
      I4 => brick_p6,
      O => \brick_lives_reg[7]_1\
    );
brickscore_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DBB24DDB"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => brick_p5,
      I2 => \brickstaken[1]_INST_0_i_1\,
      I3 => \brickstaken[1]_INST_0_i_1_0\,
      I4 => brick_p6,
      O => \brick_lives_reg[7]_2\
    );
\brickstaken[1]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^brick_lives_reg[7]_0\,
      I1 => \brickstaken[1]_INST_0_i_1_0\,
      I2 => \brickstaken[1]_INST_0_i_1\,
      O => \brick_lives_reg[7]_3\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => Q(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_9 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_x_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ball_y_reg_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    brick_p10 : out STD_LOGIC;
    \brick_lives_reg[3]_0\ : out STD_LOGIC;
    \brick_lives_reg[3]_1\ : out STD_LOGIC;
    \direction_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives5_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brick_lives_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_lives3_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \brick_lives3_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brick_lives_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    brickscore_i_81 : in STD_LOGIC;
    brickscore_i_81_0 : in STD_LOGIC;
    brick_p13 : in STD_LOGIC;
    brickscore_i_81_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_9 : entity is "bricktest";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_9;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_9 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \brick_lives02_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \brick_lives3_carry__0_n_3\ : STD_LOGIC;
  signal brick_lives3_carry_n_0 : STD_LOGIC;
  signal brick_lives3_carry_n_1 : STD_LOGIC;
  signal brick_lives3_carry_n_2 : STD_LOGIC;
  signal brick_lives3_carry_n_3 : STD_LOGIC;
  signal brick_lives5_carry_n_0 : STD_LOGIC;
  signal brick_lives5_carry_n_1 : STD_LOGIC;
  signal brick_lives5_carry_n_2 : STD_LOGIC;
  signal brick_lives5_carry_n_3 : STD_LOGIC;
  signal \brick_lives[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[5]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[6]_i_1__28_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_2__28_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \brick_lives[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \brick_lives__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \brick_on1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \brick_on1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \brick_on1_carry__0_n_3\ : STD_LOGIC;
  signal brick_on1_carry_i_1_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_2_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_3_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_5_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_6_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_7_n_0 : STD_LOGIC;
  signal brick_on1_carry_i_8_n_0 : STD_LOGIC;
  signal brick_on1_carry_n_0 : STD_LOGIC;
  signal brick_on1_carry_n_1 : STD_LOGIC;
  signal brick_on1_carry_n_2 : STD_LOGIC;
  signal brick_on1_carry_n_3 : STD_LOGIC;
  signal \^brick_p10\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brick_lives3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_brick_lives3_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_brick_lives3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brick_lives5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_brick_lives5_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_brick_lives5_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brick_on1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_brick_on1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_brick_on1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \brick_lives[1]_i_1__28\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \brick_lives[2]_i_1__28\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \brick_lives[3]_i_1__28\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \brick_lives[4]_i_1__28\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_2__28\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \brick_lives[7]_i_6__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of brickscore_i_94 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of brickscore_i_95 : label is "soft_lutpair37";
begin
  brick_p10 <= \^brick_p10\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => Q(0),
      DI(3) => p_0_in(1),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__0_0\(2),
      S(2) => p_0_in(0),
      S(1 downto 0) => \_carry__0_0\(1 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(2),
      DI(0) => '0',
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_carry__1_0\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ball_y_reg_reg[8]\(0),
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => p_0_in(4 downto 3)
    );
brick_lives3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brick_lives3_carry_n_0,
      CO(2) => brick_lives3_carry_n_1,
      CO(1) => brick_lives3_carry_n_2,
      CO(0) => brick_lives3_carry_n_3,
      CYINIT => '1',
      DI(3) => \brick_lives3_carry__0_0\(2),
      DI(2) => '0',
      DI(1 downto 0) => \brick_lives3_carry__0_0\(1 downto 0),
      O(3 downto 0) => NLW_brick_lives3_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \brick_lives3_carry__0_1\(3 downto 0)
    );
\brick_lives3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => brick_lives3_carry_n_0,
      CO(3 downto 2) => \NLW_brick_lives3_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ball_x_reg_reg[9]\(0),
      CO(0) => \brick_lives3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_brick_lives3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \brick_lives_reg[7]_1\(1 downto 0)
    );
brick_lives5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brick_lives5_carry_n_0,
      CO(2) => brick_lives5_carry_n_1,
      CO(1) => brick_lives5_carry_n_2,
      CO(0) => brick_lives5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \brick_lives5_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_brick_lives5_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\brick_lives5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => brick_lives5_carry_n_0,
      CO(3 downto 1) => \NLW_brick_lives5_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ball_y_reg_reg[9]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_brick_lives5_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \brick_lives_reg[7]_0\(0)
    );
\brick_lives[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \brick_lives__0\(0),
      O => \brick_lives02_in__0\(0)
    );
\brick_lives[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives__0\(0),
      I1 => \brick_lives__0\(1),
      O => \brick_lives[1]_i_1__28_n_0\
    );
\brick_lives[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives__0\(1),
      I1 => \brick_lives__0\(0),
      I2 => \brick_lives__0\(2),
      O => \brick_lives[2]_i_1__28_n_0\
    );
\brick_lives[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \brick_lives__0\(2),
      I1 => \brick_lives__0\(0),
      I2 => \brick_lives__0\(1),
      I3 => \brick_lives__0\(3),
      O => \brick_lives[3]_i_1__28_n_0\
    );
\brick_lives[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \brick_lives__0\(3),
      I1 => \brick_lives__0\(1),
      I2 => \brick_lives__0\(0),
      I3 => \brick_lives__0\(2),
      I4 => \brick_lives__0\(4),
      O => \brick_lives[4]_i_1__28_n_0\
    );
\brick_lives[5]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \brick_lives__0\(4),
      I1 => \brick_lives__0\(2),
      I2 => \brick_lives__0\(0),
      I3 => \brick_lives__0\(1),
      I4 => \brick_lives__0\(3),
      I5 => \brick_lives__0\(5),
      O => \brick_lives[5]_i_1__28_n_0\
    );
\brick_lives[6]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \brick_lives[7]_i_5__8_n_0\,
      I1 => \brick_lives__0\(6),
      O => \brick_lives[6]_i_1__28_n_0\
    );
\brick_lives[7]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \brick_lives__0\(6),
      I1 => \brick_lives[7]_i_5__8_n_0\,
      I2 => \brick_lives__0\(7),
      O => \brick_lives[7]_i_2__28_n_0\
    );
\brick_lives[7]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \brick_lives__0\(3),
      I1 => \brick_lives__0\(4),
      I2 => \brick_lives__0\(1),
      I3 => \brick_lives__0\(2),
      I4 => \brick_lives[7]_i_6__7_n_0\,
      O => \^brick_p10\
    );
\brick_lives[7]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brick_lives__0\(4),
      I1 => \brick_lives__0\(2),
      I2 => \brick_lives__0\(0),
      I3 => \brick_lives__0\(1),
      I4 => \brick_lives__0\(3),
      I5 => \brick_lives__0\(5),
      O => \brick_lives[7]_i_5__8_n_0\
    );
\brick_lives[7]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \brick_lives__0\(6),
      I1 => \brick_lives__0\(5),
      I2 => \brick_lives__0\(0),
      I3 => \brick_lives__0\(7),
      O => \brick_lives[7]_i_6__7_n_0\
    );
\brick_lives_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives02_in__0\(0),
      Q => \brick_lives__0\(0)
    );
\brick_lives_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[1]_i_1__28_n_0\,
      Q => \brick_lives__0\(1)
    );
\brick_lives_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[2]_i_1__28_n_0\,
      PRE => reset,
      Q => \brick_lives__0\(2)
    );
\brick_lives_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => \brick_lives[3]_i_1__28_n_0\,
      PRE => reset,
      Q => \brick_lives__0\(3)
    );
\brick_lives_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[4]_i_1__28_n_0\,
      Q => \brick_lives__0\(4)
    );
\brick_lives_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[5]_i_1__28_n_0\,
      Q => \brick_lives__0\(5)
    );
\brick_lives_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[6]_i_1__28_n_0\,
      Q => \brick_lives__0\(6)
    );
\brick_lives_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \brick_lives[7]_i_2__28_n_0\,
      Q => \brick_lives__0\(7)
    );
brick_on1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brick_on1_carry_n_0,
      CO(2) => brick_on1_carry_n_1,
      CO(1) => brick_on1_carry_n_2,
      CO(0) => brick_on1_carry_n_3,
      CYINIT => '1',
      DI(3) => brick_on1_carry_i_1_n_0,
      DI(2) => brick_on1_carry_i_2_n_0,
      DI(1) => brick_on1_carry_i_3_n_0,
      DI(0) => DI(0),
      O(3 downto 0) => NLW_brick_on1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => brick_on1_carry_i_5_n_0,
      S(2) => brick_on1_carry_i_6_n_0,
      S(1) => brick_on1_carry_i_7_n_0,
      S(0) => brick_on1_carry_i_8_n_0
    );
\brick_on1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => brick_on1_carry_n_0,
      CO(3 downto 2) => \NLW_brick_on1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \brick_on1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_brick_on1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \brick_on1_carry__0_i_1_n_0\,
      S(0) => \brick_on1_carry__0_i_2_n_0\
    );
\brick_on1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \brick_on1_carry__0_i_1_n_0\
    );
\brick_on1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \brick_on1_carry__0_i_2_n_0\
    );
brick_on1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => brick_on1_carry_i_1_n_0
    );
brick_on1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => brick_on1_carry_i_2_n_0
    );
brick_on1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(3),
      O => brick_on1_carry_i_3_n_0
    );
brick_on1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => brick_on1_carry_i_5_n_0
    );
brick_on1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => brick_on1_carry_i_6_n_0
    );
brick_on1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => brick_on1_carry_i_7_n_0
    );
brick_on1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => brick_on1_carry_i_8_n_0
    );
brickscore_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42D42B42"
    )
        port map (
      I0 => \^brick_p10\,
      I1 => brickscore_i_81,
      I2 => brickscore_i_81_0,
      I3 => brick_p13,
      I4 => brickscore_i_81_1,
      O => \brick_lives_reg[3]_1\
    );
brickscore_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF2BFFBF"
    )
        port map (
      I0 => \^brick_p10\,
      I1 => brickscore_i_81,
      I2 => brickscore_i_81_0,
      I3 => brick_p13,
      I4 => brickscore_i_81_1,
      O => \brick_lives_reg[3]_0\
    );
\direction_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \direction_reg[2]_0\(0)
    );
\direction_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \direction_reg[2]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_color_tick is
  port (
    tick_color : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_color_tick : entity is "color_tick";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_color_tick;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_color_tick is
  signal data1 : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal on_i_1_n_0 : STD_LOGIC;
  signal q : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \q0_carry__0_n_0\ : STD_LOGIC;
  signal \q0_carry__0_n_1\ : STD_LOGIC;
  signal \q0_carry__0_n_2\ : STD_LOGIC;
  signal \q0_carry__0_n_3\ : STD_LOGIC;
  signal \q0_carry__1_n_0\ : STD_LOGIC;
  signal \q0_carry__1_n_1\ : STD_LOGIC;
  signal \q0_carry__1_n_2\ : STD_LOGIC;
  signal \q0_carry__1_n_3\ : STD_LOGIC;
  signal \q0_carry__2_n_0\ : STD_LOGIC;
  signal \q0_carry__2_n_1\ : STD_LOGIC;
  signal \q0_carry__2_n_2\ : STD_LOGIC;
  signal \q0_carry__2_n_3\ : STD_LOGIC;
  signal \q0_carry__3_n_0\ : STD_LOGIC;
  signal \q0_carry__3_n_1\ : STD_LOGIC;
  signal \q0_carry__3_n_2\ : STD_LOGIC;
  signal \q0_carry__3_n_3\ : STD_LOGIC;
  signal \q0_carry__4_n_1\ : STD_LOGIC;
  signal \q0_carry__4_n_2\ : STD_LOGIC;
  signal \q0_carry__4_n_3\ : STD_LOGIC;
  signal q0_carry_n_0 : STD_LOGIC;
  signal q0_carry_n_1 : STD_LOGIC;
  signal q0_carry_n_2 : STD_LOGIC;
  signal q0_carry_n_3 : STD_LOGIC;
  signal \q[0]_i_1_n_0\ : STD_LOGIC;
  signal \q[10]_i_1_n_0\ : STD_LOGIC;
  signal \q[11]_i_1_n_0\ : STD_LOGIC;
  signal \q[12]_i_1_n_0\ : STD_LOGIC;
  signal \q[13]_i_1_n_0\ : STD_LOGIC;
  signal \q[14]_i_1_n_0\ : STD_LOGIC;
  signal \q[15]_i_1_n_0\ : STD_LOGIC;
  signal \q[16]_i_1_n_0\ : STD_LOGIC;
  signal \q[17]_i_1_n_0\ : STD_LOGIC;
  signal \q[18]_i_1_n_0\ : STD_LOGIC;
  signal \q[19]_i_1_n_0\ : STD_LOGIC;
  signal \q[1]_i_1_n_0\ : STD_LOGIC;
  signal \q[20]_i_1_n_0\ : STD_LOGIC;
  signal \q[21]_i_1_n_0\ : STD_LOGIC;
  signal \q[22]_i_1_n_0\ : STD_LOGIC;
  signal \q[23]_i_1_n_0\ : STD_LOGIC;
  signal \q[24]_i_2_n_0\ : STD_LOGIC;
  signal \q[24]_i_3_n_0\ : STD_LOGIC;
  signal \q[24]_i_4_n_0\ : STD_LOGIC;
  signal \q[24]_i_5_n_0\ : STD_LOGIC;
  signal \q[24]_i_6_n_0\ : STD_LOGIC;
  signal \q[24]_i_7_n_0\ : STD_LOGIC;
  signal \q[24]_i_8_n_0\ : STD_LOGIC;
  signal \q[2]_i_1_n_0\ : STD_LOGIC;
  signal \q[3]_i_1_n_0\ : STD_LOGIC;
  signal \q[4]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[8]_i_1_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal q_0 : STD_LOGIC;
  signal \^tick_color\ : STD_LOGIC;
  signal \NLW_q0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q[13]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q[14]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q[15]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q[16]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q[18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[20]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q[21]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q[22]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q[23]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q[24]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q[9]_i_1\ : label is "soft_lutpair111";
begin
  tick_color <= \^tick_color\;
on_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => \^tick_color\,
      O => on_i_1_n_0
    );
on_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => on_i_1_n_0,
      Q => \^tick_color\
    );
q0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q0_carry_n_0,
      CO(2) => q0_carry_n_1,
      CO(1) => q0_carry_n_2,
      CO(0) => q0_carry_n_3,
      CYINIT => q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(4 downto 1),
      S(3 downto 0) => q(4 downto 1)
    );
\q0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => q0_carry_n_0,
      CO(3) => \q0_carry__0_n_0\,
      CO(2) => \q0_carry__0_n_1\,
      CO(1) => \q0_carry__0_n_2\,
      CO(0) => \q0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 0) => q(8 downto 5)
    );
\q0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_carry__0_n_0\,
      CO(3) => \q0_carry__1_n_0\,
      CO(2) => \q0_carry__1_n_1\,
      CO(1) => \q0_carry__1_n_2\,
      CO(0) => \q0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => q(12 downto 9)
    );
\q0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_carry__1_n_0\,
      CO(3) => \q0_carry__2_n_0\,
      CO(2) => \q0_carry__2_n_1\,
      CO(1) => \q0_carry__2_n_2\,
      CO(0) => \q0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => q(16 downto 13)
    );
\q0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_carry__2_n_0\,
      CO(3) => \q0_carry__3_n_0\,
      CO(2) => \q0_carry__3_n_1\,
      CO(1) => \q0_carry__3_n_2\,
      CO(0) => \q0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => q(20 downto 17)
    );
\q0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_carry__3_n_0\,
      CO(3) => \NLW_q0_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \q0_carry__4_n_1\,
      CO(1) => \q0_carry__4_n_2\,
      CO(0) => \q0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => q(24 downto 21)
    );
\q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      O => \q[0]_i_1_n_0\
    );
\q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(10),
      O => \q[10]_i_1_n_0\
    );
\q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(11),
      O => \q[11]_i_1_n_0\
    );
\q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(12),
      O => \q[12]_i_1_n_0\
    );
\q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(13),
      O => \q[13]_i_1_n_0\
    );
\q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(14),
      O => \q[14]_i_1_n_0\
    );
\q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(15),
      O => \q[15]_i_1_n_0\
    );
\q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(16),
      O => \q[16]_i_1_n_0\
    );
\q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(17),
      O => \q[17]_i_1_n_0\
    );
\q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(18),
      O => \q[18]_i_1_n_0\
    );
\q[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(19),
      O => \q[19]_i_1_n_0\
    );
\q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(1),
      O => \q[1]_i_1_n_0\
    );
\q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(20),
      O => \q[20]_i_1_n_0\
    );
\q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(21),
      O => \q[21]_i_1_n_0\
    );
\q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(22),
      O => \q[22]_i_1_n_0\
    );
\q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(23),
      O => \q[23]_i_1_n_0\
    );
\q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => reset,
      O => q_0
    );
\q[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(24),
      O => \q[24]_i_2_n_0\
    );
\q[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \q[24]_i_4_n_0\,
      I1 => \q[24]_i_5_n_0\,
      I2 => q(2),
      I3 => q(1),
      I4 => q(4),
      I5 => q(3),
      O => \q[24]_i_3_n_0\
    );
\q[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \q[24]_i_6_n_0\,
      I1 => q(10),
      I2 => q(9),
      I3 => q(12),
      I4 => q(11),
      I5 => \q[24]_i_7_n_0\,
      O => \q[24]_i_4_n_0\
    );
\q[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => q(6),
      I1 => q(5),
      I2 => q(8),
      I3 => q(7),
      O => \q[24]_i_5_n_0\
    );
\q[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => q(14),
      I1 => q(13),
      I2 => q(15),
      I3 => q(16),
      O => \q[24]_i_6_n_0\
    );
\q[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => q(19),
      I1 => q(20),
      I2 => q(17),
      I3 => q(18),
      I4 => \q[24]_i_8_n_0\,
      O => \q[24]_i_7_n_0\
    );
\q[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => q(22),
      I1 => q(21),
      I2 => q(24),
      I3 => q(23),
      O => \q[24]_i_8_n_0\
    );
\q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(2),
      O => \q[2]_i_1_n_0\
    );
\q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(3),
      O => \q[3]_i_1_n_0\
    );
\q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(4),
      O => \q[4]_i_1_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(5),
      O => \q[5]_i_1_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(6),
      O => \q[6]_i_1_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(7),
      O => \q[7]_i_1_n_0\
    );
\q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(8),
      O => \q[8]_i_1_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q[24]_i_3_n_0\,
      I1 => q(0),
      I2 => data1(9),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[0]_i_1_n_0\,
      Q => q(0)
    );
\q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[10]_i_1_n_0\,
      Q => q(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[11]_i_1_n_0\,
      Q => q(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[12]_i_1_n_0\,
      Q => q(12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[13]_i_1_n_0\,
      Q => q(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[14]_i_1_n_0\,
      Q => q(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[15]_i_1_n_0\,
      Q => q(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[16]_i_1_n_0\,
      Q => q(16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[17]_i_1_n_0\,
      Q => q(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[18]_i_1_n_0\,
      Q => q(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[19]_i_1_n_0\,
      Q => q(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[1]_i_1_n_0\,
      Q => q(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[20]_i_1_n_0\,
      Q => q(20)
    );
\q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[21]_i_1_n_0\,
      Q => q(21)
    );
\q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[22]_i_1_n_0\,
      Q => q(22)
    );
\q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[23]_i_1_n_0\,
      Q => q(23)
    );
\q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[24]_i_2_n_0\,
      Q => q(24)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[2]_i_1_n_0\,
      Q => q(2)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[3]_i_1_n_0\,
      Q => q(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[4]_i_1_n_0\,
      Q => q(4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[5]_i_1_n_0\,
      Q => q(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[6]_i_1_n_0\,
      Q => q(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[7]_i_1_n_0\,
      Q => q(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[8]_i_1_n_0\,
      Q => q(8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => q_0,
      CLR => reset,
      D => \q[9]_i_1_n_0\,
      Q => q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameover is
  port (
    graph_rgb : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gameover_letter_on : out STD_LOGIC;
    n_l_on : in STD_LOGIC;
    \rgb_next[10]\ : in STD_LOGIC;
    na_l_on : in STD_LOGIC;
    tick_color : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_5\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[16]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[16]_INST_0_i_1_0\ : in STD_LOGIC;
    pixel_y : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_next[20]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_2\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_6_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_x : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_next[20]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_23_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_0\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_4\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_75_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_3\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205_0\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_205_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameover : entity is "gameover";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameover;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameover is
  signal \^gameover_letter_on\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_429_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_445_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_642_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_643_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal rom_dataA1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rom_dataA1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataC : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rom_dataC_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataE2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rom_dataE2_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataM1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rom_dataM1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataN : STD_LOGIC_VECTOR ( 1 to 2 );
  signal \rom_dataN_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataN_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataN_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataR1 : STD_LOGIC_VECTOR ( 1 to 2 );
  signal \rom_dataR1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataR1_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataS : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataS_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataS_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataS_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataS_reg[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rgb_next[10]_INST_0_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rgb_next[15]_INST_0_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_18\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_10\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rgb_next[7]_INST_0_i_5\ : label is "soft_lutpair313";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \rom_dataA1_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataA1_reg[1]_i_1\ : label is "soft_lutpair314";
  attribute XILINX_LEGACY_PRIM of \rom_dataC_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataC_reg[2]_i_1\ : label is "soft_lutpair311";
  attribute XILINX_LEGACY_PRIM of \rom_dataE2_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataE2_reg[2]_i_1\ : label is "soft_lutpair315";
  attribute XILINX_LEGACY_PRIM of \rom_dataM1_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataM1_reg[1]_i_1\ : label is "soft_lutpair310";
  attribute XILINX_LEGACY_PRIM of \rom_dataN_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataN_reg[1]_i_1\ : label is "soft_lutpair315";
  attribute XILINX_LEGACY_PRIM of \rom_dataN_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataN_reg[2]_i_1\ : label is "soft_lutpair314";
  attribute XILINX_LEGACY_PRIM of \rom_dataR1_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR1_reg[1]_i_1\ : label is "soft_lutpair311";
  attribute XILINX_LEGACY_PRIM of \rom_dataR1_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataR1_reg[2]_i_1\ : label is "soft_lutpair318";
  attribute XILINX_LEGACY_PRIM of \rom_dataS_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataS_reg[0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rom_dataS_reg[0]_i_2\ : label is "soft_lutpair318";
  attribute XILINX_LEGACY_PRIM of \rom_dataS_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataS_reg[1]_i_1\ : label is "soft_lutpair312";
  attribute XILINX_LEGACY_PRIM of \rom_dataS_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataS_reg[2]_i_1\ : label is "soft_lutpair310";
begin
  gameover_letter_on <= \^gameover_letter_on\;
\rgb_next[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => \rgb_next[10]\,
      I2 => n_l_on,
      O => graph_rgb(2)
    );
\rgb_next[15]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => tick_color,
      I2 => n_l_on,
      I3 => na_l_on,
      O => graph_rgb(3)
    );
\rgb_next[20]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => tick_color,
      I2 => n_l_on,
      O => graph_rgb(4)
    );
\rgb_next[20]_INST_0_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808088888888"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_75_1\(0),
      I1 => \rgb_next[20]_INST_0_i_75_2\(0),
      I2 => \rgb_next[20]_INST_0_i_75_3\,
      I3 => rom_dataE2(2),
      I4 => \rgb_next[20]_INST_0_i_75_0\,
      I5 => \rgb_next[20]_INST_0_i_429_n_0\,
      O => \rgb_next[20]_INST_0_i_205_n_0\
    );
\rgb_next[20]_INST_0_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C0C08000C0C0"
    )
        port map (
      I0 => rom_dataR1(2),
      I1 => \rgb_next[20]_INST_0_i_78_2\(0),
      I2 => \rgb_next[20]_INST_0_i_78_3\(0),
      I3 => pixel_x(0),
      I4 => pixel_x(1),
      I5 => rom_dataR1(1),
      O => \rgb_next[20]_INST_0_i_214_n_0\
    );
\rgb_next[20]_INST_0_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_445_n_0\,
      I1 => \rgb_next[20]_INST_0_i_78_0\(0),
      I2 => \rgb_next[20]_INST_0_i_78_1\(0),
      I3 => rom_dataC(2),
      I4 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_215_n_0\
    );
\rgb_next[20]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_22_1\(0),
      I1 => \rgb_next[20]_INST_0_i_22_0\(0),
      I2 => \rgb_next[20]_INST_0_i_6_0\(0),
      I3 => \rgb_next[20]_INST_0_i_6_1\(0),
      I4 => \rgb_next[20]_INST_0_i_6_2\,
      I5 => \rgb_next[20]_INST_0_i_75_n_0\,
      O => \rgb_next[20]_INST_0_i_22_n_0\
    );
\rgb_next[20]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808080808080"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_6_3\(0),
      I1 => \rgb_next[20]_INST_0_i_6_4\(0),
      I2 => \rgb_next[20]_INST_0_i_78_n_0\,
      I3 => \rgb_next[20]_INST_0_i_429_0\(0),
      I4 => \rgb_next[20]_INST_0_i_429_1\(0),
      I5 => \rgb_next[20]_INST_0_i_81_n_0\,
      O => \rgb_next[20]_INST_0_i_23_n_0\
    );
\rgb_next[20]_INST_0_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888888888888"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_642_n_0\,
      I1 => \rgb_next[20]_INST_0_i_643_n_0\,
      I2 => \rgb_next[20]_INST_0_i_205_0\,
      I3 => rom_dataA1(1),
      I4 => \rgb_next[20]_INST_0_i_205_1\(0),
      I5 => \rgb_next[20]_INST_0_i_205_2\(0),
      O => \rgb_next[20]_INST_0_i_429_n_0\
    );
\rgb_next[20]_INST_0_i_445\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      I2 => rom_dataC(2),
      I3 => \rgb_next[20]_INST_0_i_215_0\(0),
      I4 => \rgb_next[20]_INST_0_i_215_1\(0),
      O => \rgb_next[20]_INST_0_i_445_n_0\
    );
\rgb_next[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8088"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_22_0\(0),
      I1 => \rgb_next[20]_INST_0_i_22_1\(0),
      I2 => \rgb_next[16]_INST_0_i_1\,
      I3 => \rgb_next[16]_INST_0_i_1_0\,
      I4 => \rgb_next[20]_INST_0_i_22_n_0\,
      I5 => \rgb_next[20]_INST_0_i_23_n_0\,
      O => \^gameover_letter_on\
    );
\rgb_next[20]_INST_0_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434FFFFFFFFFFFF"
    )
        port map (
      I0 => rom_dataN(2),
      I1 => pixel_x(1),
      I2 => pixel_x(0),
      I3 => rom_dataN(1),
      I4 => \rgb_next[20]_INST_0_i_429_1\(0),
      I5 => \rgb_next[20]_INST_0_i_429_0\(0),
      O => \rgb_next[20]_INST_0_i_642_n_0\
    );
\rgb_next[20]_INST_0_i_643\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777F77"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_429_2\(0),
      I1 => \rgb_next[20]_INST_0_i_429_3\(0),
      I2 => rom_dataM1(1),
      I3 => pixel_x(0),
      I4 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_643_n_0\
    );
\rgb_next[20]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_22_1\(0),
      I1 => \rgb_next[20]_INST_0_i_22_0\(0),
      I2 => \rgb_next[20]_INST_0_i_22_2\(0),
      I3 => \rgb_next[20]_INST_0_i_22_3\(0),
      I4 => \rgb_next[20]_INST_0_i_22_4\,
      I5 => \rgb_next[20]_INST_0_i_205_n_0\,
      O => \rgb_next[20]_INST_0_i_75_n_0\
    );
\rgb_next[20]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEEEFEEE"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_214_n_0\,
      I1 => \rgb_next[20]_INST_0_i_215_n_0\,
      I2 => \rgb_next[20]_INST_0_i_23_0\(0),
      I3 => \rgb_next[20]_INST_0_i_23_1\(0),
      I4 => rom_dataS(1),
      I5 => \rgb_next[20]_INST_0_i_75_0\,
      O => \rgb_next[20]_INST_0_i_78_n_0\
    );
\rgb_next[20]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => rom_dataS(1),
      I1 => rom_dataS(2),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      I4 => rom_dataS(0),
      O => \rgb_next[20]_INST_0_i_81_n_0\
    );
\rgb_next[23]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => \rgb_next[23]_INST_0_i_5\,
      I2 => tick_color,
      O => graph_rgb(5)
    );
\rgb_next[2]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => n_l_on,
      I2 => \rgb_next[10]\,
      O => graph_rgb(0)
    );
\rgb_next[7]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^gameover_letter_on\,
      I1 => na_l_on,
      I2 => tick_color,
      I3 => n_l_on,
      O => graph_rgb(1)
    );
\rom_dataA1_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataA1_reg[1]_i_1_n_0\,
      G => \rom_dataN_reg[1]_i_2_n_0\,
      GE => '1',
      Q => rom_dataA1(1)
    );
\rom_dataA1_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(1),
      I2 => pixel_y(0),
      I3 => pixel_y(3),
      O => \rom_dataA1_reg[1]_i_1_n_0\
    );
\rom_dataC_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataC_reg[2]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataC(2)
    );
\rom_dataC_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0280"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(1),
      I2 => pixel_y(0),
      I3 => pixel_y(3),
      O => \rom_dataC_reg[2]_i_1_n_0\
    );
\rom_dataE2_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataE2_reg[2]_i_1_n_0\,
      G => \rom_dataN_reg[1]_i_2_n_0\,
      GE => '1',
      Q => rom_dataE2(2)
    );
\rom_dataE2_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3084"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(0),
      O => \rom_dataE2_reg[2]_i_1_n_0\
    );
\rom_dataM1_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataM1_reg[1]_i_1_n_0\,
      G => \rom_dataN_reg[1]_i_2_n_0\,
      GE => '1',
      Q => rom_dataM1(1)
    );
\rom_dataM1_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      I3 => pixel_y(0),
      O => \rom_dataM1_reg[1]_i_1_n_0\
    );
\rom_dataN_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataN_reg[1]_i_1_n_0\,
      G => \rom_dataN_reg[1]_i_2_n_0\,
      GE => '1',
      Q => rom_dataN(1)
    );
\rom_dataN_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(0),
      O => \rom_dataN_reg[1]_i_1_n_0\
    );
\rom_dataN_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rom_dataN_reg[1]_i_2_n_0\
    );
\rom_dataN_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataN_reg[2]_i_1_n_0\,
      G => \rom_dataN_reg[1]_i_2_n_0\,
      GE => '1',
      Q => rom_dataN(2)
    );
\rom_dataN_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(3),
      I3 => pixel_y(2),
      O => \rom_dataN_reg[2]_i_1_n_0\
    );
\rom_dataR1_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR1_reg[1]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR1(1)
    );
\rom_dataR1_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0120"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      O => \rom_dataR1_reg[1]_i_1_n_0\
    );
\rom_dataR1_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataR1_reg[2]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataR1(2)
    );
\rom_dataR1_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      O => \rom_dataR1_reg[2]_i_1_n_0\
    );
\rom_dataS_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataS_reg[0]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataS(0)
    );
\rom_dataS_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      O => \rom_dataS_reg[0]_i_1_n_0\
    );
\rom_dataS_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rom_dataS_reg[0]_i_2_n_0\
    );
\rom_dataS_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataS_reg[1]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataS(1)
    );
\rom_dataS_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6018"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      I3 => pixel_y(0),
      O => \rom_dataS_reg[1]_i_1_n_0\
    );
\rom_dataS_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataS_reg[2]_i_1_n_0\,
      G => \rom_dataS_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataS(2)
    );
\rom_dataS_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F7A"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      O => \rom_dataS_reg[2]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverName is
  port (
    on_reg : out STD_LOGIC;
    na_l_on : out STD_LOGIC;
    on_reg_0 : out STD_LOGIC;
    \rgb_next[20]_INST_0_i_7\ : out STD_LOGIC;
    n_l_on : in STD_LOGIC;
    tick_color : in STD_LOGIC;
    gameover_letter_on : in STD_LOGIC;
    player_name : in STD_LOGIC_VECTOR ( 23 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p1_on24_in : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_0\ : in STD_LOGIC;
    \rgb_next[15]_INST_0_i_4\ : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rgb_next[19]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_2\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_7_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverName : entity is "gameoverName";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverName;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverName is
  signal A : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \alpha_mem1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_n_2\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_n_3\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_n_5\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_n_6\ : STD_LOGIC;
  signal \alpha_mem1_carry__0_n_7\ : STD_LOGIC;
  signal alpha_mem1_carry_i_1_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_3_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_4_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_5_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_6_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_8_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_i_9_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_n_0 : STD_LOGIC;
  signal alpha_mem1_carry_n_1 : STD_LOGIC;
  signal alpha_mem1_carry_n_2 : STD_LOGIC;
  signal alpha_mem1_carry_n_3 : STD_LOGIC;
  signal alpha_mem1_carry_n_4 : STD_LOGIC;
  signal alpha_mem1_carry_n_5 : STD_LOGIC;
  signal alpha_mem1_carry_n_6 : STD_LOGIC;
  signal alpha_mem1_carry_n_7 : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \alpha_mem1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \alpha_mem1_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \alpha_mem__4133\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal letter_one_p1 : STD_LOGIC;
  signal letter_two_p1 : STD_LOGIC;
  signal letter_zero_p1 : STD_LOGIC;
  signal \^na_l_on\ : STD_LOGIC;
  signal p0_l_on : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \rom_bitP2__1\ : STD_LOGIC;
  signal rom_dataP0 : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataP0_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP0_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal rom_dataP1 : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataP1_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP1_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal rom_dataP2 : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataP2_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataP2_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_alpha_mem1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_alpha_mem1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alpha_mem1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_alpha_mem1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alpha_mem1_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_alpha_mem1_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \alpha_mem1_carry__0_i_6\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \alpha_mem1_carry__0_i_7\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \rgb_next[16]_INST_0_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_3\ : label is "soft_lutpair377";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \rom_dataP0_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_11\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_15\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_19\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_37\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_50\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[0]_i_8\ : label is "soft_lutpair378";
  attribute XILINX_LEGACY_PRIM of \rom_dataP0_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[1]_i_35\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[1]_i_37\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[1]_i_38\ : label is "soft_lutpair364";
  attribute XILINX_LEGACY_PRIM of \rom_dataP0_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP0_reg[2]_i_31\ : label is "soft_lutpair362";
  attribute XILINX_LEGACY_PRIM of \rom_dataP1_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_12\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_16\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_20\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_38\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_51\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[0]_i_9\ : label is "soft_lutpair380";
  attribute XILINX_LEGACY_PRIM of \rom_dataP1_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[1]_i_35\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[1]_i_37\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[1]_i_38\ : label is "soft_lutpair369";
  attribute XILINX_LEGACY_PRIM of \rom_dataP1_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP1_reg[2]_i_31\ : label is "soft_lutpair363";
  attribute XILINX_LEGACY_PRIM of \rom_dataP2_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_15\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_19\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_26\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_37\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_50\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[0]_i_8\ : label is "soft_lutpair379";
  attribute XILINX_LEGACY_PRIM of \rom_dataP2_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[1]_i_35\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[1]_i_37\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[1]_i_38\ : label is "soft_lutpair371";
  attribute XILINX_LEGACY_PRIM of \rom_dataP2_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \rom_dataP2_reg[2]_i_31\ : label is "soft_lutpair373";
begin
  na_l_on <= \^na_l_on\;
alpha_mem1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => alpha_mem1_carry_n_0,
      CO(2) => alpha_mem1_carry_n_1,
      CO(1) => alpha_mem1_carry_n_2,
      CO(0) => alpha_mem1_carry_n_3,
      CYINIT => '0',
      DI(3) => alpha_mem1_carry_i_1_n_0,
      DI(2) => A(0),
      DI(1 downto 0) => B"01",
      O(3) => alpha_mem1_carry_n_4,
      O(2) => alpha_mem1_carry_n_5,
      O(1) => alpha_mem1_carry_n_6,
      O(0) => alpha_mem1_carry_n_7,
      S(3) => alpha_mem1_carry_i_3_n_0,
      S(2) => alpha_mem1_carry_i_4_n_0,
      S(1) => alpha_mem1_carry_i_5_n_0,
      S(0) => alpha_mem1_carry_i_6_n_0
    );
\alpha_mem1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => alpha_mem1_carry_n_0,
      CO(3 downto 2) => \NLW_alpha_mem1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \alpha_mem1_carry__0_n_2\,
      CO(0) => \alpha_mem1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \alpha_mem1_carry__0_i_1_n_0\,
      DI(0) => A(2),
      O(3) => \NLW_alpha_mem1_carry__0_O_UNCONNECTED\(3),
      O(2) => \alpha_mem1_carry__0_n_5\,
      O(1) => \alpha_mem1_carry__0_n_6\,
      O(0) => \alpha_mem1_carry__0_n_7\,
      S(3) => '0',
      S(2) => \alpha_mem1_carry__0_i_3_n_0\,
      S(1) => \alpha_mem1_carry__0_i_4_n_0\,
      S(0) => \alpha_mem1_carry__0_i_5_n_0\
    );
\alpha_mem1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => player_name(11),
      I1 => player_name(9),
      I2 => player_name(8),
      I3 => player_name(10),
      I4 => letter_one_p1,
      O => \alpha_mem1_carry__0_i_1_n_0\
    );
\alpha_mem1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(10),
      I2 => player_name(8),
      I3 => player_name(9),
      O => A(2)
    );
\alpha_mem1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3DC20000"
    )
        port map (
      I0 => player_name(13),
      I1 => \alpha_mem1_carry__0_i_6_n_0\,
      I2 => player_name(12),
      I3 => player_name(14),
      I4 => letter_one_p1,
      O => \alpha_mem1_carry__0_i_3_n_0\
    );
\alpha_mem1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C23D0000"
    )
        port map (
      I0 => player_name(12),
      I1 => \alpha_mem1_carry__0_i_7_n_0\,
      I2 => player_name(11),
      I3 => player_name(13),
      I4 => letter_one_p1,
      O => \alpha_mem1_carry__0_i_4_n_0\
    );
\alpha_mem1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00008000AAAA2"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(11),
      I2 => player_name(9),
      I3 => player_name(8),
      I4 => player_name(10),
      I5 => player_name(12),
      O => \alpha_mem1_carry__0_i_5_n_0\
    );
\alpha_mem1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => player_name(10),
      I1 => player_name(8),
      I2 => player_name(9),
      I3 => player_name(11),
      O => \alpha_mem1_carry__0_i_6_n_0\
    );
\alpha_mem1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => player_name(9),
      I1 => player_name(8),
      I2 => player_name(10),
      O => \alpha_mem1_carry__0_i_7_n_0\
    );
alpha_mem1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => player_name(9),
      I1 => player_name(8),
      I2 => letter_one_p1,
      O => alpha_mem1_carry_i_1_n_0
    );
alpha_mem1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(8),
      O => A(0)
    );
alpha_mem1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F55D5FF7"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(10),
      I2 => player_name(8),
      I3 => player_name(9),
      I4 => player_name(11),
      O => alpha_mem1_carry_i_3_n_0
    );
alpha_mem1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DFF"
    )
        port map (
      I0 => player_name(9),
      I1 => player_name(8),
      I2 => player_name(10),
      I3 => letter_one_p1,
      O => alpha_mem1_carry_i_4_n_0
    );
alpha_mem1_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(8),
      I2 => player_name(9),
      O => alpha_mem1_carry_i_5_n_0
    );
alpha_mem1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_one_p1,
      I1 => player_name(8),
      O => alpha_mem1_carry_i_6_n_0
    );
alpha_mem1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => alpha_mem1_carry_i_8_n_0,
      I1 => player_name(14),
      I2 => alpha_mem1_carry_i_9_n_0,
      I3 => player_name(15),
      O => letter_one_p1
    );
alpha_mem1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777FFF"
    )
        port map (
      I0 => player_name(11),
      I1 => player_name(12),
      I2 => player_name(8),
      I3 => player_name(9),
      I4 => player_name(10),
      I5 => player_name(13),
      O => alpha_mem1_carry_i_8_n_0
    );
alpha_mem1_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => player_name(10),
      I1 => player_name(9),
      I2 => player_name(13),
      I3 => player_name(8),
      I4 => player_name(11),
      I5 => player_name(12),
      O => alpha_mem1_carry_i_9_n_0
    );
\alpha_mem1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alpha_mem1_inferred__0/i__carry_n_0\,
      CO(2) => \alpha_mem1_inferred__0/i__carry_n_1\,
      CO(1) => \alpha_mem1_inferred__0/i__carry_n_2\,
      CO(0) => \alpha_mem1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1 downto 0) => B"01",
      O(3) => \alpha_mem1_inferred__0/i__carry_n_4\,
      O(2) => \alpha_mem1_inferred__0/i__carry_n_5\,
      O(1) => \alpha_mem1_inferred__0/i__carry_n_6\,
      O(0) => \alpha_mem1_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_3__5_n_0\,
      S(2) => \i__carry_i_4__5_n_0\,
      S(1) => \i__carry_i_5__5_n_0\,
      S(0) => \i__carry_i_6__4_n_0\
    );
\alpha_mem1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \alpha_mem1_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_alpha_mem1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \alpha_mem1_inferred__0/i__carry__0_n_2\,
      CO(0) => \alpha_mem1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__4_n_0\,
      DI(0) => \i__carry__0_i_2__3_n_0\,
      O(3) => \NLW_alpha_mem1_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O(1) => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O(0) => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      S(3) => '0',
      S(2) => \i__carry__0_i_3__2_n_0\,
      S(1) => \i__carry__0_i_4__3_n_0\,
      S(0) => \i__carry__0_i_5__2_n_0\
    );
\alpha_mem1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alpha_mem1_inferred__1/i__carry_n_0\,
      CO(2) => \alpha_mem1_inferred__1/i__carry_n_1\,
      CO(1) => \alpha_mem1_inferred__1/i__carry_n_2\,
      CO(0) => \alpha_mem1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1 downto 0) => B"01",
      O(3) => \alpha_mem1_inferred__1/i__carry_n_4\,
      O(2) => \alpha_mem1_inferred__1/i__carry_n_5\,
      O(1) => \alpha_mem1_inferred__1/i__carry_n_6\,
      O(0) => \alpha_mem1_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_3__6_n_0\,
      S(2) => \i__carry_i_4__6_n_0\,
      S(1) => \i__carry_i_5__6_n_0\,
      S(0) => \i__carry_i_6__5_n_0\
    );
\alpha_mem1_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \alpha_mem1_inferred__1/i__carry_n_0\,
      CO(3 downto 2) => \NLW_alpha_mem1_inferred__1/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \alpha_mem1_inferred__1/i__carry__0_n_2\,
      CO(0) => \alpha_mem1_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__5_n_0\,
      DI(0) => \i__carry__0_i_2__4_n_0\,
      O(3) => \NLW_alpha_mem1_inferred__1/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O(1) => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O(0) => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      S(3) => '0',
      S(2) => \i__carry__0_i_3__3_n_0\,
      S(1) => \i__carry__0_i_4__4_n_0\,
      S(0) => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => player_name(19),
      I1 => player_name(17),
      I2 => player_name(16),
      I3 => player_name(18),
      I4 => letter_two_p1,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => player_name(3),
      I1 => player_name(1),
      I2 => player_name(0),
      I3 => player_name(2),
      I4 => letter_zero_p1,
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(18),
      I2 => player_name(16),
      I3 => player_name(17),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(2),
      I2 => player_name(0),
      I3 => player_name(1),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3DC20000"
    )
        port map (
      I0 => player_name(21),
      I1 => \i__carry__0_i_6__1_n_0\,
      I2 => player_name(20),
      I3 => player_name(22),
      I4 => letter_two_p1,
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3DC20000"
    )
        port map (
      I0 => player_name(5),
      I1 => \i__carry__0_i_6__2_n_0\,
      I2 => player_name(4),
      I3 => player_name(6),
      I4 => letter_zero_p1,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C23D0000"
    )
        port map (
      I0 => player_name(20),
      I1 => \i__carry__0_i_7__1_n_0\,
      I2 => player_name(19),
      I3 => player_name(21),
      I4 => letter_two_p1,
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C23D0000"
    )
        port map (
      I0 => player_name(4),
      I1 => \i__carry__0_i_7__2_n_0\,
      I2 => player_name(3),
      I3 => player_name(5),
      I4 => letter_zero_p1,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00008000AAAA2"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(19),
      I2 => player_name(17),
      I3 => player_name(16),
      I4 => player_name(18),
      I5 => player_name(20),
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA00008000AAAA2"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(3),
      I2 => player_name(1),
      I3 => player_name(0),
      I4 => player_name(2),
      I5 => player_name(4),
      O => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => player_name(18),
      I1 => player_name(16),
      I2 => player_name(17),
      I3 => player_name(19),
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => player_name(2),
      I1 => player_name(0),
      I2 => player_name(1),
      I3 => player_name(3),
      O => \i__carry__0_i_6__2_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => player_name(17),
      I1 => player_name(16),
      I2 => player_name(18),
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => player_name(1),
      I1 => player_name(0),
      I2 => player_name(2),
      O => \i__carry__0_i_7__2_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => player_name(17),
      I1 => player_name(16),
      I2 => letter_two_p1,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => player_name(1),
      I1 => player_name(0),
      I2 => letter_zero_p1,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(16),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(0),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F55D5FF7"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(18),
      I2 => player_name(16),
      I3 => player_name(17),
      I4 => player_name(19),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F55D5FF7"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(2),
      I2 => player_name(0),
      I3 => player_name(1),
      I4 => player_name(3),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DFF"
    )
        port map (
      I0 => player_name(17),
      I1 => player_name(16),
      I2 => player_name(18),
      I3 => letter_two_p1,
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DFF"
    )
        port map (
      I0 => player_name(1),
      I1 => player_name(0),
      I2 => player_name(2),
      I3 => letter_zero_p1,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(16),
      I2 => player_name(17),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(0),
      I2 => player_name(1),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_two_p1,
      I1 => player_name(16),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => letter_zero_p1,
      I1 => player_name(0),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \i__carry_i_8__2_n_0\,
      I1 => player_name(22),
      I2 => \i__carry_i_9_n_0\,
      I3 => player_name(23),
      O => letter_two_p1
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \i__carry_i_8__3_n_0\,
      I1 => player_name(6),
      I2 => \i__carry_i_9__0_n_0\,
      I3 => player_name(7),
      O => letter_zero_p1
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777FFF"
    )
        port map (
      I0 => player_name(19),
      I1 => player_name(20),
      I2 => player_name(16),
      I3 => player_name(17),
      I4 => player_name(18),
      I5 => player_name(21),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777FFF"
    )
        port map (
      I0 => player_name(3),
      I1 => player_name(4),
      I2 => player_name(0),
      I3 => player_name(1),
      I4 => player_name(2),
      I5 => player_name(5),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => player_name(18),
      I1 => player_name(17),
      I2 => player_name(21),
      I3 => player_name(16),
      I4 => player_name(19),
      I5 => player_name(20),
      O => \i__carry_i_9_n_0\
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => player_name(2),
      I1 => player_name(1),
      I2 => player_name(5),
      I3 => player_name(0),
      I4 => player_name(3),
      I5 => player_name(4),
      O => \i__carry_i_9__0_n_0\
    );
\rgb_next[10]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^na_l_on\,
      I1 => tick_color,
      O => on_reg_0
    );
\rgb_next[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^na_l_on\,
      I1 => n_l_on,
      O => \rgb_next[20]_INST_0_i_7\
    );
\rgb_next[19]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30053FF5FFFFFFFF"
    )
        port map (
      I0 => rom_dataP1(2),
      I1 => rom_dataP1(1),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      I4 => rom_dataP1(0),
      I5 => \rgb_next[19]_INST_0_i_6_2\,
      O => \rgb_next[19]_INST_0_i_10_n_0\
    );
\rgb_next[19]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => rom_dataP2(1),
      I1 => rom_dataP2(2),
      I2 => pixel_x(0),
      I3 => pixel_x(1),
      I4 => rom_dataP2(0),
      O => \rom_bitP2__1\
    );
\rgb_next[19]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755775F77F577FF7"
    )
        port map (
      I0 => \rgb_next[19]_INST_0_i_7_0\,
      I1 => rom_dataP0(0),
      I2 => pixel_x(1),
      I3 => pixel_x(0),
      I4 => rom_dataP0(2),
      I5 => rom_dataP0(1),
      O => \rgb_next[19]_INST_0_i_14_n_0\
    );
\rgb_next[19]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^na_l_on\,
      I1 => n_l_on,
      I2 => tick_color,
      I3 => gameover_letter_on,
      O => on_reg
    );
\rgb_next[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFAFAAAEA"
    )
        port map (
      I0 => p0_l_on,
      I1 => p1_on24_in,
      I2 => \rgb_next[19]_INST_0_i_6_0\,
      I3 => \rgb_next[19]_INST_0_i_10_n_0\,
      I4 => \rom_bitP2__1\,
      I5 => \rgb_next[15]_INST_0_i_4\,
      O => \^na_l_on\
    );
\rgb_next[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => pixel_x(4),
      I1 => \rgb_next[19]_INST_0_i_6_1\,
      I2 => pixel_x(2),
      I3 => pixel_x(3),
      I4 => \rgb_next[19]_INST_0_i_14_n_0\,
      I5 => \rgb_next[19]_INST_0_i_6_0\,
      O => p0_l_on
    );
\rom_dataP0_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP0_reg[0]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP0(0)
    );
\rom_dataP0_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_2_n_0\,
      I1 => \rom_dataP0_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP0_reg[0]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP0_reg[0]_i_5_n_0\,
      O => \rom_dataP0_reg[0]_i_1_n_0\
    );
\rom_dataP0_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888808080880"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[0]_i_10_n_0\
    );
\rom_dataP0_reg[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_11_n_0\
    );
\rom_dataP0_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[0]_i_28_n_0\,
      I1 => \rom_dataP0_reg[0]_i_29_n_0\,
      O => \rom_dataP0_reg[0]_i_12_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500001555555555"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_13_n_0\
    );
\rom_dataP0_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFEFFFE"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_30_n_0\,
      I1 => \rom_dataP0_reg[0]_i_31_n_0\,
      I2 => \rom_dataP0_reg[0]_i_32_n_0\,
      I3 => \rom_dataP0_reg[0]_i_33_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_14_n_0\
    );
\rom_dataP0_reg[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41015577"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_15_n_0\
    );
\rom_dataP0_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[0]_i_34_n_0\,
      I1 => \rom_dataP0_reg[0]_i_35_n_0\,
      O => \rom_dataP0_reg[0]_i_16_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222E222"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_36_n_0\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \rom_dataP0_reg[0]_i_37_n_0\,
      O => \rom_dataP0_reg[0]_i_17_n_0\
    );
\rom_dataP0_reg[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_38_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[0]_i_39_n_0\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \rom_dataP0_reg[0]_i_40_n_0\,
      O => \rom_dataP0_reg[0]_i_18_n_0\
    );
\rom_dataP0_reg[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_41_n_0\,
      I1 => \rom_dataP0_reg[0]_i_42_n_0\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_19_n_0\
    );
\rom_dataP0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[0]_i_6_n_0\,
      I1 => \rom_dataP0_reg[0]_i_7_n_0\,
      O => \rom_dataP0_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP0_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015011515"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_20_n_0\
    );
\rom_dataP0_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800880888"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_21_n_0\
    );
\rom_dataP0_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000088840088888"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_22_n_0\
    );
\rom_dataP0_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000110111111111"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_23_n_0\
    );
\rom_dataP0_reg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000088000088888"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_24_n_0\
    );
\rom_dataP0_reg[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000155555"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_25_n_0\
    );
\rom_dataP0_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AA0000"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_26_n_0\
    );
\rom_dataP0_reg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001111111111"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_27_n_0\
    );
\rom_dataP0_reg[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D040D040904FF04"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_28_n_0\
    );
\rom_dataP0_reg[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F000500050005"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_29_n_0\
    );
\rom_dataP0_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_8_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[0]_i_9_n_0\,
      I3 => \rom_dataP0_reg[0]_i_10_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_3_n_0\
    );
\rom_dataP0_reg[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000220200"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_30_n_0\
    );
\rom_dataP0_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[0]_i_43_n_0\,
      I1 => \rom_dataP0_reg[0]_i_44_n_0\,
      O => \rom_dataP0_reg[0]_i_31_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_7\
    );
\rom_dataP0_reg[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800075F500055D57"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_32_n_0\
    );
\rom_dataP0_reg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8800001511DD88"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_33_n_0\
    );
\rom_dataP0_reg[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011001110F100F1"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_34_n_0\
    );
\rom_dataP0_reg[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A2332222223B"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_35_n_0\
    );
\rom_dataP0_reg[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10301F30"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_36_n_0\
    );
\rom_dataP0_reg[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABEEA822"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_45_n_0\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \rom_dataP0_reg[0]_i_46_n_0\,
      O => \rom_dataP0_reg[0]_i_37_n_0\
    );
\rom_dataP0_reg[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_47_n_0\,
      I1 => \rom_dataP0_reg[0]_i_48_n_0\,
      I2 => \rom_dataP0_reg[0]_i_49_n_0\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \rom_dataP0_reg[0]_i_50_n_0\,
      O => \rom_dataP0_reg[0]_i_38_n_0\
    );
\rom_dataP0_reg[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A800000AA8000"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_39_n_0\
    );
\rom_dataP0_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_11_n_0\,
      I1 => \rom_dataP0_reg[0]_i_12_n_0\,
      I2 => \rom_dataP0_reg[0]_i_13_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[0]_i_14_n_0\,
      O => \rom_dataP0_reg[0]_i_4_n_0\
    );
\rom_dataP0_reg[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000001510155"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_40_n_0\
    );
\rom_dataP0_reg[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003A3F"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[0]_i_41_n_0\
    );
\rom_dataP0_reg[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400400088888C008"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_5\,
      O => \rom_dataP0_reg[0]_i_42_n_0\
    );
\rom_dataP0_reg[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF101F00F01050"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_5\,
      O => \rom_dataP0_reg[0]_i_43_n_0\
    );
\rom_dataP0_reg[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100019999"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_44_n_0\
    );
\rom_dataP0_reg[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_45_n_0\
    );
\rom_dataP0_reg[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3FF3F3C33BF333"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_46_n_0\
    );
\rom_dataP0_reg[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4505550545154515"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_47_n_0\
    );
\rom_dataP0_reg[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888404F"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_48_n_0\
    );
\rom_dataP0_reg[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010010011111110"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[0]_i_49_n_0\
    );
\rom_dataP0_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_15_n_0\,
      I1 => \rom_dataP0_reg[0]_i_16_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[0]_i_17_n_0\,
      I4 => pixel_y(1),
      I5 => \rom_dataP0_reg[0]_i_18_n_0\,
      O => \rom_dataP0_reg[0]_i_5_n_0\
    );
\rom_dataP0_reg[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[0]_i_50_n_0\
    );
\rom_dataP0_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_19_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[0]_i_20_n_0\,
      I3 => \rom_dataP0_reg[0]_i_21_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[0]_i_6_n_0\
    );
\rom_dataP0_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFDFDFC0C0D0DF"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_22_n_0\,
      I1 => \rom_dataP0_reg[0]_i_23_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[0]_i_24_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \rom_dataP0_reg[0]_i_25_n_0\,
      O => \rom_dataP0_reg[0]_i_7_n_0\
    );
\rom_dataP0_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \rom_dataP0_reg[0]_i_26_n_0\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \rom_dataP0_reg[0]_i_27_n_0\,
      O => \rom_dataP0_reg[0]_i_8_n_0\
    );
\rom_dataP0_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0103010103030103"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[0]_i_9_n_0\
    );
\rom_dataP0_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP0_reg[1]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP0(1)
    );
\rom_dataP0_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_2_n_0\,
      I1 => \rom_dataP0_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP0_reg[1]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP0_reg[1]_i_5_n_0\,
      O => \rom_dataP0_reg[1]_i_1_n_0\
    );
\rom_dataP0_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_29_n_0\,
      I1 => \rom_dataP0_reg[1]_i_30_n_0\,
      O => \rom_dataP0_reg[1]_i_10_n_0\,
      S => \rom_dataP0_reg[1]_i_28_n_0\
    );
\rom_dataP0_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_31_n_0\,
      I1 => \rom_dataP0_reg[1]_i_32_n_0\,
      O => \rom_dataP0_reg[1]_i_11_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_6\
    );
\rom_dataP0_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_33_n_0\,
      I1 => \rom_dataP0_reg[1]_i_34_n_0\,
      O => \rom_dataP0_reg[1]_i_12_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_7\
    );
\rom_dataP0_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAAFCFCF0FF"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_35_n_0\,
      I1 => \rom_dataP0_reg[1]_i_36_n_0\,
      I2 => \rom_dataP0_reg[1]_i_37_n_0\,
      I3 => \rom_dataP0_reg[1]_i_38_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \rom_dataP0_reg[1]_i_39_n_0\,
      O => \rom_dataP0_reg[1]_i_13_n_0\
    );
\rom_dataP0_reg[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_40_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[1]_i_41_n_0\,
      I3 => \rom_dataP0_reg[0]_i_17_n_0\,
      I4 => \rom_dataP0_reg[1]_i_42_n_0\,
      O => \rom_dataP0_reg[1]_i_14_n_0\
    );
\rom_dataP0_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_43_n_0\,
      I1 => \rom_dataP0_reg[1]_i_44_n_0\,
      O => \rom_dataP0_reg[1]_i_15_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_45_n_0\,
      I1 => \rom_dataP0_reg[1]_i_46_n_0\,
      O => \rom_dataP0_reg[1]_i_16_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_47_n_0\,
      I1 => \rom_dataP0_reg[1]_i_48_n_0\,
      O => \rom_dataP0_reg[1]_i_17_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_7\
    );
\rom_dataP0_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_49_n_0\,
      I1 => \rom_dataP0_reg[1]_i_50_n_0\,
      O => \rom_dataP0_reg[1]_i_18_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_51_n_0\,
      I1 => \rom_dataP0_reg[1]_i_52_n_0\,
      O => \rom_dataP0_reg[1]_i_19_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_6_n_0\,
      I1 => \rom_dataP0_reg[1]_i_7_n_0\,
      O => \rom_dataP0_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP0_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_53_n_0\,
      I1 => \rom_dataP0_reg[1]_i_54_n_0\,
      O => \rom_dataP0_reg[1]_i_20_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000414400000400"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_21_n_0\
    );
\rom_dataP0_reg[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020005D000002"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_5\,
      O => \rom_dataP0_reg[1]_i_22_n_0\
    );
\rom_dataP0_reg[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0138002284646118"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_23_n_0\
    );
\rom_dataP0_reg[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4077008100445400"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_24_n_0\
    );
\rom_dataP0_reg[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042003100420019"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_25_n_0\
    );
\rom_dataP0_reg[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022AAAA01000040"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_26_n_0\
    );
\rom_dataP0_reg[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100011000000012"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_27_n_0\
    );
\rom_dataP0_reg[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2AAAA"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_28_n_0\
    );
\rom_dataP0_reg[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0100E3249A09"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[1]_i_29_n_0\
    );
\rom_dataP0_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_8_n_0\,
      I1 => \rom_dataP0_reg[0]_i_8_n_0\,
      I2 => \rom_dataP0_reg[1]_i_9_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[1]_i_10_n_0\,
      O => \rom_dataP0_reg[1]_i_3_n_0\
    );
\rom_dataP0_reg[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000015004056"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_30_n_0\
    );
\rom_dataP0_reg[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000640400448"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_31_n_0\
    );
\rom_dataP0_reg[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040090C102D6"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[1]_i_32_n_0\
    );
\rom_dataP0_reg[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000369781030"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_33_n_0\
    );
\rom_dataP0_reg[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045000000105401"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_34_n_0\
    );
\rom_dataP0_reg[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C180C2C"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_35_n_0\
    );
\rom_dataP0_reg[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000000000445E"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_36_n_0\
    );
\rom_dataP0_reg[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_37_n_0\
    );
\rom_dataP0_reg[1]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9B1BCFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_38_n_0\
    );
\rom_dataP0_reg[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[1]_i_39_n_0\
    );
\rom_dataP0_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_11_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[1]_i_12_n_0\,
      I3 => \rom_dataP0_reg[0]_i_14_n_0\,
      I4 => \rom_dataP0_reg[1]_i_13_n_0\,
      O => \rom_dataP0_reg[1]_i_4_n_0\
    );
\rom_dataP0_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_55_n_0\,
      I1 => \rom_dataP0_reg[1]_i_56_n_0\,
      O => \rom_dataP0_reg[1]_i_40_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_57_n_0\,
      I1 => \rom_dataP0_reg[1]_i_58_n_0\,
      O => \rom_dataP0_reg[1]_i_41_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_6\
    );
\rom_dataP0_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_59_n_0\,
      I1 => \rom_dataP0_reg[1]_i_60_n_0\,
      O => \rom_dataP0_reg[1]_i_42_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10C69E00414C1002"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_43_n_0\
    );
\rom_dataP0_reg[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008447"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_44_n_0\
    );
\rom_dataP0_reg[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1129586060804049"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_45_n_0\
    );
\rom_dataP0_reg[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102010001000200"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[1]_i_46_n_0\
    );
\rom_dataP0_reg[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001B2A020109A00"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_47_n_0\
    );
\rom_dataP0_reg[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400411005"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_48_n_0\
    );
\rom_dataP0_reg[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"223AA66B90042408"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_49_n_0\
    );
\rom_dataP0_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_14_n_0\,
      I1 => pixel_y(1),
      I2 => \rom_dataP0_reg[1]_i_15_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[1]_i_16_n_0\,
      O => \rom_dataP0_reg[1]_i_5_n_0\
    );
\rom_dataP0_reg[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000103200012022"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[1]_i_50_n_0\
    );
\rom_dataP0_reg[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004A28A00000182"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_51_n_0\
    );
\rom_dataP0_reg[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0640010010060253"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_52_n_0\
    );
\rom_dataP0_reg[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030040080B000004"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_53_n_0\
    );
\rom_dataP0_reg[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C220"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_54_n_0\
    );
\rom_dataP0_reg[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000404220200140"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_55_n_0\
    );
\rom_dataP0_reg[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000004014"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[1]_i_56_n_0\
    );
\rom_dataP0_reg[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000E022D0EC800"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_57_n_0\
    );
\rom_dataP0_reg[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000514001"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[1]_i_58_n_0\
    );
\rom_dataP0_reg[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1298456845A86416"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[1]_i_59_n_0\
    );
\rom_dataP0_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_17_n_0\,
      I1 => \rom_dataP0_reg[0]_i_19_n_0\,
      I2 => \rom_dataP0_reg[1]_i_18_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[1]_i_19_n_0\,
      O => \rom_dataP0_reg[1]_i_6_n_0\
    );
\rom_dataP0_reg[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800011005504"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[1]_i_60_n_0\
    );
\rom_dataP0_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBBBB8B8BB88"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_20_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP0_reg[1]_i_21_n_0\,
      I3 => \rom_dataP0_reg[1]_i_22_n_0\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I5 => \rom_dataP0_reg[1]_i_23_n_0\,
      O => \rom_dataP0_reg[1]_i_7_n_0\
    );
\rom_dataP0_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_24_n_0\,
      I1 => \rom_dataP0_reg[1]_i_25_n_0\,
      O => \rom_dataP0_reg[1]_i_8_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_7\
    );
\rom_dataP0_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[1]_i_26_n_0\,
      I1 => \rom_dataP0_reg[1]_i_27_n_0\,
      O => \rom_dataP0_reg[1]_i_9_n_0\,
      S => \alpha_mem1_inferred__1/i__carry__0_n_5\
    );
\rom_dataP0_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP0_reg[2]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP0(2)
    );
\rom_dataP0_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP0_reg[2]_i_2_n_0\,
      I1 => \rom_dataP0_reg[2]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP0_reg[2]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP0_reg[2]_i_5_n_0\,
      O => \rom_dataP0_reg[2]_i_1_n_0\
    );
\rom_dataP0_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040444440400006E"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[2]_i_10_n_0\
    );
\rom_dataP0_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_23_n_0\,
      I1 => \rom_dataP0_reg[2]_i_24_n_0\,
      O => \rom_dataP0_reg[2]_i_11_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \rom_dataP0_reg[2]_i_25_n_0\,
      I1 => \rom_dataP0_reg[2]_i_26_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[2]_i_27_n_0\,
      I4 => \rom_dataP0_reg[2]_i_28_n_0\,
      O => \rom_dataP0_reg[2]_i_12_n_0\
    );
\rom_dataP0_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP0_reg[2]_i_29_n_0\,
      I1 => \rom_dataP0_reg[2]_i_30_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[1]_i_42_n_0\,
      I4 => \rom_dataP0_reg[1]_i_41_n_0\,
      I5 => \rom_dataP0_reg[0]_i_17_n_0\,
      O => \rom_dataP0_reg[2]_i_13_n_0\
    );
\rom_dataP0_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20330000"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \rom_dataP0_reg[2]_i_31_n_0\,
      I5 => \rom_dataP0_reg[2]_i_32_n_0\,
      O => \rom_dataP0_reg[2]_i_14_n_0\
    );
\rom_dataP0_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000504908BD"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_15_n_0\
    );
\rom_dataP0_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_33_n_0\,
      I1 => \rom_dataP0_reg[2]_i_34_n_0\,
      O => \rom_dataP0_reg[2]_i_16_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440440A0140100B"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_17_n_0\
    );
\rom_dataP0_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5412460204040243"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[2]_i_18_n_0\
    );
\rom_dataP0_reg[2]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_35_n_0\,
      I1 => \rom_dataP0_reg[2]_i_36_n_0\,
      O => \rom_dataP0_reg[2]_i_19_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_6_n_0\,
      I1 => \rom_dataP0_reg[2]_i_7_n_0\,
      O => \rom_dataP0_reg[2]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP0_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100444505500000"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_20_n_0\
    );
\rom_dataP0_reg[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B008000A1CFAA"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[2]_i_21_n_0\
    );
\rom_dataP0_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444704551417"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[2]_i_22_n_0\
    );
\rom_dataP0_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030300019CF59DC9"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_23_n_0\
    );
\rom_dataP0_reg[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"850501028405010E"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_24_n_0\
    );
\rom_dataP0_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000305411201240"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_25_n_0\
    );
\rom_dataP0_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_37_n_0\,
      I1 => \rom_dataP0_reg[2]_i_38_n_0\,
      O => \rom_dataP0_reg[2]_i_26_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404020000045243"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_27_n_0\
    );
\rom_dataP0_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_39_n_0\,
      I1 => \rom_dataP0_reg[2]_i_40_n_0\,
      O => \rom_dataP0_reg[2]_i_28_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A020A00020000F8"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[2]_i_29_n_0\
    );
\rom_dataP0_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_9_n_0\,
      I1 => \rom_dataP0_reg[1]_i_8_n_0\,
      I2 => \rom_dataP0_reg[0]_i_8_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[2]_i_8_n_0\,
      I5 => \rom_dataP0_reg[2]_i_9_n_0\,
      O => \rom_dataP0_reg[2]_i_3_n_0\
    );
\rom_dataP0_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_41_n_0\,
      I1 => \rom_dataP0_reg[2]_i_42_n_0\,
      O => \rom_dataP0_reg[2]_i_30_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      O => \rom_dataP0_reg[2]_i_31_n_0\
    );
\rom_dataP0_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_43_n_0\,
      I1 => \rom_dataP0_reg[2]_i_44_n_0\,
      O => \rom_dataP0_reg[2]_i_32_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0F0F70878F"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_33_n_0\
    );
\rom_dataP0_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008E1B0CFF0"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_34_n_0\
    );
\rom_dataP0_reg[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001322203300BEFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      O => \rom_dataP0_reg[2]_i_35_n_0\
    );
\rom_dataP0_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C541000445150005"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_36_n_0\
    );
\rom_dataP0_reg[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010105007B6D7B25"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_37_n_0\
    );
\rom_dataP0_reg[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000DDD30CE39"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_38_n_0\
    );
\rom_dataP0_reg[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001332626DBF3"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_39_n_0\
    );
\rom_dataP0_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP0_reg[2]_i_10_n_0\,
      I1 => \rom_dataP0_reg[2]_i_11_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[1]_i_13_n_0\,
      I4 => \rom_dataP0_reg[1]_i_12_n_0\,
      I5 => \rom_dataP0_reg[0]_i_14_n_0\,
      O => \rom_dataP0_reg[2]_i_4_n_0\
    );
\rom_dataP0_reg[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008FB9FD783"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_40_n_0\
    );
\rom_dataP0_reg[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010302039CBF3BC3"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      O => \rom_dataP0_reg[2]_i_41_n_0\
    );
\rom_dataP0_reg[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80048C0C0A061E06"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_6\,
      O => \rom_dataP0_reg[2]_i_42_n_0\
    );
\rom_dataP0_reg[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F08DE0F0008EF"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[2]_i_43_n_0\
    );
\rom_dataP0_reg[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050125005051050"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_4\,
      O => \rom_dataP0_reg[2]_i_44_n_0\
    );
\rom_dataP0_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_12_n_0\,
      I1 => \rom_dataP0_reg[2]_i_13_n_0\,
      O => \rom_dataP0_reg[2]_i_5_n_0\,
      S => pixel_y(1)
    );
\rom_dataP0_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP0_reg[1]_i_18_n_0\,
      I1 => \rom_dataP0_reg[1]_i_17_n_0\,
      I2 => \rom_dataP0_reg[0]_i_19_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP0_reg[2]_i_14_n_0\,
      I5 => \rom_dataP0_reg[2]_i_15_n_0\,
      O => \rom_dataP0_reg[2]_i_6_n_0\
    );
\rom_dataP0_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \rom_dataP0_reg[2]_i_16_n_0\,
      I1 => \rom_dataP0_reg[2]_i_17_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP0_reg[2]_i_18_n_0\,
      I4 => \rom_dataP0_reg[2]_i_19_n_0\,
      I5 => \rom_dataP0_reg[2]_i_20_n_0\,
      O => \rom_dataP0_reg[2]_i_7_n_0\
    );
\rom_dataP0_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP0_reg[2]_i_21_n_0\,
      I1 => \rom_dataP0_reg[2]_i_22_n_0\,
      O => \rom_dataP0_reg[2]_i_8_n_0\,
      S => \alpha_mem1_inferred__1/i__carry_n_5\
    );
\rom_dataP0_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054320314550763"
    )
        port map (
      I0 => \alpha_mem1_inferred__1/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__1/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__1/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__1/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__1/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__1/i__carry_n_7\,
      O => \rom_dataP0_reg[2]_i_9_n_0\
    );
\rom_dataP1_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP1_reg[0]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP1(0)
    );
\rom_dataP1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_3_n_0\,
      I1 => \rom_dataP1_reg[0]_i_4_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP1_reg[0]_i_5_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP1_reg[0]_i_6_n_0\,
      O => \rom_dataP1_reg[0]_i_1_n_0\
    );
\rom_dataP1_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0103010103030103"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[0]_i_10_n_0\
    );
\rom_dataP1_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888808080880"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_5,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[0]_i_11_n_0\
    );
\rom_dataP1_reg[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => alpha_mem1_carry_n_7,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_12_n_0\
    );
\rom_dataP1_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[0]_i_29_n_0\,
      I1 => \rom_dataP1_reg[0]_i_30_n_0\,
      O => \rom_dataP1_reg[0]_i_13_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500001555555555"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_14_n_0\
    );
\rom_dataP1_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFEFFFE"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_31_n_0\,
      I1 => \rom_dataP1_reg[0]_i_32_n_0\,
      I2 => \rom_dataP1_reg[0]_i_33_n_0\,
      I3 => \rom_dataP1_reg[0]_i_34_n_0\,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_15_n_0\
    );
\rom_dataP1_reg[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41015577"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_16_n_0\
    );
\rom_dataP1_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[0]_i_35_n_0\,
      I1 => \rom_dataP1_reg[0]_i_36_n_0\,
      O => \rom_dataP1_reg[0]_i_17_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222E222"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_37_n_0\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => \rom_dataP1_reg[0]_i_38_n_0\,
      O => \rom_dataP1_reg[0]_i_18_n_0\
    );
\rom_dataP1_reg[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_39_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[0]_i_40_n_0\,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => \rom_dataP1_reg[0]_i_41_n_0\,
      O => \rom_dataP1_reg[0]_i_19_n_0\
    );
\rom_dataP1_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(3),
      I2 => pixel_y(2),
      O => \rom_dataP1_reg[0]_i_2_n_0\
    );
\rom_dataP1_reg[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_42_n_0\,
      I1 => \rom_dataP1_reg[0]_i_43_n_0\,
      I2 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_20_n_0\
    );
\rom_dataP1_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015011515"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_21_n_0\
    );
\rom_dataP1_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800880888"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_22_n_0\
    );
\rom_dataP1_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000088840088888"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_23_n_0\
    );
\rom_dataP1_reg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000110111111111"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_6,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_24_n_0\
    );
\rom_dataP1_reg[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000088000088888"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_25_n_0\
    );
\rom_dataP1_reg[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000155555"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_5,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_4,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_26_n_0\
    );
\rom_dataP1_reg[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AA0000"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_27_n_0\
    );
\rom_dataP1_reg[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001111111111"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_5,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_28_n_0\
    );
\rom_dataP1_reg[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D040D040904FF04"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_29_n_0\
    );
\rom_dataP1_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[0]_i_7_n_0\,
      I1 => \rom_dataP1_reg[0]_i_8_n_0\,
      O => \rom_dataP1_reg[0]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataP1_reg[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F000500050005"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => alpha_mem1_carry_n_4,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_30_n_0\
    );
\rom_dataP1_reg[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000220200"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_31_n_0\
    );
\rom_dataP1_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[0]_i_44_n_0\,
      I1 => \rom_dataP1_reg[0]_i_45_n_0\,
      O => \rom_dataP1_reg[0]_i_32_n_0\,
      S => alpha_mem1_carry_n_7
    );
\rom_dataP1_reg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800075F500055D57"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_5,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_33_n_0\
    );
\rom_dataP1_reg[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8800001511DD88"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_6,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_34_n_0\
    );
\rom_dataP1_reg[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011001110F100F1"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_35_n_0\
    );
\rom_dataP1_reg[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A2332222223B"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_36_n_0\
    );
\rom_dataP1_reg[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10301F30"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_5,
      I4 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_37_n_0\
    );
\rom_dataP1_reg[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABEEA822"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_46_n_0\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => \rom_dataP1_reg[0]_i_47_n_0\,
      O => \rom_dataP1_reg[0]_i_38_n_0\
    );
\rom_dataP1_reg[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_48_n_0\,
      I1 => \rom_dataP1_reg[0]_i_49_n_0\,
      I2 => \rom_dataP1_reg[0]_i_50_n_0\,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => alpha_mem1_carry_n_7,
      I5 => \rom_dataP1_reg[0]_i_51_n_0\,
      O => \rom_dataP1_reg[0]_i_39_n_0\
    );
\rom_dataP1_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_9_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[0]_i_10_n_0\,
      I3 => \rom_dataP1_reg[0]_i_11_n_0\,
      I4 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_4_n_0\
    );
\rom_dataP1_reg[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A800000AA8000"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_7,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_4,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_40_n_0\
    );
\rom_dataP1_reg[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000001510155"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_7,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_41_n_0\
    );
\rom_dataP1_reg[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003A3F"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[0]_i_42_n_0\
    );
\rom_dataP1_reg[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400400088888C008"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_5,
      O => \rom_dataP1_reg[0]_i_43_n_0\
    );
\rom_dataP1_reg[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF101F00F01050"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_5,
      O => \rom_dataP1_reg[0]_i_44_n_0\
    );
\rom_dataP1_reg[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100019999"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_45_n_0\
    );
\rom_dataP1_reg[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_46_n_0\
    );
\rom_dataP1_reg[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3FF3F3C33BF333"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_5,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_47_n_0\
    );
\rom_dataP1_reg[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4505550545154515"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_48_n_0\
    );
\rom_dataP1_reg[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888404F"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_49_n_0\
    );
\rom_dataP1_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_12_n_0\,
      I1 => \rom_dataP1_reg[0]_i_13_n_0\,
      I2 => \rom_dataP1_reg[0]_i_14_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP1_reg[0]_i_15_n_0\,
      O => \rom_dataP1_reg[0]_i_5_n_0\
    );
\rom_dataP1_reg[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010010011111110"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_6,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[0]_i_50_n_0\
    );
\rom_dataP1_reg[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[0]_i_51_n_0\
    );
\rom_dataP1_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_16_n_0\,
      I1 => \rom_dataP1_reg[0]_i_17_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[0]_i_18_n_0\,
      I4 => pixel_y(1),
      I5 => \rom_dataP1_reg[0]_i_19_n_0\,
      O => \rom_dataP1_reg[0]_i_6_n_0\
    );
\rom_dataP1_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_20_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[0]_i_21_n_0\,
      I3 => \rom_dataP1_reg[0]_i_22_n_0\,
      I4 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[0]_i_7_n_0\
    );
\rom_dataP1_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFDFDFC0C0D0DF"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_23_n_0\,
      I1 => \rom_dataP1_reg[0]_i_24_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[0]_i_25_n_0\,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => \rom_dataP1_reg[0]_i_26_n_0\,
      O => \rom_dataP1_reg[0]_i_8_n_0\
    );
\rom_dataP1_reg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \rom_dataP1_reg[0]_i_27_n_0\,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => \rom_dataP1_reg[0]_i_28_n_0\,
      O => \rom_dataP1_reg[0]_i_9_n_0\
    );
\rom_dataP1_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP1_reg[1]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP1(1)
    );
\rom_dataP1_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_2_n_0\,
      I1 => \rom_dataP1_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP1_reg[1]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP1_reg[1]_i_5_n_0\,
      O => \rom_dataP1_reg[1]_i_1_n_0\
    );
\rom_dataP1_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_29_n_0\,
      I1 => \rom_dataP1_reg[1]_i_30_n_0\,
      O => \alpha_mem__4133\(1),
      S => \rom_dataP1_reg[1]_i_28_n_0\
    );
\rom_dataP1_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_31_n_0\,
      I1 => \rom_dataP1_reg[1]_i_32_n_0\,
      O => \rom_dataP1_reg[1]_i_11_n_0\,
      S => alpha_mem1_carry_n_6
    );
\rom_dataP1_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_33_n_0\,
      I1 => \rom_dataP1_reg[1]_i_34_n_0\,
      O => \rom_dataP1_reg[1]_i_12_n_0\,
      S => \alpha_mem1_carry__0_n_7\
    );
\rom_dataP1_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAAFCFCF0FF"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_35_n_0\,
      I1 => \rom_dataP1_reg[1]_i_36_n_0\,
      I2 => \rom_dataP1_reg[1]_i_37_n_0\,
      I3 => \rom_dataP1_reg[1]_i_38_n_0\,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => \rom_dataP1_reg[1]_i_39_n_0\,
      O => \rom_dataP1_reg[1]_i_13_n_0\
    );
\rom_dataP1_reg[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_40_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[1]_i_41_n_0\,
      I3 => \rom_dataP1_reg[0]_i_18_n_0\,
      I4 => \rom_dataP1_reg[1]_i_42_n_0\,
      O => \rom_dataP1_reg[1]_i_14_n_0\
    );
\rom_dataP1_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_43_n_0\,
      I1 => \rom_dataP1_reg[1]_i_44_n_0\,
      O => \rom_dataP1_reg[1]_i_15_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_45_n_0\,
      I1 => \rom_dataP1_reg[1]_i_46_n_0\,
      O => \rom_dataP1_reg[1]_i_16_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_47_n_0\,
      I1 => \rom_dataP1_reg[1]_i_48_n_0\,
      O => \rom_dataP1_reg[1]_i_17_n_0\,
      S => \alpha_mem1_carry__0_n_7\
    );
\rom_dataP1_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_49_n_0\,
      I1 => \rom_dataP1_reg[1]_i_50_n_0\,
      O => \rom_dataP1_reg[1]_i_18_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_51_n_0\,
      I1 => \rom_dataP1_reg[1]_i_52_n_0\,
      O => \rom_dataP1_reg[1]_i_19_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_6_n_0\,
      I1 => \rom_dataP1_reg[1]_i_7_n_0\,
      O => \rom_dataP1_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP1_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_53_n_0\,
      I1 => \rom_dataP1_reg[1]_i_54_n_0\,
      O => \rom_dataP1_reg[1]_i_20_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000414400000400"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_21_n_0\
    );
\rom_dataP1_reg[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020005D000002"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_7,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_5,
      O => \rom_dataP1_reg[1]_i_22_n_0\
    );
\rom_dataP1_reg[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0138002284646118"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_5,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_23_n_0\
    );
\rom_dataP1_reg[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4077008100445400"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_7,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_5,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_24_n_0\
    );
\rom_dataP1_reg[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042003100420019"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => alpha_mem1_carry_n_5,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_25_n_0\
    );
\rom_dataP1_reg[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022AAAA01000040"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_7,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_5,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_26_n_0\
    );
\rom_dataP1_reg[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100011000000012"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_27_n_0\
    );
\rom_dataP1_reg[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2AAAA"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_28_n_0\
    );
\rom_dataP1_reg[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0100E3249A09"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[1]_i_29_n_0\
    );
\rom_dataP1_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_8_n_0\,
      I1 => \rom_dataP1_reg[0]_i_9_n_0\,
      I2 => \rom_dataP1_reg[1]_i_9_n_0\,
      I3 => pixel_y(0),
      I4 => \alpha_mem__4133\(1),
      O => \rom_dataP1_reg[1]_i_3_n_0\
    );
\rom_dataP1_reg[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000015004056"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_30_n_0\
    );
\rom_dataP1_reg[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000640400448"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_5,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_31_n_0\
    );
\rom_dataP1_reg[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040090C102D6"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_5,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[1]_i_32_n_0\
    );
\rom_dataP1_reg[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000369781030"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_4,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_33_n_0\
    );
\rom_dataP1_reg[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051000000045401"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_5,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_34_n_0\
    );
\rom_dataP1_reg[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C180C2C"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_35_n_0\
    );
\rom_dataP1_reg[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000000000445E"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_36_n_0\
    );
\rom_dataP1_reg[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_37_n_0\
    );
\rom_dataP1_reg[1]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9B1BCFF"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_38_n_0\
    );
\rom_dataP1_reg[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[1]_i_39_n_0\
    );
\rom_dataP1_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_11_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[1]_i_12_n_0\,
      I3 => \rom_dataP1_reg[0]_i_15_n_0\,
      I4 => \rom_dataP1_reg[1]_i_13_n_0\,
      O => \rom_dataP1_reg[1]_i_4_n_0\
    );
\rom_dataP1_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_55_n_0\,
      I1 => \rom_dataP1_reg[1]_i_56_n_0\,
      O => \rom_dataP1_reg[1]_i_40_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_57_n_0\,
      I1 => \rom_dataP1_reg[1]_i_58_n_0\,
      O => \rom_dataP1_reg[1]_i_41_n_0\,
      S => \alpha_mem1_carry__0_n_6\
    );
\rom_dataP1_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_59_n_0\,
      I1 => \rom_dataP1_reg[1]_i_60_n_0\,
      O => \rom_dataP1_reg[1]_i_42_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10C69E00414C1002"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_43_n_0\
    );
\rom_dataP1_reg[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008447"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_44_n_0\
    );
\rom_dataP1_reg[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1129586060804049"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_6,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_45_n_0\
    );
\rom_dataP1_reg[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102010001000200"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[1]_i_46_n_0\
    );
\rom_dataP1_reg[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001B2A020109A00"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_5,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_47_n_0\
    );
\rom_dataP1_reg[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400411005"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_5,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_48_n_0\
    );
\rom_dataP1_reg[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"223AA66B90042408"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_5,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_49_n_0\
    );
\rom_dataP1_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_14_n_0\,
      I1 => pixel_y(1),
      I2 => \rom_dataP1_reg[1]_i_15_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP1_reg[1]_i_16_n_0\,
      O => \rom_dataP1_reg[1]_i_5_n_0\
    );
\rom_dataP1_reg[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000103200012022"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_5,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[1]_i_50_n_0\
    );
\rom_dataP1_reg[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004A28A00000182"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_51_n_0\
    );
\rom_dataP1_reg[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0640010010060253"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_6,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_52_n_0\
    );
\rom_dataP1_reg[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300402023000010"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_5,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_53_n_0\
    );
\rom_dataP1_reg[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C220"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_5,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_54_n_0\
    );
\rom_dataP1_reg[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000404220200140"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_55_n_0\
    );
\rom_dataP1_reg[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000004014"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_5,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[1]_i_56_n_0\
    );
\rom_dataP1_reg[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000E022D0EC800"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_5,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_57_n_0\
    );
\rom_dataP1_reg[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000514001"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[1]_i_58_n_0\
    );
\rom_dataP1_reg[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1298456845A86416"
    )
        port map (
      I0 => alpha_mem1_carry_n_5,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[1]_i_59_n_0\
    );
\rom_dataP1_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_17_n_0\,
      I1 => \rom_dataP1_reg[0]_i_20_n_0\,
      I2 => \rom_dataP1_reg[1]_i_18_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP1_reg[1]_i_19_n_0\,
      O => \rom_dataP1_reg[1]_i_6_n_0\
    );
\rom_dataP1_reg[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800011005504"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_6\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_5,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[1]_i_60_n_0\
    );
\rom_dataP1_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBBBB8B8BB88"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_20_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP1_reg[1]_i_21_n_0\,
      I3 => \rom_dataP1_reg[1]_i_22_n_0\,
      I4 => \alpha_mem1_carry__0_n_5\,
      I5 => \rom_dataP1_reg[1]_i_23_n_0\,
      O => \rom_dataP1_reg[1]_i_7_n_0\
    );
\rom_dataP1_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_24_n_0\,
      I1 => \rom_dataP1_reg[1]_i_25_n_0\,
      O => \rom_dataP1_reg[1]_i_8_n_0\,
      S => \alpha_mem1_carry__0_n_7\
    );
\rom_dataP1_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[1]_i_26_n_0\,
      I1 => \rom_dataP1_reg[1]_i_27_n_0\,
      O => \rom_dataP1_reg[1]_i_9_n_0\,
      S => \alpha_mem1_carry__0_n_5\
    );
\rom_dataP1_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP1_reg[2]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP1(2)
    );
\rom_dataP1_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP1_reg[2]_i_2_n_0\,
      I1 => \rom_dataP1_reg[2]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP1_reg[2]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP1_reg[2]_i_5_n_0\,
      O => \rom_dataP1_reg[2]_i_1_n_0\
    );
\rom_dataP1_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040444440400006E"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_4,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[2]_i_10_n_0\
    );
\rom_dataP1_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_23_n_0\,
      I1 => \rom_dataP1_reg[2]_i_24_n_0\,
      O => \rom_dataP1_reg[2]_i_11_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \rom_dataP1_reg[2]_i_25_n_0\,
      I1 => \rom_dataP1_reg[2]_i_26_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[2]_i_27_n_0\,
      I4 => \rom_dataP1_reg[2]_i_28_n_0\,
      O => \rom_dataP1_reg[2]_i_12_n_0\
    );
\rom_dataP1_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP1_reg[2]_i_29_n_0\,
      I1 => \rom_dataP1_reg[2]_i_30_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[1]_i_42_n_0\,
      I4 => \rom_dataP1_reg[1]_i_41_n_0\,
      I5 => \rom_dataP1_reg[0]_i_18_n_0\,
      O => \rom_dataP1_reg[2]_i_13_n_0\
    );
\rom_dataP1_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20330000"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => \rom_dataP1_reg[2]_i_31_n_0\,
      I5 => \rom_dataP1_reg[2]_i_32_n_0\,
      O => \rom_dataP1_reg[2]_i_14_n_0\
    );
\rom_dataP1_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000504908BD"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_15_n_0\
    );
\rom_dataP1_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_33_n_0\,
      I1 => \rom_dataP1_reg[2]_i_34_n_0\,
      O => \rom_dataP1_reg[2]_i_16_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440440A0140100B"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_6,
      I2 => alpha_mem1_carry_n_4,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_17_n_0\
    );
\rom_dataP1_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5412460204040243"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_7,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[2]_i_18_n_0\
    );
\rom_dataP1_reg[2]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_35_n_0\,
      I1 => \rom_dataP1_reg[2]_i_36_n_0\,
      O => \rom_dataP1_reg[2]_i_19_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_6_n_0\,
      I1 => \rom_dataP1_reg[2]_i_7_n_0\,
      O => \rom_dataP1_reg[2]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP1_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100444505500000"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_20_n_0\
    );
\rom_dataP1_reg[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B008000A1CFAA"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_7,
      I2 => alpha_mem1_carry_n_4,
      I3 => \alpha_mem1_carry__0_n_5\,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[2]_i_21_n_0\
    );
\rom_dataP1_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444704551417"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[2]_i_22_n_0\
    );
\rom_dataP1_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030300019CF59DC9"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_23_n_0\
    );
\rom_dataP1_reg[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"850501028405010E"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_4,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_24_n_0\
    );
\rom_dataP1_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000305411201240"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_25_n_0\
    );
\rom_dataP1_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_37_n_0\,
      I1 => \rom_dataP1_reg[2]_i_38_n_0\,
      O => \rom_dataP1_reg[2]_i_26_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404020000045243"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_4,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_27_n_0\
    );
\rom_dataP1_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_39_n_0\,
      I1 => \rom_dataP1_reg[2]_i_40_n_0\,
      O => \rom_dataP1_reg[2]_i_28_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A020A00020000F8"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => alpha_mem1_carry_n_4,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[2]_i_29_n_0\
    );
\rom_dataP1_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_9_n_0\,
      I1 => \rom_dataP1_reg[1]_i_8_n_0\,
      I2 => \rom_dataP1_reg[0]_i_9_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP1_reg[2]_i_8_n_0\,
      I5 => \rom_dataP1_reg[2]_i_9_n_0\,
      O => \rom_dataP1_reg[2]_i_3_n_0\
    );
\rom_dataP1_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_41_n_0\,
      I1 => \rom_dataP1_reg[2]_i_42_n_0\,
      O => \rom_dataP1_reg[2]_i_30_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => \alpha_mem1_carry__0_n_6\,
      O => \rom_dataP1_reg[2]_i_31_n_0\
    );
\rom_dataP1_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_43_n_0\,
      I1 => \rom_dataP1_reg[2]_i_44_n_0\,
      O => \rom_dataP1_reg[2]_i_32_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0F0F70878F"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_6,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_4,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_33_n_0\
    );
\rom_dataP1_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008E1B0CFF0"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_34_n_0\
    );
\rom_dataP1_reg[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001322203300BEFF"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_5\,
      I2 => alpha_mem1_carry_n_7,
      I3 => alpha_mem1_carry_n_4,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => \alpha_mem1_carry__0_n_7\,
      O => \rom_dataP1_reg[2]_i_35_n_0\
    );
\rom_dataP1_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C541000445150005"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_6,
      I3 => alpha_mem1_carry_n_4,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_36_n_0\
    );
\rom_dataP1_reg[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010105007B6D7B25"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_6,
      I4 => alpha_mem1_carry_n_7,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_37_n_0\
    );
\rom_dataP1_reg[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000DDD30CE39"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => alpha_mem1_carry_n_4,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_38_n_0\
    );
\rom_dataP1_reg[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001332626DBF3"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_7,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_39_n_0\
    );
\rom_dataP1_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP1_reg[2]_i_10_n_0\,
      I1 => \rom_dataP1_reg[2]_i_11_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[1]_i_13_n_0\,
      I4 => \rom_dataP1_reg[1]_i_12_n_0\,
      I5 => \rom_dataP1_reg[0]_i_15_n_0\,
      O => \rom_dataP1_reg[2]_i_4_n_0\
    );
\rom_dataP1_reg[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008FB9FD783"
    )
        port map (
      I0 => alpha_mem1_carry_n_4,
      I1 => alpha_mem1_carry_n_7,
      I2 => alpha_mem1_carry_n_6,
      I3 => \alpha_mem1_carry__0_n_6\,
      I4 => \alpha_mem1_carry__0_n_7\,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_40_n_0\
    );
\rom_dataP1_reg[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010302039CBF3BC3"
    )
        port map (
      I0 => alpha_mem1_carry_n_7,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => \alpha_mem1_carry__0_n_6\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_6,
      I5 => \alpha_mem1_carry__0_n_5\,
      O => \rom_dataP1_reg[2]_i_41_n_0\
    );
\rom_dataP1_reg[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80048C0C0A061E06"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_7\,
      I1 => \alpha_mem1_carry__0_n_6\,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => alpha_mem1_carry_n_4,
      I4 => alpha_mem1_carry_n_7,
      I5 => alpha_mem1_carry_n_6,
      O => \rom_dataP1_reg[2]_i_42_n_0\
    );
\rom_dataP1_reg[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F08DE0F0008EF"
    )
        port map (
      I0 => alpha_mem1_carry_n_6,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_5\,
      I3 => \alpha_mem1_carry__0_n_7\,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[2]_i_43_n_0\
    );
\rom_dataP1_reg[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050125005051050"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => alpha_mem1_carry_n_7,
      I2 => \alpha_mem1_carry__0_n_7\,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_4,
      O => \rom_dataP1_reg[2]_i_44_n_0\
    );
\rom_dataP1_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_12_n_0\,
      I1 => \rom_dataP1_reg[2]_i_13_n_0\,
      O => \rom_dataP1_reg[2]_i_5_n_0\,
      S => pixel_y(1)
    );
\rom_dataP1_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP1_reg[1]_i_18_n_0\,
      I1 => \rom_dataP1_reg[1]_i_17_n_0\,
      I2 => \rom_dataP1_reg[0]_i_20_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP1_reg[2]_i_14_n_0\,
      I5 => \rom_dataP1_reg[2]_i_15_n_0\,
      O => \rom_dataP1_reg[2]_i_6_n_0\
    );
\rom_dataP1_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \rom_dataP1_reg[2]_i_16_n_0\,
      I1 => \rom_dataP1_reg[2]_i_17_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP1_reg[2]_i_18_n_0\,
      I4 => \rom_dataP1_reg[2]_i_19_n_0\,
      I5 => \rom_dataP1_reg[2]_i_20_n_0\,
      O => \rom_dataP1_reg[2]_i_7_n_0\
    );
\rom_dataP1_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP1_reg[2]_i_21_n_0\,
      I1 => \rom_dataP1_reg[2]_i_22_n_0\,
      O => \rom_dataP1_reg[2]_i_8_n_0\,
      S => alpha_mem1_carry_n_5
    );
\rom_dataP1_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054320314550763"
    )
        port map (
      I0 => \alpha_mem1_carry__0_n_5\,
      I1 => \alpha_mem1_carry__0_n_7\,
      I2 => alpha_mem1_carry_n_4,
      I3 => alpha_mem1_carry_n_6,
      I4 => \alpha_mem1_carry__0_n_6\,
      I5 => alpha_mem1_carry_n_7,
      O => \rom_dataP1_reg[2]_i_9_n_0\
    );
\rom_dataP2_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP2_reg[0]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP2(0)
    );
\rom_dataP2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_2_n_0\,
      I1 => \rom_dataP2_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP2_reg[0]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP2_reg[0]_i_5_n_0\,
      O => \rom_dataP2_reg[0]_i_1_n_0\
    );
\rom_dataP2_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888808080880"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[0]_i_10_n_0\
    );
\rom_dataP2_reg[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_11_n_0\
    );
\rom_dataP2_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[0]_i_28_n_0\,
      I1 => \rom_dataP2_reg[0]_i_29_n_0\,
      O => \rom_dataP2_reg[0]_i_12_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500001555555555"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_13_n_0\
    );
\rom_dataP2_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFEFFFE"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_30_n_0\,
      I1 => \rom_dataP2_reg[0]_i_31_n_0\,
      I2 => \rom_dataP2_reg[0]_i_32_n_0\,
      I3 => \rom_dataP2_reg[0]_i_33_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_14_n_0\
    );
\rom_dataP2_reg[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41015577"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_15_n_0\
    );
\rom_dataP2_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[0]_i_34_n_0\,
      I1 => \rom_dataP2_reg[0]_i_35_n_0\,
      O => \rom_dataP2_reg[0]_i_16_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222E222"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_36_n_0\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \rom_dataP2_reg[0]_i_37_n_0\,
      O => \rom_dataP2_reg[0]_i_17_n_0\
    );
\rom_dataP2_reg[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_38_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[0]_i_39_n_0\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \rom_dataP2_reg[0]_i_40_n_0\,
      O => \rom_dataP2_reg[0]_i_18_n_0\
    );
\rom_dataP2_reg[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_41_n_0\,
      I1 => \rom_dataP2_reg[0]_i_42_n_0\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_19_n_0\
    );
\rom_dataP2_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[0]_i_6_n_0\,
      I1 => \rom_dataP2_reg[0]_i_7_n_0\,
      O => \rom_dataP2_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP2_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015011515"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_20_n_0\
    );
\rom_dataP2_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800880888"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_21_n_0\
    );
\rom_dataP2_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000088840088888"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_22_n_0\
    );
\rom_dataP2_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000110111111111"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_23_n_0\
    );
\rom_dataP2_reg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000088000088888"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_24_n_0\
    );
\rom_dataP2_reg[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000155555"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_25_n_0\
    );
\rom_dataP2_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AA0000"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_26_n_0\
    );
\rom_dataP2_reg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001111111111"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_27_n_0\
    );
\rom_dataP2_reg[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D040D040904FF04"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_28_n_0\
    );
\rom_dataP2_reg[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F000500050005"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_29_n_0\
    );
\rom_dataP2_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_8_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[0]_i_9_n_0\,
      I3 => \rom_dataP2_reg[0]_i_10_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_3_n_0\
    );
\rom_dataP2_reg[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000220200"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_30_n_0\
    );
\rom_dataP2_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[0]_i_43_n_0\,
      I1 => \rom_dataP2_reg[0]_i_44_n_0\,
      O => \rom_dataP2_reg[0]_i_31_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_7\
    );
\rom_dataP2_reg[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800075F500055D57"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_32_n_0\
    );
\rom_dataP2_reg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8800001511DD88"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_33_n_0\
    );
\rom_dataP2_reg[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011001110F100F1"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_34_n_0\
    );
\rom_dataP2_reg[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A2332222223B"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_35_n_0\
    );
\rom_dataP2_reg[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10301F30"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_36_n_0\
    );
\rom_dataP2_reg[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABEEA822"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_45_n_0\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \rom_dataP2_reg[0]_i_46_n_0\,
      O => \rom_dataP2_reg[0]_i_37_n_0\
    );
\rom_dataP2_reg[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_47_n_0\,
      I1 => \rom_dataP2_reg[0]_i_48_n_0\,
      I2 => \rom_dataP2_reg[0]_i_49_n_0\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \rom_dataP2_reg[0]_i_50_n_0\,
      O => \rom_dataP2_reg[0]_i_38_n_0\
    );
\rom_dataP2_reg[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A800000AA8000"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_39_n_0\
    );
\rom_dataP2_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_11_n_0\,
      I1 => \rom_dataP2_reg[0]_i_12_n_0\,
      I2 => \rom_dataP2_reg[0]_i_13_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[0]_i_14_n_0\,
      O => \rom_dataP2_reg[0]_i_4_n_0\
    );
\rom_dataP2_reg[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000001510155"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_40_n_0\
    );
\rom_dataP2_reg[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003A3F"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[0]_i_41_n_0\
    );
\rom_dataP2_reg[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400400088888C008"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_5\,
      O => \rom_dataP2_reg[0]_i_42_n_0\
    );
\rom_dataP2_reg[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF101F00F01050"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_5\,
      O => \rom_dataP2_reg[0]_i_43_n_0\
    );
\rom_dataP2_reg[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100019999"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_44_n_0\
    );
\rom_dataP2_reg[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_45_n_0\
    );
\rom_dataP2_reg[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3FF3F3C33BF333"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_46_n_0\
    );
\rom_dataP2_reg[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4505550545154515"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_47_n_0\
    );
\rom_dataP2_reg[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888404F"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_48_n_0\
    );
\rom_dataP2_reg[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010010011111110"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[0]_i_49_n_0\
    );
\rom_dataP2_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_15_n_0\,
      I1 => \rom_dataP2_reg[0]_i_16_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[0]_i_17_n_0\,
      I4 => pixel_y(1),
      I5 => \rom_dataP2_reg[0]_i_18_n_0\,
      O => \rom_dataP2_reg[0]_i_5_n_0\
    );
\rom_dataP2_reg[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[0]_i_50_n_0\
    );
\rom_dataP2_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_19_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[0]_i_20_n_0\,
      I3 => \rom_dataP2_reg[0]_i_21_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[0]_i_6_n_0\
    );
\rom_dataP2_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFDFDFC0C0D0DF"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_22_n_0\,
      I1 => \rom_dataP2_reg[0]_i_23_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[0]_i_24_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \rom_dataP2_reg[0]_i_25_n_0\,
      O => \rom_dataP2_reg[0]_i_7_n_0\
    );
\rom_dataP2_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \rom_dataP2_reg[0]_i_26_n_0\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \rom_dataP2_reg[0]_i_27_n_0\,
      O => \rom_dataP2_reg[0]_i_8_n_0\
    );
\rom_dataP2_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0103010103030103"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[0]_i_9_n_0\
    );
\rom_dataP2_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP2_reg[1]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP2(1)
    );
\rom_dataP2_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_2_n_0\,
      I1 => \rom_dataP2_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP2_reg[1]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP2_reg[1]_i_5_n_0\,
      O => \rom_dataP2_reg[1]_i_1_n_0\
    );
\rom_dataP2_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_29_n_0\,
      I1 => \rom_dataP2_reg[1]_i_30_n_0\,
      O => \rom_dataP2_reg[1]_i_10_n_0\,
      S => \rom_dataP2_reg[1]_i_28_n_0\
    );
\rom_dataP2_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_31_n_0\,
      I1 => \rom_dataP2_reg[1]_i_32_n_0\,
      O => \rom_dataP2_reg[1]_i_11_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_6\
    );
\rom_dataP2_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_33_n_0\,
      I1 => \rom_dataP2_reg[1]_i_34_n_0\,
      O => \rom_dataP2_reg[1]_i_12_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_7\
    );
\rom_dataP2_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAAFCFCF0FF"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_35_n_0\,
      I1 => \rom_dataP2_reg[1]_i_36_n_0\,
      I2 => \rom_dataP2_reg[1]_i_37_n_0\,
      I3 => \rom_dataP2_reg[1]_i_38_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \rom_dataP2_reg[1]_i_39_n_0\,
      O => \rom_dataP2_reg[1]_i_13_n_0\
    );
\rom_dataP2_reg[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_40_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[1]_i_41_n_0\,
      I3 => \rom_dataP2_reg[0]_i_17_n_0\,
      I4 => \rom_dataP2_reg[1]_i_42_n_0\,
      O => \rom_dataP2_reg[1]_i_14_n_0\
    );
\rom_dataP2_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_43_n_0\,
      I1 => \rom_dataP2_reg[1]_i_44_n_0\,
      O => \rom_dataP2_reg[1]_i_15_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_45_n_0\,
      I1 => \rom_dataP2_reg[1]_i_46_n_0\,
      O => \rom_dataP2_reg[1]_i_16_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_47_n_0\,
      I1 => \rom_dataP2_reg[1]_i_48_n_0\,
      O => \rom_dataP2_reg[1]_i_17_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_7\
    );
\rom_dataP2_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_49_n_0\,
      I1 => \rom_dataP2_reg[1]_i_50_n_0\,
      O => \rom_dataP2_reg[1]_i_18_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_51_n_0\,
      I1 => \rom_dataP2_reg[1]_i_52_n_0\,
      O => \rom_dataP2_reg[1]_i_19_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_6_n_0\,
      I1 => \rom_dataP2_reg[1]_i_7_n_0\,
      O => \rom_dataP2_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP2_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_53_n_0\,
      I1 => \rom_dataP2_reg[1]_i_54_n_0\,
      O => \rom_dataP2_reg[1]_i_20_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000414400000400"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_21_n_0\
    );
\rom_dataP2_reg[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020005D000002"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_5\,
      O => \rom_dataP2_reg[1]_i_22_n_0\
    );
\rom_dataP2_reg[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0138002284646118"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_23_n_0\
    );
\rom_dataP2_reg[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4077008100445400"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_24_n_0\
    );
\rom_dataP2_reg[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042003100420019"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_25_n_0\
    );
\rom_dataP2_reg[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022AAAA01000040"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_26_n_0\
    );
\rom_dataP2_reg[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100011000000012"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_27_n_0\
    );
\rom_dataP2_reg[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2AAAA"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_28_n_0\
    );
\rom_dataP2_reg[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0100E3249A09"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[1]_i_29_n_0\
    );
\rom_dataP2_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_8_n_0\,
      I1 => \rom_dataP2_reg[0]_i_8_n_0\,
      I2 => \rom_dataP2_reg[1]_i_9_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[1]_i_10_n_0\,
      O => \rom_dataP2_reg[1]_i_3_n_0\
    );
\rom_dataP2_reg[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000015004056"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_30_n_0\
    );
\rom_dataP2_reg[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000640400448"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_31_n_0\
    );
\rom_dataP2_reg[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040090C102D6"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[1]_i_32_n_0\
    );
\rom_dataP2_reg[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000369781030"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_33_n_0\
    );
\rom_dataP2_reg[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045000000105401"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_34_n_0\
    );
\rom_dataP2_reg[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C180C2C"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_35_n_0\
    );
\rom_dataP2_reg[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000000000445E"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_36_n_0\
    );
\rom_dataP2_reg[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_37_n_0\
    );
\rom_dataP2_reg[1]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9B1BCFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_38_n_0\
    );
\rom_dataP2_reg[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[1]_i_39_n_0\
    );
\rom_dataP2_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_11_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[1]_i_12_n_0\,
      I3 => \rom_dataP2_reg[0]_i_14_n_0\,
      I4 => \rom_dataP2_reg[1]_i_13_n_0\,
      O => \rom_dataP2_reg[1]_i_4_n_0\
    );
\rom_dataP2_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_55_n_0\,
      I1 => \rom_dataP2_reg[1]_i_56_n_0\,
      O => \rom_dataP2_reg[1]_i_40_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_57_n_0\,
      I1 => \rom_dataP2_reg[1]_i_58_n_0\,
      O => \rom_dataP2_reg[1]_i_41_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_6\
    );
\rom_dataP2_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_59_n_0\,
      I1 => \rom_dataP2_reg[1]_i_60_n_0\,
      O => \rom_dataP2_reg[1]_i_42_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10C69E00414C1002"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_43_n_0\
    );
\rom_dataP2_reg[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008447"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_44_n_0\
    );
\rom_dataP2_reg[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1129586060804049"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_45_n_0\
    );
\rom_dataP2_reg[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102010001000200"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[1]_i_46_n_0\
    );
\rom_dataP2_reg[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001B2A020109A00"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_47_n_0\
    );
\rom_dataP2_reg[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040400411005"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_48_n_0\
    );
\rom_dataP2_reg[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"223AA66B90042408"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_49_n_0\
    );
\rom_dataP2_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_14_n_0\,
      I1 => pixel_y(1),
      I2 => \rom_dataP2_reg[1]_i_15_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[1]_i_16_n_0\,
      O => \rom_dataP2_reg[1]_i_5_n_0\
    );
\rom_dataP2_reg[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000103200012022"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[1]_i_50_n_0\
    );
\rom_dataP2_reg[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004A28A00000182"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_51_n_0\
    );
\rom_dataP2_reg[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0640010010060253"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_52_n_0\
    );
\rom_dataP2_reg[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030040080B000004"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_53_n_0\
    );
\rom_dataP2_reg[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C220"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_54_n_0\
    );
\rom_dataP2_reg[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000404220200140"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_55_n_0\
    );
\rom_dataP2_reg[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000004014"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[1]_i_56_n_0\
    );
\rom_dataP2_reg[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000E022D0EC800"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_57_n_0\
    );
\rom_dataP2_reg[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000514001"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[1]_i_58_n_0\
    );
\rom_dataP2_reg[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1298456845A86416"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[1]_i_59_n_0\
    );
\rom_dataP2_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_17_n_0\,
      I1 => \rom_dataP2_reg[0]_i_19_n_0\,
      I2 => \rom_dataP2_reg[1]_i_18_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[1]_i_19_n_0\,
      O => \rom_dataP2_reg[1]_i_6_n_0\
    );
\rom_dataP2_reg[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800011005504"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[1]_i_60_n_0\
    );
\rom_dataP2_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBBBB8B8BB88"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_20_n_0\,
      I1 => pixel_y(0),
      I2 => \rom_dataP2_reg[1]_i_21_n_0\,
      I3 => \rom_dataP2_reg[1]_i_22_n_0\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I5 => \rom_dataP2_reg[1]_i_23_n_0\,
      O => \rom_dataP2_reg[1]_i_7_n_0\
    );
\rom_dataP2_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_24_n_0\,
      I1 => \rom_dataP2_reg[1]_i_25_n_0\,
      O => \rom_dataP2_reg[1]_i_8_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_7\
    );
\rom_dataP2_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[1]_i_26_n_0\,
      I1 => \rom_dataP2_reg[1]_i_27_n_0\,
      O => \rom_dataP2_reg[1]_i_9_n_0\,
      S => \alpha_mem1_inferred__0/i__carry__0_n_5\
    );
\rom_dataP2_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataP2_reg[2]_i_1_n_0\,
      G => \rom_dataP1_reg[0]_i_2_n_0\,
      GE => '1',
      Q => rom_dataP2(2)
    );
\rom_dataP2_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rom_dataP2_reg[2]_i_2_n_0\,
      I1 => \rom_dataP2_reg[2]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => \rom_dataP2_reg[2]_i_4_n_0\,
      I4 => pixel_y(2),
      I5 => \rom_dataP2_reg[2]_i_5_n_0\,
      O => \rom_dataP2_reg[2]_i_1_n_0\
    );
\rom_dataP2_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040444440400006E"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[2]_i_10_n_0\
    );
\rom_dataP2_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_23_n_0\,
      I1 => \rom_dataP2_reg[2]_i_24_n_0\,
      O => \rom_dataP2_reg[2]_i_11_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \rom_dataP2_reg[2]_i_25_n_0\,
      I1 => \rom_dataP2_reg[2]_i_26_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[2]_i_27_n_0\,
      I4 => \rom_dataP2_reg[2]_i_28_n_0\,
      O => \rom_dataP2_reg[2]_i_12_n_0\
    );
\rom_dataP2_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP2_reg[2]_i_29_n_0\,
      I1 => \rom_dataP2_reg[2]_i_30_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[1]_i_42_n_0\,
      I4 => \rom_dataP2_reg[1]_i_41_n_0\,
      I5 => \rom_dataP2_reg[0]_i_17_n_0\,
      O => \rom_dataP2_reg[2]_i_13_n_0\
    );
\rom_dataP2_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20330000"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \rom_dataP2_reg[2]_i_31_n_0\,
      I5 => \rom_dataP2_reg[2]_i_32_n_0\,
      O => \rom_dataP2_reg[2]_i_14_n_0\
    );
\rom_dataP2_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000504908BD"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_15_n_0\
    );
\rom_dataP2_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_33_n_0\,
      I1 => \rom_dataP2_reg[2]_i_34_n_0\,
      O => \rom_dataP2_reg[2]_i_16_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440440A0140100B"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_17_n_0\
    );
\rom_dataP2_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5412460204040243"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[2]_i_18_n_0\
    );
\rom_dataP2_reg[2]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_35_n_0\,
      I1 => \rom_dataP2_reg[2]_i_36_n_0\,
      O => \rom_dataP2_reg[2]_i_19_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_6_n_0\,
      I1 => \rom_dataP2_reg[2]_i_7_n_0\,
      O => \rom_dataP2_reg[2]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataP2_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100444505500000"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_20_n_0\
    );
\rom_dataP2_reg[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B008000A1CFAA"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[2]_i_21_n_0\
    );
\rom_dataP2_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444704551417"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[2]_i_22_n_0\
    );
\rom_dataP2_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030300019CF59DC9"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_23_n_0\
    );
\rom_dataP2_reg[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"850501028405010E"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_24_n_0\
    );
\rom_dataP2_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000305411201240"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_25_n_0\
    );
\rom_dataP2_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_37_n_0\,
      I1 => \rom_dataP2_reg[2]_i_38_n_0\,
      O => \rom_dataP2_reg[2]_i_26_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404020000045243"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_27_n_0\
    );
\rom_dataP2_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_39_n_0\,
      I1 => \rom_dataP2_reg[2]_i_40_n_0\,
      O => \rom_dataP2_reg[2]_i_28_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A020A00020000F8"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[2]_i_29_n_0\
    );
\rom_dataP2_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_9_n_0\,
      I1 => \rom_dataP2_reg[1]_i_8_n_0\,
      I2 => \rom_dataP2_reg[0]_i_8_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[2]_i_8_n_0\,
      I5 => \rom_dataP2_reg[2]_i_9_n_0\,
      O => \rom_dataP2_reg[2]_i_3_n_0\
    );
\rom_dataP2_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_41_n_0\,
      I1 => \rom_dataP2_reg[2]_i_42_n_0\,
      O => \rom_dataP2_reg[2]_i_30_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      O => \rom_dataP2_reg[2]_i_31_n_0\
    );
\rom_dataP2_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_43_n_0\,
      I1 => \rom_dataP2_reg[2]_i_44_n_0\,
      O => \rom_dataP2_reg[2]_i_32_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0F0F70878F"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_33_n_0\
    );
\rom_dataP2_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008E1B0CFF0"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_34_n_0\
    );
\rom_dataP2_reg[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001322203300BEFF"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      O => \rom_dataP2_reg[2]_i_35_n_0\
    );
\rom_dataP2_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C541000445150005"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_36_n_0\
    );
\rom_dataP2_reg[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010105007B6D7B25"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_37_n_0\
    );
\rom_dataP2_reg[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000DDD30CE39"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_38_n_0\
    );
\rom_dataP2_reg[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001332626DBF3"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_39_n_0\
    );
\rom_dataP2_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rom_dataP2_reg[2]_i_10_n_0\,
      I1 => \rom_dataP2_reg[2]_i_11_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[1]_i_13_n_0\,
      I4 => \rom_dataP2_reg[1]_i_12_n_0\,
      I5 => \rom_dataP2_reg[0]_i_14_n_0\,
      O => \rom_dataP2_reg[2]_i_4_n_0\
    );
\rom_dataP2_reg[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000008FB9FD783"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_40_n_0\
    );
\rom_dataP2_reg[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010302039CBF3BC3"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      O => \rom_dataP2_reg[2]_i_41_n_0\
    );
\rom_dataP2_reg[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80048C0C0A061E06"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I4 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_6\,
      O => \rom_dataP2_reg[2]_i_42_n_0\
    );
\rom_dataP2_reg[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F08DE0F0008EF"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I3 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[2]_i_43_n_0\
    );
\rom_dataP2_reg[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050125005051050"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_4\,
      O => \rom_dataP2_reg[2]_i_44_n_0\
    );
\rom_dataP2_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_12_n_0\,
      I1 => \rom_dataP2_reg[2]_i_13_n_0\,
      O => \rom_dataP2_reg[2]_i_5_n_0\,
      S => pixel_y(1)
    );
\rom_dataP2_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FF38FF38FF3800"
    )
        port map (
      I0 => \rom_dataP2_reg[1]_i_18_n_0\,
      I1 => \rom_dataP2_reg[1]_i_17_n_0\,
      I2 => \rom_dataP2_reg[0]_i_19_n_0\,
      I3 => pixel_y(0),
      I4 => \rom_dataP2_reg[2]_i_14_n_0\,
      I5 => \rom_dataP2_reg[2]_i_15_n_0\,
      O => \rom_dataP2_reg[2]_i_6_n_0\
    );
\rom_dataP2_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \rom_dataP2_reg[2]_i_16_n_0\,
      I1 => \rom_dataP2_reg[2]_i_17_n_0\,
      I2 => pixel_y(0),
      I3 => \rom_dataP2_reg[2]_i_18_n_0\,
      I4 => \rom_dataP2_reg[2]_i_19_n_0\,
      I5 => \rom_dataP2_reg[2]_i_20_n_0\,
      O => \rom_dataP2_reg[2]_i_7_n_0\
    );
\rom_dataP2_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataP2_reg[2]_i_21_n_0\,
      I1 => \rom_dataP2_reg[2]_i_22_n_0\,
      O => \rom_dataP2_reg[2]_i_8_n_0\,
      S => \alpha_mem1_inferred__0/i__carry_n_5\
    );
\rom_dataP2_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054320314550763"
    )
        port map (
      I0 => \alpha_mem1_inferred__0/i__carry__0_n_5\,
      I1 => \alpha_mem1_inferred__0/i__carry__0_n_7\,
      I2 => \alpha_mem1_inferred__0/i__carry_n_4\,
      I3 => \alpha_mem1_inferred__0/i__carry_n_6\,
      I4 => \alpha_mem1_inferred__0/i__carry__0_n_6\,
      I5 => \alpha_mem1_inferred__0/i__carry_n_7\,
      O => \rom_dataP2_reg[2]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverScore is
  port (
    n_l_on : out STD_LOGIC;
    gamescore0 : out STD_LOGIC;
    gamescore0_0 : out STD_LOGIC;
    gamescore0_1 : out STD_LOGIC;
    gamescore0_2 : out STD_LOGIC;
    gamescore0_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rgb_next[0]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_x : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rgb_next[20]_INST_0_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_3\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_7_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_8_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g1_b0__35_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__15_i_28_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \g1_b2__23_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g1_b2__23_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b0__5_i_51_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__5_i_51_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_27_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__15_i_33_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__15_i_33_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__15_i_33_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rom_dataZ_reg[0]_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverScore : entity is "gameoverScore";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverScore;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverScore is
  signal A : STD_LOGIC_VECTOR ( 0 to 0 );
  signal B : STD_LOGIC;
  signal \g0_b0__10_n_0\ : STD_LOGIC;
  signal \g0_b0__11_n_0\ : STD_LOGIC;
  signal \g0_b0__12_n_0\ : STD_LOGIC;
  signal \g0_b0__13_n_0\ : STD_LOGIC;
  signal \g0_b0__14_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_10_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_11_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_12_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_13_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_14_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_15_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_16_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_17_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_17_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_17_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_17_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_18_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_19_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_1_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_20_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_21_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_23_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_24_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_25_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_26_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_27_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_28_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_29_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_2_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_30_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_32_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_4\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_5\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_33_n_7\ : STD_LOGIC;
  signal \g0_b0__15_i_36_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_37_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_38_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_39_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_39_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_39_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_39_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_3_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_40_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_42_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_43_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_44_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_45_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_46_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_47_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_4_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_51_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_51_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_51_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_51_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_51_n_4\ : STD_LOGIC;
  signal \g0_b0__15_i_52_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_54_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_55_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_56_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_57_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_58_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_59_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_5_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_5_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_5_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_5_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_60_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_61_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_63_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_64_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_65_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_66_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_67_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_5\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_6_n_7\ : STD_LOGIC;
  signal \g0_b0__15_i_8_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_8_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_8_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_8_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_9_n_0\ : STD_LOGIC;
  signal \g0_b0__15_n_0\ : STD_LOGIC;
  signal \g0_b0__16_n_0\ : STD_LOGIC;
  signal \g0_b0__17_n_0\ : STD_LOGIC;
  signal \g0_b0__18_n_0\ : STD_LOGIC;
  signal \g0_b0__19_n_0\ : STD_LOGIC;
  signal \g0_b0__20_n_0\ : STD_LOGIC;
  signal \g0_b0__21_n_0\ : STD_LOGIC;
  signal \g0_b0__22_n_0\ : STD_LOGIC;
  signal \g0_b0__23_n_0\ : STD_LOGIC;
  signal \g0_b0__24_n_0\ : STD_LOGIC;
  signal \g0_b0__25_n_0\ : STD_LOGIC;
  signal \g0_b0__26_n_0\ : STD_LOGIC;
  signal \g0_b0__27_n_0\ : STD_LOGIC;
  signal \g0_b0__28_n_0\ : STD_LOGIC;
  signal \g0_b0__29_n_0\ : STD_LOGIC;
  signal \g0_b0__30_n_0\ : STD_LOGIC;
  signal \g0_b0__31_n_0\ : STD_LOGIC;
  signal \g0_b0__32_n_0\ : STD_LOGIC;
  signal \g0_b0__33_n_0\ : STD_LOGIC;
  signal \g0_b0__34_i_1_n_0\ : STD_LOGIC;
  signal \g0_b0__34_n_0\ : STD_LOGIC;
  signal \g0_b0__35_n_0\ : STD_LOGIC;
  signal \g0_b0__36_n_0\ : STD_LOGIC;
  signal \g0_b0__37_n_0\ : STD_LOGIC;
  signal \g0_b0__38_n_0\ : STD_LOGIC;
  signal \g0_b0__39_n_0\ : STD_LOGIC;
  signal \g0_b0__3_n_0\ : STD_LOGIC;
  signal \g0_b0__40_n_0\ : STD_LOGIC;
  signal \g0_b0__41_n_0\ : STD_LOGIC;
  signal \g0_b0__42_n_0\ : STD_LOGIC;
  signal \g0_b0__43_n_0\ : STD_LOGIC;
  signal \g0_b0__44_i_1_n_0\ : STD_LOGIC;
  signal \g0_b0__44_n_0\ : STD_LOGIC;
  signal \g0_b0__45_n_0\ : STD_LOGIC;
  signal \g0_b0__47_n_0\ : STD_LOGIC;
  signal \g0_b0__52_n_0\ : STD_LOGIC;
  signal \g0_b0__58_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_100_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_101_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_103_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_104_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_105_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_106_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_27_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_27_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_27_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_2_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_31_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_31_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_31_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_31_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_32_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_33_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_3_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_4_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_51_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_51_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_51_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_51_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_52_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_53_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_54_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_55_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_58_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_58_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_58_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_58_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_59_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_86_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_86_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_86_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_86_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_87_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_88_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_89_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_8_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_8_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_90_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_99_n_0\ : STD_LOGIC;
  signal \g0_b0__5_n_0\ : STD_LOGIC;
  signal \g0_b0__67_n_0\ : STD_LOGIC;
  signal \g0_b0__69_n_0\ : STD_LOGIC;
  signal \g0_b0__6_n_0\ : STD_LOGIC;
  signal \g0_b0__7_n_0\ : STD_LOGIC;
  signal \g0_b0__8_n_0\ : STD_LOGIC;
  signal \g0_b0__9_n_0\ : STD_LOGIC;
  signal \g0_b1__10_n_0\ : STD_LOGIC;
  signal \g0_b1__11_n_0\ : STD_LOGIC;
  signal \g0_b1__12_n_0\ : STD_LOGIC;
  signal \g0_b1__13_n_0\ : STD_LOGIC;
  signal \g0_b1__14_n_0\ : STD_LOGIC;
  signal \g0_b1__15_n_0\ : STD_LOGIC;
  signal \g0_b1__16_n_0\ : STD_LOGIC;
  signal \g0_b1__17_n_0\ : STD_LOGIC;
  signal \g0_b1__18_n_0\ : STD_LOGIC;
  signal \g0_b1__19_n_0\ : STD_LOGIC;
  signal \g0_b1__1_n_0\ : STD_LOGIC;
  signal \g0_b1__20_n_0\ : STD_LOGIC;
  signal \g0_b1__21_n_0\ : STD_LOGIC;
  signal \g0_b1__22_n_0\ : STD_LOGIC;
  signal \g0_b1__23_n_0\ : STD_LOGIC;
  signal \g0_b1__24_n_0\ : STD_LOGIC;
  signal \g0_b1__25_n_0\ : STD_LOGIC;
  signal \g0_b1__26_n_0\ : STD_LOGIC;
  signal \g0_b1__27_n_0\ : STD_LOGIC;
  signal \g0_b1__28_n_0\ : STD_LOGIC;
  signal \g0_b1__29_n_0\ : STD_LOGIC;
  signal \g0_b1__30_n_0\ : STD_LOGIC;
  signal \g0_b1__31_n_0\ : STD_LOGIC;
  signal \g0_b1__32_n_0\ : STD_LOGIC;
  signal \g0_b1__33_n_0\ : STD_LOGIC;
  signal \g0_b1__34_n_0\ : STD_LOGIC;
  signal \g0_b1__35_n_0\ : STD_LOGIC;
  signal \g0_b1__36_n_0\ : STD_LOGIC;
  signal \g0_b1__37_n_0\ : STD_LOGIC;
  signal \g0_b1__38_n_0\ : STD_LOGIC;
  signal \g0_b1__39_n_0\ : STD_LOGIC;
  signal \g0_b1__3_n_0\ : STD_LOGIC;
  signal \g0_b1__40_n_0\ : STD_LOGIC;
  signal \g0_b1__41_n_0\ : STD_LOGIC;
  signal \g0_b1__42_n_0\ : STD_LOGIC;
  signal \g0_b1__43_n_0\ : STD_LOGIC;
  signal \g0_b1__44_n_0\ : STD_LOGIC;
  signal \g0_b1__45_n_0\ : STD_LOGIC;
  signal \g0_b1__46_n_0\ : STD_LOGIC;
  signal \g0_b1__47_n_0\ : STD_LOGIC;
  signal \g0_b1__48_n_0\ : STD_LOGIC;
  signal \g0_b1__49_n_0\ : STD_LOGIC;
  signal \g0_b1__4_n_0\ : STD_LOGIC;
  signal \g0_b1__50_n_0\ : STD_LOGIC;
  signal \g0_b1__52_n_0\ : STD_LOGIC;
  signal \g0_b1__53_n_0\ : STD_LOGIC;
  signal \g0_b1__54_n_0\ : STD_LOGIC;
  signal \g0_b1__55_n_0\ : STD_LOGIC;
  signal \g0_b1__56_n_0\ : STD_LOGIC;
  signal \g0_b1__57_n_0\ : STD_LOGIC;
  signal \g0_b1__59_n_0\ : STD_LOGIC;
  signal \g0_b1__5_n_0\ : STD_LOGIC;
  signal \g0_b1__61_n_0\ : STD_LOGIC;
  signal \g0_b1__6_n_0\ : STD_LOGIC;
  signal \g0_b1__7_n_0\ : STD_LOGIC;
  signal \g0_b1__8_n_0\ : STD_LOGIC;
  signal \g0_b1__9_n_0\ : STD_LOGIC;
  signal \g0_b2__10_n_0\ : STD_LOGIC;
  signal \g0_b2__11_n_0\ : STD_LOGIC;
  signal \g0_b2__12_n_0\ : STD_LOGIC;
  signal \g0_b2__13_n_0\ : STD_LOGIC;
  signal \g0_b2__14_n_0\ : STD_LOGIC;
  signal \g0_b2__15_n_0\ : STD_LOGIC;
  signal \g0_b2__16_n_0\ : STD_LOGIC;
  signal \g0_b2__17_n_0\ : STD_LOGIC;
  signal \g0_b2__18_n_0\ : STD_LOGIC;
  signal \g0_b2__19_n_0\ : STD_LOGIC;
  signal \g0_b2__1_n_0\ : STD_LOGIC;
  signal \g0_b2__20_n_0\ : STD_LOGIC;
  signal \g0_b2__21_n_0\ : STD_LOGIC;
  signal \g0_b2__22_n_0\ : STD_LOGIC;
  signal \g0_b2__23_n_0\ : STD_LOGIC;
  signal \g0_b2__24_n_0\ : STD_LOGIC;
  signal \g0_b2__25_n_0\ : STD_LOGIC;
  signal \g0_b2__26_n_0\ : STD_LOGIC;
  signal \g0_b2__27_n_0\ : STD_LOGIC;
  signal \g0_b2__28_n_0\ : STD_LOGIC;
  signal \g0_b2__29_n_0\ : STD_LOGIC;
  signal \g0_b2__2_n_0\ : STD_LOGIC;
  signal \g0_b2__30_n_0\ : STD_LOGIC;
  signal \g0_b2__31_n_0\ : STD_LOGIC;
  signal \g0_b2__32_n_0\ : STD_LOGIC;
  signal \g0_b2__33_n_0\ : STD_LOGIC;
  signal \g0_b2__34_n_0\ : STD_LOGIC;
  signal \g0_b2__35_n_0\ : STD_LOGIC;
  signal \g0_b2__36_n_0\ : STD_LOGIC;
  signal \g0_b2__37_n_0\ : STD_LOGIC;
  signal \g0_b2__38_n_0\ : STD_LOGIC;
  signal \g0_b2__39_n_0\ : STD_LOGIC;
  signal \g0_b2__3_n_0\ : STD_LOGIC;
  signal \g0_b2__40_n_0\ : STD_LOGIC;
  signal \g0_b2__41_n_0\ : STD_LOGIC;
  signal \g0_b2__42_n_0\ : STD_LOGIC;
  signal \g0_b2__43_n_0\ : STD_LOGIC;
  signal \g0_b2__44_n_0\ : STD_LOGIC;
  signal \g0_b2__45_n_0\ : STD_LOGIC;
  signal \g0_b2__46_n_0\ : STD_LOGIC;
  signal \g0_b2__47_n_0\ : STD_LOGIC;
  signal \g0_b2__48_n_0\ : STD_LOGIC;
  signal \g0_b2__49_n_0\ : STD_LOGIC;
  signal \g0_b2__4_n_0\ : STD_LOGIC;
  signal \g0_b2__51_n_0\ : STD_LOGIC;
  signal \g0_b2__54_n_0\ : STD_LOGIC;
  signal \g0_b2__57_n_0\ : STD_LOGIC;
  signal \g0_b2__58_n_0\ : STD_LOGIC;
  signal \g0_b2__5_n_0\ : STD_LOGIC;
  signal \g0_b2__60_n_0\ : STD_LOGIC;
  signal \g0_b2__6_n_0\ : STD_LOGIC;
  signal \g0_b2__7_n_0\ : STD_LOGIC;
  signal \g0_b2__8_n_0\ : STD_LOGIC;
  signal \g0_b2__9_n_0\ : STD_LOGIC;
  signal \g1_b0__0_n_0\ : STD_LOGIC;
  signal \g1_b0__10_n_0\ : STD_LOGIC;
  signal \g1_b0__11_n_0\ : STD_LOGIC;
  signal \g1_b0__12_n_0\ : STD_LOGIC;
  signal \g1_b0__13_n_0\ : STD_LOGIC;
  signal \g1_b0__14_n_0\ : STD_LOGIC;
  signal \g1_b0__15_n_0\ : STD_LOGIC;
  signal \g1_b0__16_n_0\ : STD_LOGIC;
  signal \g1_b0__17_n_0\ : STD_LOGIC;
  signal \g1_b0__18_n_0\ : STD_LOGIC;
  signal \g1_b0__19_n_0\ : STD_LOGIC;
  signal \g1_b0__1_n_0\ : STD_LOGIC;
  signal \g1_b0__20_n_0\ : STD_LOGIC;
  signal \g1_b0__21_n_0\ : STD_LOGIC;
  signal \g1_b0__22_n_0\ : STD_LOGIC;
  signal \g1_b0__23_n_0\ : STD_LOGIC;
  signal \g1_b0__25_n_0\ : STD_LOGIC;
  signal \g1_b0__27_n_0\ : STD_LOGIC;
  signal \g1_b0__29_n_0\ : STD_LOGIC;
  signal \g1_b0__2_n_0\ : STD_LOGIC;
  signal \g1_b0__31_n_0\ : STD_LOGIC;
  signal \g1_b0__33_n_0\ : STD_LOGIC;
  signal \g1_b0__35_n_0\ : STD_LOGIC;
  signal \g1_b0__36_n_0\ : STD_LOGIC;
  signal \g1_b0__38_n_0\ : STD_LOGIC;
  signal \g1_b0__3_n_0\ : STD_LOGIC;
  signal \g1_b0__40_n_0\ : STD_LOGIC;
  signal \g1_b0__42_n_0\ : STD_LOGIC;
  signal \g1_b0__44_n_0\ : STD_LOGIC;
  signal \g1_b0__46_n_0\ : STD_LOGIC;
  signal \g1_b0__4_n_0\ : STD_LOGIC;
  signal \g1_b0__5_n_0\ : STD_LOGIC;
  signal \g1_b0__6_n_0\ : STD_LOGIC;
  signal \g1_b0__7_n_0\ : STD_LOGIC;
  signal \g1_b0__8_n_0\ : STD_LOGIC;
  signal \g1_b0__9_n_0\ : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal \g1_b1__0_n_0\ : STD_LOGIC;
  signal \g1_b1__10_n_0\ : STD_LOGIC;
  signal \g1_b1__11_n_0\ : STD_LOGIC;
  signal \g1_b1__12_n_0\ : STD_LOGIC;
  signal \g1_b1__13_n_0\ : STD_LOGIC;
  signal \g1_b1__14_n_0\ : STD_LOGIC;
  signal \g1_b1__15_n_0\ : STD_LOGIC;
  signal \g1_b1__16_n_0\ : STD_LOGIC;
  signal \g1_b1__17_n_0\ : STD_LOGIC;
  signal \g1_b1__18_n_0\ : STD_LOGIC;
  signal \g1_b1__19_n_0\ : STD_LOGIC;
  signal \g1_b1__1_n_0\ : STD_LOGIC;
  signal \g1_b1__21_n_0\ : STD_LOGIC;
  signal \g1_b1__23_n_0\ : STD_LOGIC;
  signal \g1_b1__25_n_0\ : STD_LOGIC;
  signal \g1_b1__27_n_0\ : STD_LOGIC;
  signal \g1_b1__29_n_0\ : STD_LOGIC;
  signal \g1_b1__2_n_0\ : STD_LOGIC;
  signal \g1_b1__31_n_0\ : STD_LOGIC;
  signal \g1_b1__33_n_0\ : STD_LOGIC;
  signal \g1_b1__3_n_0\ : STD_LOGIC;
  signal \g1_b1__4_n_0\ : STD_LOGIC;
  signal \g1_b1__5_n_0\ : STD_LOGIC;
  signal \g1_b1__6_n_0\ : STD_LOGIC;
  signal \g1_b1__7_n_0\ : STD_LOGIC;
  signal \g1_b1__8_n_0\ : STD_LOGIC;
  signal \g1_b1__9_n_0\ : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal \g1_b2__0_n_0\ : STD_LOGIC;
  signal \g1_b2__10_n_0\ : STD_LOGIC;
  signal \g1_b2__11_n_0\ : STD_LOGIC;
  signal \g1_b2__12_n_0\ : STD_LOGIC;
  signal \g1_b2__13_n_0\ : STD_LOGIC;
  signal \g1_b2__14_n_0\ : STD_LOGIC;
  signal \g1_b2__15_n_0\ : STD_LOGIC;
  signal \g1_b2__16_n_0\ : STD_LOGIC;
  signal \g1_b2__17_n_0\ : STD_LOGIC;
  signal \g1_b2__18_n_0\ : STD_LOGIC;
  signal \g1_b2__19_n_0\ : STD_LOGIC;
  signal \g1_b2__1_n_0\ : STD_LOGIC;
  signal \g1_b2__20_n_0\ : STD_LOGIC;
  signal \g1_b2__21_n_0\ : STD_LOGIC;
  signal \g1_b2__22_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_1_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_2_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_3_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_6_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_7_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_8_n_0\ : STD_LOGIC;
  signal \g1_b2__23_n_0\ : STD_LOGIC;
  signal \g1_b2__25_n_0\ : STD_LOGIC;
  signal \g1_b2__27_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_10_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_11_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_12_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_13_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_14_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_1_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_2_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_3_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_4_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_5_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_6_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_7_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_8_n_0\ : STD_LOGIC;
  signal \g1_b2__29_i_9_n_0\ : STD_LOGIC;
  signal \g1_b2__29_n_0\ : STD_LOGIC;
  signal \g1_b2__2_n_0\ : STD_LOGIC;
  signal \g1_b2__31_n_0\ : STD_LOGIC;
  signal \g1_b2__33_n_0\ : STD_LOGIC;
  signal \g1_b2__35_n_0\ : STD_LOGIC;
  signal \g1_b2__37_n_0\ : STD_LOGIC;
  signal \g1_b2__39_n_0\ : STD_LOGIC;
  signal \g1_b2__3_n_0\ : STD_LOGIC;
  signal \g1_b2__41_n_0\ : STD_LOGIC;
  signal \g1_b2__43_n_0\ : STD_LOGIC;
  signal \g1_b2__45_n_0\ : STD_LOGIC;
  signal \g1_b2__4_n_0\ : STD_LOGIC;
  signal \g1_b2__5_n_0\ : STD_LOGIC;
  signal \g1_b2__6_n_0\ : STD_LOGIC;
  signal \g1_b2__7_n_0\ : STD_LOGIC;
  signal \g1_b2__8_n_0\ : STD_LOGIC;
  signal \g1_b2__9_n_0\ : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal \^gamescore0\ : STD_LOGIC;
  signal \^gamescore0_0\ : STD_LOGIC;
  signal \^gamescore0_1\ : STD_LOGIC;
  signal \^gamescore0_2\ : STD_LOGIC;
  signal \^gamescore0_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gamescore0_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gamescore0_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gamescore0_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gamescore0_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__i_10_n_0\ : STD_LOGIC;
  signal \i__i_11_n_0\ : STD_LOGIC;
  signal \i__i_12_n_0\ : STD_LOGIC;
  signal \i__i_13_n_0\ : STD_LOGIC;
  signal \i__i_14_n_0\ : STD_LOGIC;
  signal \i__i_15_n_0\ : STD_LOGIC;
  signal \i__i_16_n_0\ : STD_LOGIC;
  signal \i__i_17_n_0\ : STD_LOGIC;
  signal \i__i_18_n_0\ : STD_LOGIC;
  signal \i__i_19_n_0\ : STD_LOGIC;
  signal \i__i_1__0_n_0\ : STD_LOGIC;
  signal \i__i_1_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \i__i_5_n_0\ : STD_LOGIC;
  signal \i__i_6_n_0\ : STD_LOGIC;
  signal \i__i_7_n_0\ : STD_LOGIC;
  signal \i__i_8_n_0\ : STD_LOGIC;
  signal \i__i_9_n_0\ : STD_LOGIC;
  signal num_mem3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \num_mem_inferred__15/rom_dataT_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \num_mem_inferred__19/rom_dataT_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \num_mem_inferred__27/rom_dataTH_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \num_mem_inferred__31/rom_dataTH_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \num_mem_inferred__39/i_/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__40/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__43/i_/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__44/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__51/i_/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__52/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__55/i_/i__n_0\ : STD_LOGIC;
  signal \num_mem_inferred__56/i__n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal rom_dataF : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rom_dataFI : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataFI_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataFI_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataF_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal rom_dataO : STD_LOGIC_VECTOR ( 1 to 2 );
  signal \rom_dataO_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rom_dataT : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rom_dataTH : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataTH_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataTH_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rom_dataT_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal rom_dataZ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rom_dataZ_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom_dataZ_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_g0_b0__15_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g0_b0__15_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_g0_b0__15_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__15_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__5_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g0_b0__10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \g0_b0__13\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \g0_b0__14\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \g0_b0__15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b0__15_i_31\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \g0_b0__15_i_32\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \g0_b0__15_i_34\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \g0_b0__15_i_35\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \g0_b0__15_i_37\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \g0_b0__15_i_38\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \g0_b0__15_i_67\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \g0_b0__15_i_7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \g0_b0__16\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \g0_b0__19\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \g0_b0__20\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \g0_b0__23\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \g0_b0__24\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \g0_b0__25\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \g0_b0__26\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g0_b0__29\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \g0_b0__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g0_b0__30\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g0_b0__33\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \g0_b0__34\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \g0_b0__35\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \g0_b0__36\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b0__39\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \g0_b0__3_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \g0_b0__40\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \g0_b0__43\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \g0_b0__44\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \g0_b0__45\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \g0_b0__47\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \g0_b0__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \g0_b0__52\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \g0_b0__58\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \g0_b0__5_i_10\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \g0_b0__5_i_9\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \g0_b0__6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \g0_b0__67\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \g0_b0__69\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \g0_b0__9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \g0_b1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g0_b1__10\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \g0_b1__11\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \g0_b1__12\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \g0_b1__13\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \g0_b1__14\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \g0_b1__15\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \g0_b1__16\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \g0_b1__17\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \g0_b1__18\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \g0_b1__19\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \g0_b1__1_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \g0_b1__20\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \g0_b1__21\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \g0_b1__22\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \g0_b1__23\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \g0_b1__24\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \g0_b1__25\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \g0_b1__26\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \g0_b1__27\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \g0_b1__28\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g0_b1__29\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \g0_b1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \g0_b1__30\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g0_b1__31\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \g0_b1__32\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g0_b1__33\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \g0_b1__34\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g0_b1__35\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b1__36\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g0_b1__37\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \g0_b1__38\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \g0_b1__39\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \g0_b1__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \g0_b1__40\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \g0_b1__41\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \g0_b1__42\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \g0_b1__43\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \g0_b1__44\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b1__45\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g0_b1__46\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \g0_b1__47\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \g0_b1__48\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g0_b1__49\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \g0_b1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \g0_b1__50\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \g0_b1__52\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \g0_b1__53\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \g0_b1__54\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \g0_b1__55\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \g0_b1__56\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \g0_b1__57\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \g0_b1__59\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \g0_b1__6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \g0_b1__61\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \g0_b1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \g0_b1__8\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \g0_b1__9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \g0_b2__10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \g0_b2__11\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \g0_b2__12\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \g0_b2__13\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \g0_b2__14\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \g0_b2__15\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \g0_b2__16\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \g0_b2__17\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \g0_b2__18\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \g0_b2__19\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \g0_b2__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \g0_b2__20\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b2__21\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \g0_b2__22\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \g0_b2__23\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \g0_b2__24\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \g0_b2__25\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \g0_b2__26\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \g0_b2__27\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \g0_b2__28\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g0_b2__29\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \g0_b2__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \g0_b2__30\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g0_b2__31\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \g0_b2__32\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g0_b2__33\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b2__34\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g0_b2__35\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g0_b2__36\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \g0_b2__37\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \g0_b2__38\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \g0_b2__39\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \g0_b2__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \g0_b2__40\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \g0_b2__41\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g0_b2__42\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b2__43\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \g0_b2__44\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \g0_b2__45\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \g0_b2__46\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \g0_b2__47\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \g0_b2__48\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \g0_b2__49\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g0_b2__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \g0_b2__51\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g0_b2__54\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \g0_b2__57\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \g0_b2__58\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \g0_b2__6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \g0_b2__60\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \g0_b2__7\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \g0_b2__8\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \g0_b2__9\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of g1_b0 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \g1_b0__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \g1_b0__11\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \g1_b0__12\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \g1_b0__17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \g1_b0__18\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \g1_b0__23\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g1_b0__25\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \g1_b0__27\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \g1_b0__29\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \g1_b0__31\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \g1_b0__33\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \g1_b0__36\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \g1_b0__38\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \g1_b0__40\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \g1_b0__42\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \g1_b0__44\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g1_b0__46\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g1_b0__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \g1_b0__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of g1_b1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \g1_b1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \g1_b1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \g1_b1__10\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g1_b1__11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \g1_b1__12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \g1_b1__13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \g1_b1__14\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \g1_b1__15\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \g1_b1__16\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g1_b1__17\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \g1_b1__18\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \g1_b1__19\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g1_b1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \g1_b1__21\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \g1_b1__23\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \g1_b1__25\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \g1_b1__27\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \g1_b1__29\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \g1_b1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \g1_b1__31\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g1_b1__33\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g1_b1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \g1_b1__5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \g1_b1__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \g1_b1__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \g1_b1__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \g1_b1__9\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of g1_b2 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \g1_b2__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \g1_b2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \g1_b2__10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \g1_b2__11\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \g1_b2__12\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g1_b2__13\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \g1_b2__14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g1_b2__15\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \g1_b2__16\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g1_b2__17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \g1_b2__18\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \g1_b2__19\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g1_b2__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \g1_b2__20\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \g1_b2__21\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \g1_b2__22\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g1_b2__23\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \g1_b2__25\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \g1_b2__27\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \g1_b2__29\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \g1_b2__29_i_13\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \g1_b2__29_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \g1_b2__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \g1_b2__31\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \g1_b2__33\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \g1_b2__35\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \g1_b2__37\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \g1_b2__39\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \g1_b2__4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \g1_b2__41\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \g1_b2__43\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g1_b2__45\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g1_b2__5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \g1_b2__6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \g1_b2__7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \g1_b2__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \g1_b2__9\ : label is "soft_lutpair193";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \rom_dataFI_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataFI_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataFI_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataF_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataF_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataF_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataO_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataTH_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataTH_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataTH_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataT_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataZ_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataZ_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \rom_dataZ_reg[2]\ : label is "LD";
begin
  gamescore0 <= \^gamescore0\;
  gamescore0_0 <= \^gamescore0_0\;
  gamescore0_1 <= \^gamescore0_1\;
  gamescore0_2 <= \^gamescore0_2\;
  gamescore0_3(0) <= \^gamescore0_3\(0);
  gamescore0_4(1 downto 0) <= \^gamescore0_4\(1 downto 0);
  gamescore0_5(3 downto 0) <= \^gamescore0_5\(3 downto 0);
  gamescore0_6(3 downto 0) <= \^gamescore0_6\(3 downto 0);
  gamescore0_7(3 downto 0) <= \^gamescore0_7\(3 downto 0);
\g0_b0__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA3"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__10_n_0\
    );
\g0_b0__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB1"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__11_n_0\
    );
\g0_b0__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FB1"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__12_n_0\
    );
\g0_b0__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFB1"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__13_n_0\
    );
\g0_b0__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD1"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__14_n_0\
    );
\g0_b0__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEC7"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__15_n_0\
    );
\g0_b0__15_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAE55554151"
    )
        port map (
      I0 => \g0_b0__15_i_5_n_0\,
      I1 => \g0_b0__15_i_6_n_0\,
      I2 => \g0_b0__15_i_6_n_5\,
      I3 => \g0_b0__15_i_6_n_6\,
      I4 => num_mem3(9),
      I5 => \g0_b0__15_i_6_n_7\,
      O => \g0_b0__15_i_1_n_0\
    );
\g0_b0__15_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006660006600660"
    )
        port map (
      I0 => \g0_b0__15_i_32_n_0\,
      I1 => \g0_b0__15_i_33_n_4\,
      I2 => \g0_b0__15_i_6_n_6\,
      I3 => \g0_b0__15_i_6_n_5\,
      I4 => \g0_b0__15_i_6_n_0\,
      I5 => \g0_b0__15_i_6_n_7\,
      O => \g0_b0__15_i_10_n_0\
    );
\g0_b0__15_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AFF"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_6\,
      I1 => \g0_b0__15_i_6_n_0\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => num_mem3(6),
      O => \g0_b0__15_i_11_n_0\
    );
\g0_b0__15_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_0\,
      I1 => \g0_b0__15_i_6_n_7\,
      I2 => num_mem3(5),
      O => \g0_b0__15_i_12_n_0\
    );
\g0_b0__15_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"542ADD40ABD522BF"
    )
        port map (
      I0 => num_mem3(8),
      I1 => \g0_b0__15_i_6_n_6\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => \g0_b0__15_i_6_n_5\,
      I4 => \g0_b0__15_i_6_n_0\,
      I5 => num_mem3(9),
      O => \g0_b0__15_i_13_n_0\
    );
\g0_b0__15_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E1791C881E86E37"
    )
        port map (
      I0 => \g0_b0__15_i_36_n_0\,
      I1 => \g0_b0__15_i_6_n_6\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => \g0_b0__15_i_6_n_5\,
      I4 => \g0_b0__15_i_6_n_0\,
      I5 => num_mem3(8),
      O => \g0_b0__15_i_14_n_0\
    );
\g0_b0__15_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D72828D728D7D728"
    )
        port map (
      I0 => num_mem3(6),
      I1 => \g0_b0__15_i_37_n_0\,
      I2 => \g0_b0__15_i_6_n_6\,
      I3 => \g0_b0__15_i_33_n_4\,
      I4 => \g0_b0__15_i_32_n_0\,
      I5 => \g0_b0__15_i_38_n_0\,
      O => \g0_b0__15_i_15_n_0\
    );
\g0_b0__15_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => num_mem3(5),
      I1 => \g0_b0__15_i_6_n_0\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => \g0_b0__15_i_6_n_6\,
      I4 => num_mem3(6),
      O => \g0_b0__15_i_16_n_0\
    );
\g0_b0__15_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_39_n_0\,
      CO(3) => \g0_b0__15_i_17_n_0\,
      CO(2) => \g0_b0__15_i_17_n_1\,
      CO(1) => \g0_b0__15_i_17_n_2\,
      CO(0) => \g0_b0__15_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_40_n_0\,
      DI(2) => num_mem3(7),
      DI(1) => \g0_b0__15_i_42_n_0\,
      DI(0) => \g0_b0__15_i_43_n_0\,
      O(3 downto 0) => \NLW_g0_b0__15_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_44_n_0\,
      S(2) => \g0_b0__15_i_45_n_0\,
      S(1) => \g0_b0__15_i_46_n_0\,
      S(0) => \g0_b0__15_i_47_n_0\
    );
\g0_b0__15_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \g0_b0__15_i_28_0\(0),
      I1 => \g0_b0__15_i_23_n_0\,
      I2 => \g0_b0__15_i_28_0\(1),
      O => \g0_b0__15_i_18_n_0\
    );
\g0_b0__15_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \g0_b0__15_i_28_0\(0),
      I1 => \g0_b0__15_i_23_n_0\,
      I2 => \g0_b0__15_i_28_0\(1),
      O => \g0_b0__15_i_19_n_0\
    );
\g0_b0__15_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550110AAAAFEFF"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_7\,
      I1 => num_mem3(9),
      I2 => \g0_b0__15_i_6_n_5\,
      I3 => \g0_b0__15_i_6_n_0\,
      I4 => \g0_b0__15_i_5_n_0\,
      I5 => \g0_b0__15_i_6_n_6\,
      O => \g0_b0__15_i_2_n_0\
    );
\g0_b0__15_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g0_b0__15_i_23_n_0\,
      I1 => \g0_b0__15_i_28_0\(0),
      O => \g0_b0__15_i_20_n_0\
    );
\g0_b0__15_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A65"
    )
        port map (
      I0 => \g0_b0__15_i_28_0\(1),
      I1 => \g0_b0__15_i_28_0\(0),
      I2 => \g0_b0__15_i_33_n_4\,
      I3 => \g0_b0__15_i_32_n_0\,
      O => \g0_b0__15_i_21_n_0\
    );
\g0_b0__15_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_5\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_51_n_4\,
      I4 => \g0_b0__15_i_52_n_0\,
      I5 => \g0_b0__15_i_33_n_4\,
      O => \g0_b0__15_i_23_n_0\
    );
\g0_b0__15_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_5\,
      I1 => num_mem3(4),
      O => \g0_b0__15_i_24_n_0\
    );
\g0_b0__15_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_6_n_6\,
      O => \g0_b0__15_i_25_n_0\
    );
\g0_b0__15_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_7\,
      I1 => num_mem3(2),
      O => \g0_b0__15_i_26_n_0\
    );
\g0_b0__15_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => num_mem3(4),
      I1 => \g0_b0__15_i_6_n_5\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => \g0_b0__15_i_6_n_0\,
      I4 => num_mem3(5),
      O => \g0_b0__15_i_27_n_0\
    );
\g0_b0__15_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_6\,
      I1 => \g0_b0__15_i_52_n_0\,
      I2 => \g0_b0__15_i_51_n_4\,
      I3 => \g0_b0__15_i_33_n_7\,
      I4 => \g0_b0__15_i_6_n_5\,
      O => \g0_b0__15_i_28_n_0\
    );
\g0_b0__15_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => num_mem3(2),
      I3 => \g0_b0__15_i_6_n_7\,
      I4 => \g0_b0__15_i_6_n_6\,
      O => \g0_b0__15_i_29_n_0\
    );
\g0_b0__15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCE7775332388A8"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_6\,
      I1 => \g0_b0__15_i_5_n_0\,
      I2 => \g0_b0__15_i_6_n_0\,
      I3 => num_mem3(9),
      I4 => \g0_b0__15_i_6_n_7\,
      I5 => \g0_b0__15_i_6_n_5\,
      O => \g0_b0__15_i_3_n_0\
    );
\g0_b0__15_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_mem3(2),
      I1 => \g0_b0__15_i_6_n_7\,
      O => \g0_b0__15_i_30_n_0\
    );
\g0_b0__15_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g0_b0__15_i_23_n_0\,
      I1 => \g0_b0__15_i_28_0\(0),
      O => num_mem3(8)
    );
\g0_b0__15_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_33_n_5\,
      I4 => \g0_b0__15_i_33_n_6\,
      O => \g0_b0__15_i_32_n_0\
    );
\g0_b0__15_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_51_n_0\,
      CO(3) => gamescore0_11(0),
      CO(2) => \g0_b0__15_i_33_n_1\,
      CO(1) => \g0_b0__15_i_33_n_2\,
      CO(0) => \g0_b0__15_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => P(7 downto 4),
      O(3) => \g0_b0__15_i_33_n_4\,
      O(2) => \g0_b0__15_i_33_n_5\,
      O(1) => \g0_b0__15_i_33_n_6\,
      O(0) => \g0_b0__15_i_33_n_7\,
      S(3) => \g0_b0__15_i_54_n_0\,
      S(2) => \g0_b0__15_i_55_n_0\,
      S(1) => \g0_b0__15_i_56_n_0\,
      S(0) => \g0_b0__15_i_57_n_0\
    );
\g0_b0__15_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_7\,
      I2 => \g0_b0__15_i_51_n_4\,
      I3 => \g0_b0__15_i_52_n_0\,
      I4 => \g0_b0__15_i_33_n_5\,
      O => num_mem3(6)
    );
\g0_b0__15_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_33_n_6\,
      O => num_mem3(5)
    );
\g0_b0__15_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995555555555555"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_4\,
      I1 => \g0_b0__15_i_52_n_0\,
      I2 => \g0_b0__15_i_51_n_4\,
      I3 => \g0_b0__15_i_33_n_7\,
      I4 => \g0_b0__15_i_33_n_5\,
      I5 => \g0_b0__15_i_33_n_6\,
      O => \g0_b0__15_i_36_n_0\
    );
\g0_b0__15_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_0\,
      I1 => \g0_b0__15_i_6_n_7\,
      O => \g0_b0__15_i_37_n_0\
    );
\g0_b0__15_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A87"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_7\,
      I1 => \g0_b0__15_i_6_n_0\,
      I2 => \g0_b0__15_i_6_n_5\,
      I3 => \g0_b0__15_i_6_n_6\,
      O => \g0_b0__15_i_38_n_0\
    );
\g0_b0__15_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__15_i_39_n_0\,
      CO(2) => \g0_b0__15_i_39_n_1\,
      CO(1) => \g0_b0__15_i_39_n_2\,
      CO(0) => \g0_b0__15_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_58_n_0\,
      DI(2) => num_mem3(1),
      DI(1) => num_mem3(2),
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b0__15_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_59_n_0\,
      S(2) => \g0_b0__15_i_60_n_0\,
      S(1) => \g0_b0__15_i_61_n_0\,
      S(0) => num_mem3(1)
    );
\g0_b0__15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9694A5A55A5AD2F2"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_6\,
      I1 => \g0_b0__15_i_5_n_0\,
      I2 => \g0_b0__15_i_6_n_0\,
      I3 => num_mem3(9),
      I4 => \g0_b0__15_i_6_n_7\,
      I5 => \g0_b0__15_i_6_n_5\,
      O => \g0_b0__15_i_4_n_0\
    );
\g0_b0__15_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g0_b0__15_i_23_n_0\,
      I1 => \g0_b0__15_i_28_0\(0),
      O => \g0_b0__15_i_40_n_0\
    );
\g0_b0__15_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFF88800000"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_5\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_51_n_4\,
      I4 => \g0_b0__15_i_52_n_0\,
      I5 => \g0_b0__15_i_33_n_4\,
      O => num_mem3(7)
    );
\g0_b0__15_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_7\,
      I2 => \g0_b0__15_i_51_n_4\,
      I3 => \g0_b0__15_i_52_n_0\,
      I4 => \g0_b0__15_i_33_n_5\,
      O => \g0_b0__15_i_42_n_0\
    );
\g0_b0__15_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_33_n_6\,
      O => \g0_b0__15_i_43_n_0\
    );
\g0_b0__15_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_mem3(8),
      I1 => num_mem3(6),
      O => \g0_b0__15_i_44_n_0\
    );
\g0_b0__15_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565655A5A5A5A5A"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_4\,
      I1 => \g0_b0__15_i_33_n_5\,
      I2 => \g0_b0__15_i_33_n_6\,
      I3 => \g0_b0__15_i_33_n_7\,
      I4 => \g0_b0__15_i_51_n_4\,
      I5 => \g0_b0__15_i_52_n_0\,
      O => \g0_b0__15_i_45_n_0\
    );
\g0_b0__15_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96655A5A"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_5\,
      I1 => \g0_b0__15_i_33_n_6\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_51_n_4\,
      I4 => \g0_b0__15_i_52_n_0\,
      O => \g0_b0__15_i_46_n_0\
    );
\g0_b0__15_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"595A"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_7\,
      I2 => \g0_b0__15_i_51_n_4\,
      I3 => \g0_b0__15_i_52_n_0\,
      O => \g0_b0__15_i_47_n_0\
    );
\g0_b0__15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_8_n_0\,
      CO(3) => \g0_b0__15_i_5_n_0\,
      CO(2) => \g0_b0__15_i_5_n_1\,
      CO(1) => \g0_b0__15_i_5_n_2\,
      CO(0) => \g0_b0__15_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_9_n_0\,
      DI(2) => \g0_b0__15_i_10_n_0\,
      DI(1) => \g0_b0__15_i_11_n_0\,
      DI(0) => \g0_b0__15_i_12_n_0\,
      O(3 downto 0) => \NLW_g0_b0__15_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_13_n_0\,
      S(2) => \g0_b0__15_i_14_n_0\,
      S(1) => \g0_b0__15_i_15_n_0\,
      S(0) => \g0_b0__15_i_16_n_0\
    );
\g0_b0__15_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__15_i_51_n_0\,
      CO(2) => \g0_b0__15_i_51_n_1\,
      CO(1) => \g0_b0__15_i_51_n_2\,
      CO(0) => \g0_b0__15_i_51_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => P(3 downto 0),
      O(3) => \g0_b0__15_i_51_n_4\,
      O(2 downto 1) => num_mem3(2 downto 1),
      O(0) => \NLW_g0_b0__15_i_51_O_UNCONNECTED\(0),
      S(3) => \g0_b0__15_i_63_n_0\,
      S(2) => \g0_b0__15_i_64_n_0\,
      S(1) => \g0_b0__15_i_65_n_0\,
      S(0) => \g0_b0__15_i_66_n_0\
    );
\g0_b0__15_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \g0_b0__15_i_67_n_0\,
      I1 => \g0_b0__15_i_33_n_4\,
      I2 => \g0_b0__15_i_28_0\(0),
      I3 => \g0_b0__15_i_28_0\(1),
      I4 => \g0_b0__15_i_28_0\(2),
      O => \g0_b0__15_i_52_n_0\
    );
\g0_b0__15_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_33_n_7\,
      O => num_mem3(4)
    );
\g0_b0__15_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(7),
      I1 => \g0_b0__15_i_33_2\(0),
      O => \g0_b0__15_i_54_n_0\
    );
\g0_b0__15_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(6),
      I1 => \g0_b0__15_i_33_1\(1),
      O => \g0_b0__15_i_55_n_0\
    );
\g0_b0__15_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(5),
      I1 => \g0_b0__15_i_33_1\(0),
      O => \g0_b0__15_i_56_n_0\
    );
\g0_b0__15_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(4),
      I1 => \g0_b0__15_i_33_0\(1),
      O => \g0_b0__15_i_57_n_0\
    );
\g0_b0__15_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => \g0_b0__15_i_33_n_7\,
      O => \g0_b0__15_i_58_n_0\
    );
\g0_b0__15_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_mem3(4),
      I1 => num_mem3(2),
      O => \g0_b0__15_i_59_n_0\
    );
\g0_b0__15_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_17_n_0\,
      CO(3) => \g0_b0__15_i_6_n_0\,
      CO(2) => \NLW_g0_b0__15_i_6_CO_UNCONNECTED\(2),
      CO(1) => \g0_b0__15_i_6_n_2\,
      CO(0) => \g0_b0__15_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \g0_b0__15_i_18_n_0\,
      O(3) => \NLW_g0_b0__15_i_6_O_UNCONNECTED\(3),
      O(2) => \g0_b0__15_i_6_n_5\,
      O(1) => \g0_b0__15_i_6_n_6\,
      O(0) => \g0_b0__15_i_6_n_7\,
      S(3) => '1',
      S(2) => \g0_b0__15_i_19_n_0\,
      S(1) => \g0_b0__15_i_20_n_0\,
      S(0) => \g0_b0__15_i_21_n_0\
    );
\g0_b0__15_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \g0_b0__15_i_52_n_0\,
      I1 => \g0_b0__15_i_51_n_4\,
      I2 => num_mem3(1),
      O => \g0_b0__15_i_60_n_0\
    );
\g0_b0__15_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_mem3(2),
      I1 => num_mem3(0),
      O => \g0_b0__15_i_61_n_0\
    );
\g0_b0__15_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(3),
      I1 => \g0_b0__15_i_33_0\(0),
      O => \g0_b0__15_i_63_n_0\
    );
\g0_b0__15_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(2),
      O => \g0_b0__15_i_64_n_0\
    );
\g0_b0__15_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(1),
      O => \g0_b0__15_i_65_n_0\
    );
\g0_b0__15_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(0),
      O => \g0_b0__15_i_66_n_0\
    );
\g0_b0__15_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \g0_b0__15_i_33_n_6\,
      I1 => \g0_b0__15_i_33_n_5\,
      I2 => \g0_b0__15_i_33_n_7\,
      I3 => \g0_b0__15_i_51_n_4\,
      O => \g0_b0__15_i_67_n_0\
    );
\g0_b0__15_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \g0_b0__15_i_28_0\(0),
      I1 => \g0_b0__15_i_23_n_0\,
      I2 => \g0_b0__15_i_28_0\(1),
      O => num_mem3(9)
    );
\g0_b0__15_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__15_i_8_n_0\,
      CO(2) => \g0_b0__15_i_8_n_1\,
      CO(1) => \g0_b0__15_i_8_n_2\,
      CO(0) => \g0_b0__15_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_24_n_0\,
      DI(2) => \g0_b0__15_i_25_n_0\,
      DI(1) => \g0_b0__15_i_26_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b0__15_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_27_n_0\,
      S(2) => \g0_b0__15_i_28_n_0\,
      S(1) => \g0_b0__15_i_29_n_0\,
      S(0) => \g0_b0__15_i_30_n_0\
    );
\g0_b0__15_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AE6"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_0\,
      I1 => \g0_b0__15_i_6_n_5\,
      I2 => \g0_b0__15_i_6_n_7\,
      I3 => \g0_b0__15_i_6_n_6\,
      I4 => num_mem3(8),
      O => \g0_b0__15_i_9_n_0\
    );
\g0_b0__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F47"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__16_n_0\
    );
\g0_b0__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F63"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__17_n_0\
    );
\g0_b0__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F63"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__18_n_0\
    );
\g0_b0__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF63"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__19_n_0\
    );
\g0_b0__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA3"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__20_n_0\
    );
\g0_b0__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB1"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__21_n_0\
    );
\g0_b0__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FB1"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__22_n_0\
    );
\g0_b0__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFB1"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__23_n_0\
    );
\g0_b0__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD1"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__24_n_0\
    );
\g0_b0__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFE5"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__25_n_0\
    );
\g0_b0__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF27"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__26_n_0\
    );
\g0_b0__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB27"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__27_n_0\
    );
\g0_b0__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F927"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__28_n_0\
    );
\g0_b0__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F967"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__29_n_0\
    );
\g0_b0__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B,
      O => \g0_b0__3_n_0\
    );
\g0_b0__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8E7"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__30_n_0\
    );
\g0_b0__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8EF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__31_n_0\
    );
\g0_b0__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"58EF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__32_n_0\
    );
\g0_b0__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5AEF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__33_n_0\
    );
\g0_b0__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BEF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__34_n_0\
    );
\g0_b0__34_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54020002AAAAAA00"
    )
        port map (
      I0 => \g1_b2__23_i_2_1\(2),
      I1 => \g1_b2__23_i_2_0\(2),
      I2 => \g1_b2__23_i_2_0\(1),
      I3 => \g1_b2__23_i_2_1\(0),
      I4 => \g1_b2__23_i_2_1\(3),
      I5 => \g1_b2__23_i_2_1\(1),
      O => \g0_b0__34_i_1_n_0\
    );
\g0_b0__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE7B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__35_n_0\
    );
\g0_b0__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF3B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__36_n_0\
    );
\g0_b0__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF9B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__37_n_0\
    );
\g0_b0__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD9B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__38_n_0\
    );
\g0_b0__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ADDB"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__39_n_0\
    );
\g0_b0__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \g0_b0__5_i_8_0\(1),
      I1 => \^gamescore0_3\(0),
      I2 => \^gamescore0_4\(1),
      I3 => \g1_b0__35_0\(0),
      O => B
    );
\g0_b0__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EDD9"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__40_n_0\
    );
\g0_b0__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5D9"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__41_n_0\
    );
\g0_b0__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75D9"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__42_n_0\
    );
\g0_b0__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77D9"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__43_n_0\
    );
\g0_b0__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"775B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__44_n_0\
    );
\g0_b0__44_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"420026E726E78100"
    )
        port map (
      I0 => \g1_b2__29_i_3_n_0\,
      I1 => \i__i_2_n_0\,
      I2 => P(2),
      I3 => P(1),
      I4 => \g1_b2__29_i_4_n_0\,
      I5 => P(3),
      O => \g0_b0__44_i_1_n_0\
    );
\g0_b0__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA5"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b0__45_n_0\
    );
\g0_b0__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE3B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b0__47_n_0\
    );
\g0_b0__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEC7"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__5_n_0\
    );
\g0_b0__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b0__52_n_0\
    );
\g0_b0__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b0__58_n_0\
    );
\g0_b0__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEAE55511151"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      I2 => \g0_b0__5_i_8_0\(1),
      I3 => \^gamescore0_3\(0),
      I4 => \^gamescore0_4\(1),
      I5 => \^gamescore0_1\,
      O => A(0)
    );
\g0_b0__5_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_5\(3),
      I1 => \^gamescore0_3\(0),
      I2 => \^gamescore0_6\(3),
      O => \^gamescore0\
    );
\g0_b0__5_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gamescore0_7\(2),
      O => \g0_b0__5_i_100_n_0\
    );
\g0_b0__5_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gamescore0_7\(1),
      O => \g0_b0__5_i_101_n_0\
    );
\g0_b0__5_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(3),
      O => \g0_b0__5_i_103_n_0\
    );
\g0_b0__5_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(2),
      O => \g0_b0__5_i_104_n_0\
    );
\g0_b0__5_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(1),
      O => \g0_b0__5_i_105_n_0\
    );
\g0_b0__5_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(0),
      O => \g0_b0__5_i_106_n_0\
    );
\g0_b0__5_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_4\(0),
      I1 => \^gamescore0_3\(0),
      I2 => \g0_b0__5_i_8_0\(0),
      O => \^gamescore0_2\
    );
\g0_b0__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5510AAEF"
    )
        port map (
      I0 => \^gamescore0_1\,
      I1 => \^gamescore0_0\,
      I2 => O(0),
      I3 => CO(0),
      I4 => \^gamescore0\,
      O => \g0_b0__5_i_2_n_0\
    );
\g0_b0__5_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_51_n_0\,
      CO(3) => gamescore0_9(0),
      CO(2) => \g0_b0__5_i_27_n_1\,
      CO(1) => \g0_b0__5_i_27_n_2\,
      CO(0) => \g0_b0__5_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => P(11 downto 8),
      O(3 downto 0) => \^gamescore0_6\(3 downto 0),
      S(3) => \g0_b0__5_i_52_n_0\,
      S(2) => \g0_b0__5_i_53_n_0\,
      S(1) => \g0_b0__5_i_54_n_0\,
      S(0) => \g0_b0__5_i_55_n_0\
    );
\g0_b0__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFC7757330388A8"
    )
        port map (
      I0 => \^gamescore0\,
      I1 => CO(0),
      I2 => O(0),
      I3 => \^gamescore0_0\,
      I4 => \^gamescore0_1\,
      I5 => \^gamescore0_2\,
      O => \g0_b0__5_i_3_n_0\
    );
\g0_b0__5_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_58_n_0\,
      CO(3) => \g0_b0__5_i_31_n_0\,
      CO(2) => \g0_b0__5_i_31_n_1\,
      CO(1) => \g0_b0__5_i_31_n_2\,
      CO(0) => \g0_b0__5_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => \^gamescore0_5\(3 downto 0),
      S(3) => \g0_b0__5_i_59_n_0\,
      S(2 downto 0) => \^gamescore0_6\(2 downto 0)
    );
\g0_b0__5_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b0__5_i_8_0\(2),
      O => \g0_b0__5_i_32_n_0\
    );
\g0_b0__5_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b0__5_i_8_0\(0),
      O => \g0_b0__5_i_33_n_0\
    );
\g0_b0__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9956AA5555AADD02"
    )
        port map (
      I0 => \^gamescore0\,
      I1 => CO(0),
      I2 => O(0),
      I3 => \^gamescore0_0\,
      I4 => \^gamescore0_1\,
      I5 => \^gamescore0_2\,
      O => \g0_b0__5_i_4_n_0\
    );
\g0_b0__5_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_86_n_0\,
      CO(3) => \g0_b0__5_i_51_n_0\,
      CO(2) => \g0_b0__5_i_51_n_1\,
      CO(1) => \g0_b0__5_i_51_n_2\,
      CO(0) => \g0_b0__5_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => P(7 downto 4),
      O(3 downto 0) => \^gamescore0_7\(3 downto 0),
      S(3) => \g0_b0__5_i_87_n_0\,
      S(2) => \g0_b0__5_i_88_n_0\,
      S(1) => \g0_b0__5_i_89_n_0\,
      S(0) => \g0_b0__5_i_90_n_0\
    );
\g0_b0__5_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(11),
      I1 => \g0_b0__5_i_27_1\(2),
      O => \g0_b0__5_i_52_n_0\
    );
\g0_b0__5_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(10),
      I1 => \g0_b0__5_i_27_1\(1),
      O => \g0_b0__5_i_53_n_0\
    );
\g0_b0__5_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(9),
      I1 => \g0_b0__5_i_27_1\(0),
      O => \g0_b0__5_i_54_n_0\
    );
\g0_b0__5_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(8),
      I1 => \g0_b0__5_i_27_0\(0),
      O => \g0_b0__5_i_55_n_0\
    );
\g0_b0__5_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_58_n_0\,
      CO(2) => \g0_b0__5_i_58_n_1\,
      CO(1) => \g0_b0__5_i_58_n_2\,
      CO(0) => \g0_b0__5_i_58_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"1110",
      O(3 downto 0) => gamescore0_10(3 downto 0),
      S(3) => \g0_b0__5_i_99_n_0\,
      S(2) => \g0_b0__5_i_100_n_0\,
      S(1) => \g0_b0__5_i_101_n_0\,
      S(0) => \^gamescore0_7\(0)
    );
\g0_b0__5_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gamescore0_6\(3),
      O => \g0_b0__5_i_59_n_0\
    );
\g0_b0__5_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_31_n_0\,
      CO(3) => \NLW_g0_b0__5_i_8_CO_UNCONNECTED\(3),
      CO(2) => \^gamescore0_3\(0),
      CO(1) => \g0_b0__5_i_8_n_2\,
      CO(0) => \g0_b0__5_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3 downto 2) => \NLW_g0_b0__5_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^gamescore0_4\(1 downto 0),
      S(3) => '0',
      S(2) => \g0_b0__5_i_32_n_0\,
      S(1) => \g0_b0__5_i_8_0\(1),
      S(0) => \g0_b0__5_i_33_n_0\
    );
\g0_b0__5_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_86_n_0\,
      CO(2) => \g0_b0__5_i_86_n_1\,
      CO(1) => \g0_b0__5_i_86_n_2\,
      CO(0) => \g0_b0__5_i_86_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => P(3 downto 0),
      O(3) => gamescore0_8(0),
      O(2 downto 1) => \NLW_g0_b0__5_i_86_O_UNCONNECTED\(2 downto 1),
      O(0) => num_mem3(0),
      S(3) => \g0_b0__5_i_103_n_0\,
      S(2) => \g0_b0__5_i_104_n_0\,
      S(1) => \g0_b0__5_i_105_n_0\,
      S(0) => \g0_b0__5_i_106_n_0\
    );
\g0_b0__5_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(7),
      I1 => \g0_b0__5_i_51_0\(2),
      O => \g0_b0__5_i_87_n_0\
    );
\g0_b0__5_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(6),
      I1 => \g0_b0__5_i_51_0\(1),
      O => \g0_b0__5_i_88_n_0\
    );
\g0_b0__5_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(5),
      I1 => \g0_b0__5_i_51_0\(0),
      O => \g0_b0__5_i_89_n_0\
    );
\g0_b0__5_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_5\(2),
      I1 => \^gamescore0_3\(0),
      I2 => \^gamescore0_6\(2),
      O => \^gamescore0_1\
    );
\g0_b0__5_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(4),
      I1 => \g0_b0__5_i_51_1\(0),
      O => \g0_b0__5_i_90_n_0\
    );
\g0_b0__5_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gamescore0_7\(3),
      O => \g0_b0__5_i_99_n_0\
    );
\g0_b0__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F47"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__6_n_0\
    );
\g0_b0__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EC7"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b0__67_n_0\
    );
\g0_b0__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EC7"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__69_n_0\
    );
\g0_b0__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F63"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__7_n_0\
    );
\g0_b0__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F63"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__8_n_0\
    );
\g0_b0__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF63"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b0__9_n_0\
    );
\g0_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8EEEE"
    )
        port map (
      I0 => B,
      I1 => pixel_y(1),
      I2 => \^gamescore0_0\,
      I3 => \g1_b0__35_0\(0),
      I4 => pixel_y(0),
      O => \g0_b1__1_n_0\
    );
\g0_b1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"049E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__10_n_0\
    );
\g0_b1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"209E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__11_n_0\
    );
\g0_b1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__12_n_0\
    );
\g0_b1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"492E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__13_n_0\
    );
\g0_b1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"824F"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__14_n_0\
    );
\g0_b1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8279"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__15_n_0\
    );
\g0_b1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__16_n_0\
    );
\g0_b1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"24B8"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__17_n_0\
    );
\g0_b1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"093C"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__18_n_0\
    );
\g0_b1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"413C"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__19_n_0\
    );
\g0_b1__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_4\(1),
      I1 => \^gamescore0_3\(0),
      I2 => \g0_b0__5_i_8_0\(1),
      O => \^gamescore0_0\
    );
\g0_b1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001C"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__20_n_0\
    );
\g0_b1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"925C"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__21_n_0\
    );
\g0_b1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"049E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__22_n_0\
    );
\g0_b1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"209E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__23_n_0\
    );
\g0_b1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__24_n_0\
    );
\g0_b1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"492E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__25_n_0\
    );
\g0_b1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"824F"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b1__26_n_0\
    );
\g0_b1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5159"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__27_n_0\
    );
\g0_b1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4018"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__28_n_0\
    );
\g0_b1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C898"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__29_n_0\
    );
\g0_b1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8279"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__3_n_0\
    );
\g0_b1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"443A"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__30_n_0\
    );
\g0_b1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"461A"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__31_n_0\
    );
\g0_b1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0418"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__32_n_0\
    );
\g0_b1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"155C"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__33_n_0\
    );
\g0_b1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C98"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__34_n_0\
    );
\g0_b1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A498"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__35_n_0\
    );
\g0_b1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2410"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__36_n_0\
    );
\g0_b1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6632"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__37_n_0\
    );
\g0_b1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3551"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b1__38_n_0\
    );
\g0_b1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10CF"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__39_n_0\
    );
\g0_b1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__4_n_0\
    );
\g0_b1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1084"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__40_n_0\
    );
\g0_b1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F084"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__41_n_0\
    );
\g0_b1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15A4"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__42_n_0\
    );
\g0_b1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"13A4"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__43_n_0\
    );
\g0_b1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1024"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__44_n_0\
    );
\g0_b1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"107E"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__45_n_0\
    );
\g0_b1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7824"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__46_n_0\
    );
\g0_b1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D824"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__47_n_0\
    );
\g0_b1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0824"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__48_n_0\
    );
\g0_b1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FA4"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__49_n_0\
    );
\g0_b1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"24B8"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__5_n_0\
    );
\g0_b1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"086F"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b1__50_n_0\
    );
\g0_b1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__52_n_0\
    );
\g0_b1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__53_n_0\
    );
\g0_b1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__54_n_0\
    );
\g0_b1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__55_n_0\
    );
\g0_b1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__56_n_0\
    );
\g0_b1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__57_n_0\
    );
\g0_b1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__59_n_0\
    );
\g0_b1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"093C"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__6_n_0\
    );
\g0_b1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b1__61_n_0\
    );
\g0_b1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"413C"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__7_n_0\
    );
\g0_b1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001C"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__8_n_0\
    );
\g0_b1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"925C"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b1__9_n_0\
    );
\g0_b2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B347"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__1_n_0\
    );
\g0_b2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C41"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__10_n_0\
    );
\g0_b2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6D61"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__11_n_0\
    );
\g0_b2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A661"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__12_n_0\
    );
\g0_b2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B347"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__13_n_0\
    );
\g0_b2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B107"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__14_n_0\
    );
\g0_b2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B587"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__15_n_0\
    );
\g0_b2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9987"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__16_n_0\
    );
\g0_b2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D9A3"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__17_n_0\
    );
\g0_b2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D883"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__18_n_0\
    );
\g0_b2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DAC3"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__19_n_0\
    );
\g0_b2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B107"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__2_n_0\
    );
\g0_b2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CC3"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__20_n_0\
    );
\g0_b2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CD1"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__21_n_0\
    );
\g0_b2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C41"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__22_n_0\
    );
\g0_b2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6D61"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__23_n_0\
    );
\g0_b2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A661"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g0_b2__24_n_0\
    );
\g0_b2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B547"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__25_n_0\
    );
\g0_b2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A447"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__26_n_0\
    );
\g0_b2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACC7"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__27_n_0\
    );
\g0_b2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"24E7"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__28_n_0\
    );
\g0_b2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"62E7"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__29_n_0\
    );
\g0_b2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B587"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__3_n_0\
    );
\g0_b2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E5"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__30_n_0\
    );
\g0_b2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33E5"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__31_n_0\
    );
\g0_b2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BA1"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__32_n_0\
    );
\g0_b2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BA9"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__33_n_0\
    );
\g0_b2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B21"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__34_n_0\
    );
\g0_b2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB23"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__35_n_0\
    );
\g0_b2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D941"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g0_b2__36_n_0\
    );
\g0_b2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"897B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__37_n_0\
    );
\g0_b2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8971"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__38_n_0\
    );
\g0_b2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E971"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__39_n_0\
    );
\g0_b2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9987"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__4_n_0\
    );
\g0_b2__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D71"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__40_n_0\
    );
\g0_b2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FD1"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__41_n_0\
    );
\g0_b2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E51"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__42_n_0\
    );
\g0_b2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E5B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__43_n_0\
    );
\g0_b2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6E03"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__44_n_0\
    );
\g0_b2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F603"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__45_n_0\
    );
\g0_b2__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A603"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__46_n_0\
    );
\g0_b2__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A783"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__47_n_0\
    );
\g0_b2__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0CB"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g0_b2__48_n_0\
    );
\g0_b2__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4644"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      I2 => pixel_y(0),
      I3 => pixel_y(1),
      O => \g0_b2__49_n_0\
    );
\g0_b2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D9A3"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__5_n_0\
    );
\g0_b2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F606666"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      I2 => pixel_y(0),
      I3 => \g0_b2__54_n_0\,
      I4 => pixel_y(1),
      O => \g0_b2__51_n_0\
    );
\g0_b2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b2__54_n_0\
    );
\g0_b2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b2__57_n_0\
    );
\g0_b2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F406666"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      I2 => pixel_y(0),
      I3 => \g0_b2__60_n_0\,
      I4 => pixel_y(1),
      O => \g0_b2__58_n_0\
    );
\g0_b2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D883"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__6_n_0\
    );
\g0_b2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => P(17),
      I1 => \rom_dataZ_reg[0]_i_1_0\(0),
      O => \g0_b2__60_n_0\
    );
\g0_b2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DAC3"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__7_n_0\
    );
\g0_b2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CC3"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__8_n_0\
    );
\g0_b2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CD1"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g0_b2__9_n_0\
    );
g1_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF6"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => g1_b0_n_0
    );
\g1_b0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF2"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__0_n_0\
    );
\g1_b0__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFB"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__1_n_0\
    );
\g1_b0__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \g0_b0__15_i_2_n_0\,
      I1 => \g0_b0__15_i_3_n_0\,
      I2 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__10_n_0\
    );
\g1_b0__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAE"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__11_n_0\
    );
\g1_b0__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9AE"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__12_n_0\
    );
\g1_b0__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"79FF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__13_n_0\
    );
\g1_b0__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59FF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__14_n_0\
    );
\g1_b0__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FFB"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__15_n_0\
    );
\g1_b0__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_2_n_0\,
      I2 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__16_n_0\
    );
\g1_b0__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDBA"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__17_n_0\
    );
\g1_b0__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD9A"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__18_n_0\
    );
\g1_b0__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DDF"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__19_n_0\
    );
\g1_b0__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FF9"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__2_n_0\
    );
\g1_b0__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75DF"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__20_n_0\
    );
\g1_b0__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77EF"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__21_n_0\
    );
\g1_b0__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__22_n_0\
    );
\g1_b0__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFA"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__23_n_0\
    );
\g1_b0__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9BF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__25_n_0\
    );
\g1_b0__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b0__27_n_0\
    );
\g1_b0__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FEE"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__29_n_0\
    );
\g1_b0__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFD"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__3_n_0\
    );
\g1_b0__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD9F"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__31_n_0\
    );
\g1_b0__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b0__33_n_0\
    );
\g1_b0__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BABA8EA2AABA8"
    )
        port map (
      I0 => B,
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => \g0_b1__1_n_0\,
      I4 => pixel_y(3),
      I5 => pixel_y(0),
      O => \g1_b0__35_n_0\
    );
\g1_b0__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFE"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__36_n_0\
    );
\g1_b0__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFB"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__38_n_0\
    );
\g1_b0__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \g0_b0__5_i_2_n_0\,
      I1 => \g0_b0__5_i_3_n_0\,
      I2 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__4_n_0\
    );
\g1_b0__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFD"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__40_n_0\
    );
\g1_b0__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFE"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__42_n_0\
    );
\g1_b0__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFB"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__44_n_0\
    );
\g1_b0__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFD"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b0__46_n_0\
    );
\g1_b0__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF6"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__5_n_0\
    );
\g1_b0__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF2"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__6_n_0\
    );
\g1_b0__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFB"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__7_n_0\
    );
\g1_b0__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FF9"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__8_n_0\
    );
\g1_b0__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFD"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b0__9_n_0\
    );
g1_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0924"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => g1_b1_n_0
    );
\g1_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2412"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__0_n_0\
    );
\g1_b1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8492"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__1_n_0\
    );
\g1_b1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__10_n_0\
    );
\g1_b1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28C8"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__11_n_0\
    );
\g1_b1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1311"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__12_n_0\
    );
\g1_b1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__13_n_0\
    );
\g1_b1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => \g1_b2__29_i_2_n_0\,
      I2 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__14_n_0\
    );
\g1_b1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__15_n_0\
    );
\g1_b1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7840"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__16_n_0\
    );
\g1_b1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020F"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__17_n_0\
    );
\g1_b1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6800"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__18_n_0\
    );
\g1_b1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0422"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__19_n_0\
    );
\g1_b1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4249"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__2_n_0\
    );
\g1_b1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__21_n_0\
    );
\g1_b1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0520"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__23_n_0\
    );
\g1_b1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b1__25_n_0\
    );
\g1_b1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0904"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__27_n_0\
    );
\g1_b1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1209"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__29_n_0\
    );
\g1_b1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0482"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__3_n_0\
    );
\g1_b1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0904"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__31_n_0\
    );
\g1_b1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1209"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b1__33_n_0\
    );
\g1_b1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0924"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__4_n_0\
    );
\g1_b1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2412"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__5_n_0\
    );
\g1_b1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8492"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__6_n_0\
    );
\g1_b1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4249"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__7_n_0\
    );
\g1_b1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0482"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b1__8_n_0\
    );
\g1_b1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_1_n_0\,
      O => \g1_b1__9_n_0\
    );
g1_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F3D"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => g1_b2_n_0
    );
\g1_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F1E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__0_n_0\
    );
\g1_b2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F9E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__1_n_0\
    );
\g1_b2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CBC7"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__10_n_0\
    );
\g1_b2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C3F"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__11_n_0\
    );
\g1_b2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3A"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__12_n_0\
    );
\g1_b2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CFA"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__13_n_0\
    );
\g1_b2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CD7"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__14_n_0\
    );
\g1_b2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FD3"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__15_n_0\
    );
\g1_b2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37E3"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__16_n_0\
    );
\g1_b2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35BD"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__17_n_0\
    );
\g1_b2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD2C"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__18_n_0\
    );
\g1_b2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D6C"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__19_n_0\
    );
\g1_b2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"978F"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__2_n_0\
    );
\g1_b2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"697D"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__20_n_0\
    );
\g1_b2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6B6F"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__21_n_0\
    );
\g1_b2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F6B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__22_n_0\
    );
\g1_b2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => \g1_b2__23_i_1_n_0\,
      I1 => \g1_b2__23_i_2_n_0\,
      I2 => \g1_b2__23_i_3_n_0\,
      O => \g1_b2__23_n_0\
    );
\g1_b2__23_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A358E15C411E481E"
    )
        port map (
      I0 => \g1_b2__23_i_2_1\(1),
      I1 => \g1_b2__23_i_2_1\(3),
      I2 => \g1_b2__23_i_2_1\(2),
      I3 => \g1_b2__23_i_2_1\(0),
      I4 => \g1_b2__23_i_2_0\(1),
      I5 => \g1_b2__23_i_2_0\(2),
      O => \g1_b2__23_i_1_n_0\
    );
\g1_b2__23_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BB8E33B2338E22B"
    )
        port map (
      I0 => \g1_b2__23_i_1_n_0\,
      I1 => \g1_b2__23_i_6_n_0\,
      I2 => \g1_b2__23_i_3_n_0\,
      I3 => \g1_b2__23_i_7_n_0\,
      I4 => \g1_b2__23_i_8_n_0\,
      I5 => \g1_b2__23_i_2_0\(0),
      O => \g1_b2__23_i_2_n_0\
    );
\g1_b2__23_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01575544D54000AA"
    )
        port map (
      I0 => \g1_b2__23_i_2_1\(2),
      I1 => \g1_b2__23_i_2_0\(2),
      I2 => \g1_b2__23_i_2_0\(1),
      I3 => \g1_b2__23_i_2_1\(0),
      I4 => \g1_b2__23_i_2_1\(3),
      I5 => \g1_b2__23_i_2_1\(1),
      O => \g1_b2__23_i_3_n_0\
    );
\g1_b2__23_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A44A5B5170BC8F0F"
    )
        port map (
      I0 => \g1_b2__23_i_2_1\(1),
      I1 => \g1_b2__23_i_2_1\(3),
      I2 => \g1_b2__23_i_2_1\(0),
      I3 => \g1_b2__23_i_2_0\(1),
      I4 => \g1_b2__23_i_2_0\(2),
      I5 => \g1_b2__23_i_2_1\(2),
      O => \g1_b2__23_i_6_n_0\
    );
\g1_b2__23_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999998AAAAAA"
    )
        port map (
      I0 => \g1_b2__23_i_2_0\(2),
      I1 => \g1_b2__23_i_2_0\(1),
      I2 => \g1_b2__23_i_2_1\(0),
      I3 => \g1_b2__23_i_2_1\(2),
      I4 => \g1_b2__23_i_2_1\(1),
      I5 => \g1_b2__23_i_2_1\(3),
      O => \g1_b2__23_i_7_n_0\
    );
\g1_b2__23_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333332CCCCCC"
    )
        port map (
      I0 => \g1_b2__23_i_2_0\(2),
      I1 => \g1_b2__23_i_2_0\(1),
      I2 => \g1_b2__23_i_2_1\(0),
      I3 => \g1_b2__23_i_2_1\(2),
      I4 => \g1_b2__23_i_2_1\(1),
      I5 => \g1_b2__23_i_2_1\(3),
      O => \g1_b2__23_i_8_n_0\
    );
\g1_b2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C3F"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__25_n_0\
    );
\g1_b2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CF2"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \g1_b2__27_n_0\
    );
\g1_b2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      O => \g1_b2__29_n_0\
    );
\g1_b2__29_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D14C4C742E32328B"
    )
        port map (
      I0 => \i__i_2_n_0\,
      I1 => \g1_b2__29_i_3_n_0\,
      I2 => P(2),
      I3 => P(3),
      I4 => \g1_b2__29_i_4_n_0\,
      I5 => P(1),
      O => \g1_b2__29_i_1_n_0\
    );
\g1_b2__29_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => P(10),
      I1 => P(9),
      I2 => \i__i_14_n_0\,
      O => \g1_b2__29_i_10_n_0\
    );
\g1_b2__29_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \g1_b2__29_i_13_n_0\,
      I1 => P(13),
      I2 => P(12),
      I3 => \g1_b2__29_i_14_n_0\,
      I4 => \i__i_17_n_0\,
      I5 => P(11),
      O => \g1_b2__29_i_11_n_0\
    );
\g1_b2__29_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => P(12),
      I1 => P(11),
      I2 => \i__i_17_n_0\,
      O => \g1_b2__29_i_12_n_0\
    );
\g1_b2__29_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65BA249A"
    )
        port map (
      I0 => P(17),
      I1 => P(14),
      I2 => P(16),
      I3 => P(15),
      I4 => P(13),
      O => \g1_b2__29_i_13_n_0\
    );
\g1_b2__29_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59699659"
    )
        port map (
      I0 => P(13),
      I1 => P(14),
      I2 => P(16),
      I3 => P(17),
      I4 => P(15),
      O => \g1_b2__29_i_14_n_0\
    );
\g1_b2__29_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1EF9FF006081"
    )
        port map (
      I0 => \g1_b2__29_i_4_n_0\,
      I1 => P(3),
      I2 => \g1_b2__29_i_3_n_0\,
      I3 => \i__i_2_n_0\,
      I4 => P(1),
      I5 => P(2),
      O => \g1_b2__29_i_2_n_0\
    );
\g1_b2__29_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => P(4),
      I1 => P(3),
      I2 => \i__i_5_n_0\,
      O => \g1_b2__29_i_3_n_0\
    );
\g1_b2__29_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \g1_b2__29_i_5_n_0\,
      I1 => P(5),
      I2 => P(4),
      I3 => \g1_b2__29_i_6_n_0\,
      I4 => \i__i_5_n_0\,
      I5 => P(3),
      O => \g1_b2__29_i_4_n_0\
    );
\g1_b2__29_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \g1_b2__29_i_7_n_0\,
      I1 => P(7),
      I2 => P(6),
      I3 => \g1_b2__29_i_8_n_0\,
      I4 => \i__i_8_n_0\,
      I5 => P(5),
      O => \g1_b2__29_i_5_n_0\
    );
\g1_b2__29_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => P(6),
      I1 => P(5),
      I2 => \i__i_8_n_0\,
      O => \g1_b2__29_i_6_n_0\
    );
\g1_b2__29_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \g1_b2__29_i_9_n_0\,
      I1 => P(9),
      I2 => P(8),
      I3 => \g1_b2__29_i_10_n_0\,
      I4 => \i__i_11_n_0\,
      I5 => P(7),
      O => \g1_b2__29_i_7_n_0\
    );
\g1_b2__29_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => P(8),
      I1 => P(7),
      I2 => \i__i_11_n_0\,
      O => \g1_b2__29_i_8_n_0\
    );
\g1_b2__29_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \g1_b2__29_i_11_n_0\,
      I1 => P(11),
      I2 => P(10),
      I3 => \g1_b2__29_i_12_n_0\,
      I4 => \i__i_14_n_0\,
      I5 => P(9),
      O => \g1_b2__29_i_9_n_0\
    );
\g1_b2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7CF"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__3_n_0\
    );
\g1_b2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"353D"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__31_n_0\
    );
\g1_b2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6D6C"
    )
        port map (
      I0 => \g1_b2__29_i_1_n_0\,
      I1 => P(0),
      I2 => \g1_b2__29_i_2_n_0\,
      I3 => \g0_b0__44_i_1_n_0\,
      O => \g1_b2__33_n_0\
    );
\g1_b2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      O => \g1_b2__35_n_0\
    );
\g1_b2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F1D"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__37_n_0\
    );
\g1_b2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F8E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__39_n_0\
    );
\g1_b2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CBC7"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__4_n_0\
    );
\g1_b2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      O => \g1_b2__41_n_0\
    );
\g1_b2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F1D"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__43_n_0\
    );
\g1_b2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F8E"
    )
        port map (
      I0 => A(0),
      I1 => \g0_b0__5_i_2_n_0\,
      I2 => \g0_b0__5_i_3_n_0\,
      I3 => \g0_b0__5_i_4_n_0\,
      O => \g1_b2__45_n_0\
    );
\g1_b2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F3D"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__5_n_0\
    );
\g1_b2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F1E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__6_n_0\
    );
\g1_b2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F9E"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__7_n_0\
    );
\g1_b2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"978F"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__8_n_0\
    );
\g1_b2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7CF"
    )
        port map (
      I0 => \g0_b0__15_i_1_n_0\,
      I1 => \g0_b0__15_i_2_n_0\,
      I2 => \g0_b0__15_i_3_n_0\,
      I3 => \g0_b0__15_i_4_n_0\,
      O => \g1_b2__9_n_0\
    );
\i__i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4622"
    )
        port map (
      I0 => \g0_b0__34_i_1_n_0\,
      I1 => \g1_b2__23_i_3_n_0\,
      I2 => \g1_b2__23_i_2_n_0\,
      I3 => \g1_b2__23_i_1_n_0\,
      O => \i__i_1_n_0\
    );
\i__i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \i__i_13_n_0\,
      I1 => \i__i_12_n_0\,
      I2 => P(6),
      I3 => \i__i_11_n_0\,
      I4 => P(7),
      I5 => P(8),
      O => \i__i_10_n_0\
    );
\i__i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \i__i_14_n_0\,
      I1 => P(10),
      I2 => P(9),
      I3 => \i__i_15_n_0\,
      I4 => \i__i_16_n_0\,
      I5 => P(8),
      O => \i__i_11_n_0\
    );
\i__i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => P(8),
      I1 => \i__i_15_n_0\,
      I2 => P(9),
      I3 => P(10),
      I4 => \i__i_14_n_0\,
      I5 => \i__i_16_n_0\,
      O => \i__i_12_n_0\
    );
\i__i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \i__i_16_n_0\,
      I1 => \i__i_15_n_0\,
      I2 => P(8),
      I3 => \i__i_14_n_0\,
      I4 => P(9),
      I5 => P(10),
      O => \i__i_13_n_0\
    );
\i__i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \i__i_17_n_0\,
      I1 => P(12),
      I2 => P(11),
      I3 => \i__i_18_n_0\,
      I4 => \i__i_19_n_0\,
      I5 => P(10),
      O => \i__i_14_n_0\
    );
\i__i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => P(10),
      I1 => \i__i_18_n_0\,
      I2 => P(11),
      I3 => P(12),
      I4 => \i__i_17_n_0\,
      I5 => \i__i_19_n_0\,
      O => \i__i_15_n_0\
    );
\i__i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \i__i_19_n_0\,
      I1 => \i__i_18_n_0\,
      I2 => P(10),
      I3 => \i__i_17_n_0\,
      I4 => P(11),
      I5 => P(12),
      O => \i__i_16_n_0\
    );
\i__i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F4BD2F40B42D0B4"
    )
        port map (
      I0 => P(13),
      I1 => P(15),
      I2 => P(16),
      I3 => P(17),
      I4 => P(14),
      I5 => P(12),
      O => \i__i_17_n_0\
    );
\i__i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696659659699659"
    )
        port map (
      I0 => P(12),
      I1 => P(13),
      I2 => P(15),
      I3 => P(16),
      I4 => P(14),
      I5 => P(17),
      O => \i__i_18_n_0\
    );
\i__i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB24A2DBBA4D24BA"
    )
        port map (
      I0 => P(12),
      I1 => P(15),
      I2 => P(17),
      I3 => P(16),
      I4 => P(14),
      I5 => P(13),
      O => \i__i_19_n_0\
    );
\i__i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0003D03C7C003"
    )
        port map (
      I0 => P(0),
      I1 => \i__i_2_n_0\,
      I2 => P(2),
      I3 => \i__i_3_n_0\,
      I4 => \i__i_4_n_0\,
      I5 => P(1),
      O => \i__i_1__0_n_0\
    );
\i__i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \i__i_5_n_0\,
      I1 => P(4),
      I2 => P(3),
      I3 => \i__i_6_n_0\,
      I4 => \i__i_7_n_0\,
      I5 => P(2),
      O => \i__i_2_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => P(2),
      I1 => \i__i_6_n_0\,
      I2 => P(3),
      I3 => P(4),
      I4 => \i__i_5_n_0\,
      I5 => \i__i_7_n_0\,
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \i__i_7_n_0\,
      I1 => \i__i_6_n_0\,
      I2 => P(2),
      I3 => \i__i_5_n_0\,
      I4 => P(3),
      I5 => P(4),
      O => \i__i_4_n_0\
    );
\i__i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \i__i_8_n_0\,
      I1 => P(6),
      I2 => P(5),
      I3 => \i__i_9_n_0\,
      I4 => \i__i_10_n_0\,
      I5 => P(4),
      O => \i__i_5_n_0\
    );
\i__i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => P(4),
      I1 => \i__i_9_n_0\,
      I2 => P(5),
      I3 => P(6),
      I4 => \i__i_8_n_0\,
      I5 => \i__i_10_n_0\,
      O => \i__i_6_n_0\
    );
\i__i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \i__i_10_n_0\,
      I1 => \i__i_9_n_0\,
      I2 => P(4),
      I3 => \i__i_8_n_0\,
      I4 => P(5),
      I5 => P(6),
      O => \i__i_7_n_0\
    );
\i__i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \i__i_11_n_0\,
      I1 => P(8),
      I2 => P(7),
      I3 => \i__i_12_n_0\,
      I4 => \i__i_13_n_0\,
      I5 => P(6),
      O => \i__i_8_n_0\
    );
\i__i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => P(6),
      I1 => \i__i_12_n_0\,
      I2 => P(7),
      I3 => P(8),
      I4 => \i__i_11_n_0\,
      I5 => \i__i_13_n_0\,
      O => \i__i_9_n_0\
    );
\num_mem_inferred__15/rom_dataT_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__7_n_0\,
      I1 => \g1_b0__1_n_0\,
      O => \num_mem_inferred__15/rom_dataT_reg[2]_i_12_n_0\,
      S => \rom_dataT_reg[2]_i_11_n_0\
    );
\num_mem_inferred__19/rom_dataT_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__11_n_0\,
      I1 => \g1_b0__3_n_0\,
      O => \num_mem_inferred__19/rom_dataT_reg[2]_i_9_n_0\,
      S => \rom_dataT_reg[2]_i_11_n_0\
    );
\num_mem_inferred__27/rom_dataTH_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__17_n_0\,
      I1 => \g1_b0__7_n_0\,
      O => \num_mem_inferred__27/rom_dataTH_reg[2]_i_12_n_0\,
      S => \rom_dataTH_reg[2]_i_11_n_0\
    );
\num_mem_inferred__31/rom_dataTH_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__21_n_0\,
      I1 => \g1_b0__9_n_0\,
      O => \num_mem_inferred__31/rom_dataTH_reg[2]_i_9_n_0\,
      S => \rom_dataTH_reg[2]_i_11_n_0\
    );
\num_mem_inferred__39/i_/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__27_n_0\,
      I1 => \g1_b0__13_n_0\,
      O => \num_mem_inferred__39/i_/i__n_0\,
      S => \i__i_1_n_0\
    );
\num_mem_inferred__40/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__28_n_0\,
      I1 => \g1_b0__14_n_0\,
      O => \num_mem_inferred__40/i__n_0\,
      S => \i__i_1_n_0\
    );
\num_mem_inferred__43/i_/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__31_n_0\,
      I1 => \g1_b0__15_n_0\,
      O => \num_mem_inferred__43/i_/i__n_0\,
      S => \i__i_1_n_0\
    );
\num_mem_inferred__44/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__32_n_0\,
      I1 => \g1_b0__16_n_0\,
      O => \num_mem_inferred__44/i__n_0\,
      S => \i__i_1_n_0\
    );
\num_mem_inferred__51/i_/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__37_n_0\,
      I1 => \g1_b0__19_n_0\,
      O => \num_mem_inferred__51/i_/i__n_0\,
      S => \i__i_1__0_n_0\
    );
\num_mem_inferred__52/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__38_n_0\,
      I1 => \g1_b0__20_n_0\,
      O => \num_mem_inferred__52/i__n_0\,
      S => \i__i_1__0_n_0\
    );
\num_mem_inferred__55/i_/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__41_n_0\,
      I1 => \g1_b0__21_n_0\,
      O => \num_mem_inferred__55/i_/i__n_0\,
      S => \i__i_1__0_n_0\
    );
\num_mem_inferred__56/i_\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__42_n_0\,
      I1 => \g1_b0__22_n_0\,
      O => \num_mem_inferred__56/i__n_0\,
      S => \i__i_1__0_n_0\
    );
\rgb_next[20]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_86_n_0\,
      I1 => \rgb_next[20]_INST_0_i_7_2\(0),
      I2 => \rgb_next[20]_INST_0_i_7_3\(0),
      I3 => \rgb_next[20]_INST_0_i_25_0\(0),
      I4 => \rgb_next[20]_INST_0_i_89_n_0\,
      O => \rgb_next[20]_INST_0_i_25_n_0\
    );
\rgb_next[20]_INST_0_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => rom_dataF(1),
      I1 => rom_dataF(2),
      I2 => pixel_x(0),
      I3 => pixel_x(1),
      I4 => rom_dataF(0),
      O => \rgb_next[20]_INST_0_i_251_n_0\
    );
\rgb_next[20]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_7_0\(0),
      I1 => \rgb_next[20]_INST_0_i_7_1\(0),
      I2 => \rgb_next[20]_INST_0_i_25_0\(0),
      I3 => \rgb_next[20]_INST_0_i_92_n_0\,
      I4 => \rgb_next[20]_INST_0_i_93_n_0\,
      O => \rgb_next[20]_INST_0_i_26_n_0\
    );
\rgb_next[20]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_94_n_0\,
      I1 => \rgb_next[20]_INST_0_i_7_4\(0),
      I2 => \rgb_next[20]_INST_0_i_7_5\(0),
      I3 => \rgb_next[20]_INST_0_i_7_6\(0),
      I4 => \rgb_next[20]_INST_0_i_7_7\(0),
      I5 => \rgb_next[20]_INST_0_i_99_n_0\,
      O => \rgb_next[20]_INST_0_i_27_n_0\
    );
\rgb_next[20]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \rgb_next[0]_INST_0_i_3\(0),
      I1 => \rgb_next[20]_INST_0_i_25_n_0\,
      I2 => \rgb_next[20]_INST_0_i_26_n_0\,
      I3 => \rgb_next[20]_INST_0_i_27_n_0\,
      I4 => \rgb_next[20]_INST_0_i_25_0\(0),
      O => n_l_on
    );
\rgb_next[20]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000C00080000000"
    )
        port map (
      I0 => rom_dataO(1),
      I1 => \rgb_next[20]_INST_0_i_25_1\(0),
      I2 => \rgb_next[20]_INST_0_i_25_0\(0),
      I3 => \rgb_next[20]_INST_0_i_25_2\(0),
      I4 => \rgb_next[20]_INST_0_i_25_3\,
      I5 => rom_dataO(2),
      O => \rgb_next[20]_INST_0_i_86_n_0\
    );
\rgb_next[20]_INST_0_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => rom_dataZ(1),
      I1 => rom_dataZ(2),
      I2 => pixel_x(0),
      I3 => pixel_x(1),
      I4 => rom_dataZ(0),
      O => \rgb_next[20]_INST_0_i_89_n_0\
    );
\rgb_next[20]_INST_0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => rom_dataFI(1),
      I1 => rom_dataFI(2),
      I2 => pixel_x(0),
      I3 => pixel_x(1),
      I4 => rom_dataFI(0),
      O => \rgb_next[20]_INST_0_i_92_n_0\
    );
\rgb_next[20]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_251_n_0\,
      I1 => \rgb_next[20]_INST_0_i_25_0\(0),
      I2 => \rgb_next[20]_INST_0_i_26_0\(0),
      I3 => \rgb_next[20]_INST_0_i_26_1\(0),
      O => \rgb_next[20]_INST_0_i_93_n_0\
    );
\rgb_next[20]_INST_0_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => rom_dataT(0),
      I1 => pixel_x(0),
      I2 => pixel_x(1),
      I3 => rom_dataT(1),
      I4 => rom_dataT(2),
      O => \rgb_next[20]_INST_0_i_94_n_0\
    );
\rgb_next[20]_INST_0_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rom_dataTH(2),
      I1 => pixel_x(0),
      I2 => rom_dataTH(1),
      I3 => pixel_x(1),
      I4 => rom_dataTH(0),
      O => \rgb_next[20]_INST_0_i_99_n_0\
    );
\rom_dataFI_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataFI_reg[0]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataFI(0)
    );
\rom_dataFI_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataFI_reg[0]_i_2_n_0\,
      I1 => \rom_dataFI_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataFI_reg[0]_i_4_n_0\,
      O => \rom_dataFI_reg[0]_i_1_n_0\
    );
\rom_dataFI_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__29_n_0\,
      I1 => \g0_b2__46_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__21_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__45_n_0\,
      O => \rom_dataFI_reg[0]_i_10_n_0\
    );
\rom_dataFI_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[0]_i_5_n_0\,
      I1 => \rom_dataFI_reg[0]_i_6_n_0\,
      O => \rom_dataFI_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[0]_i_7_n_0\,
      I1 => \rom_dataFI_reg[0]_i_8_n_0\,
      O => \rom_dataFI_reg[0]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[0]_i_9_n_0\,
      I1 => \rom_dataFI_reg[0]_i_10_n_0\,
      O => \rom_dataFI_reg[0]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__20_n_0\,
      I1 => \g0_b2__44_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__33_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__43_n_0\,
      O => \rom_dataFI_reg[0]_i_5_n_0\
    );
\rom_dataFI_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__33_n_0\,
      I1 => \g0_b2__42_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__19_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__41_n_0\,
      O => \rom_dataFI_reg[0]_i_6_n_0\
    );
\rom_dataFI_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__18_n_0\,
      I1 => \g0_b2__40_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__31_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__39_n_0\,
      O => \rom_dataFI_reg[0]_i_7_n_0\
    );
\rom_dataFI_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__31_n_0\,
      I1 => \g0_b2__38_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__17_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__37_n_0\,
      O => \rom_dataFI_reg[0]_i_8_n_0\
    );
\rom_dataFI_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__22_n_0\,
      I1 => \g0_b2__48_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__29_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b2__47_n_0\,
      O => \rom_dataFI_reg[0]_i_9_n_0\
    );
\rom_dataFI_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataFI_reg[1]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataFI(1)
    );
\rom_dataFI_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataFI_reg[1]_i_2_n_0\,
      I1 => \rom_dataFI_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataFI_reg[1]_i_4_n_0\,
      O => \rom_dataFI_reg[1]_i_1_n_0\
    );
\rom_dataFI_reg[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__48_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__17_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b1__47_n_0\,
      O => \rom_dataFI_reg[1]_i_10_n_0\
    );
\rom_dataFI_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[1]_i_5_n_0\,
      I1 => \rom_dataFI_reg[1]_i_6_n_0\,
      O => \rom_dataFI_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[1]_i_7_n_0\,
      I1 => \rom_dataFI_reg[1]_i_8_n_0\,
      O => \rom_dataFI_reg[1]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[1]_i_9_n_0\,
      I1 => \rom_dataFI_reg[1]_i_10_n_0\,
      O => \rom_dataFI_reg[1]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataFI_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__25_n_0\,
      I1 => \g0_b1__46_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__23_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b1__45_n_0\,
      O => \rom_dataFI_reg[1]_i_5_n_0\
    );
\rom_dataFI_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__44_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__16_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b1__43_n_0\,
      O => \rom_dataFI_reg[1]_i_6_n_0\
    );
\rom_dataFI_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__15_n_0\,
      I1 => \g0_b1__42_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__25_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b1__41_n_0\,
      O => \rom_dataFI_reg[1]_i_7_n_0\
    );
\rom_dataFI_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__40_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__14_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b1__39_n_0\,
      O => \rom_dataFI_reg[1]_i_8_n_0\
    );
\rom_dataFI_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__23_n_0\,
      I1 => \g0_b1__50_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__18_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b1__49_n_0\,
      O => \rom_dataFI_reg[1]_i_9_n_0\
    );
\rom_dataFI_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataFI_reg[2]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataFI(2)
    );
\rom_dataFI_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataFI_reg[2]_i_3_n_0\,
      I1 => \rom_dataFI_reg[2]_i_4_n_0\,
      O => \rom_dataFI_reg[2]_i_1_n_0\,
      S => \rom_dataFI_reg[2]_i_2_n_0\
    );
\rom_dataFI_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      O => \rom_dataFI_reg[2]_i_2_n_0\
    );
\rom_dataFI_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \num_mem_inferred__56/i__n_0\,
      I1 => pixel_y(0),
      I2 => \num_mem_inferred__55/i_/i__n_0\,
      I3 => pixel_y(1),
      I4 => \rom_dataFI_reg[2]_i_5_n_0\,
      O => \rom_dataFI_reg[2]_i_3_n_0\
    );
\rom_dataFI_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \rom_dataFI_reg[2]_i_6_n_0\,
      I1 => \rom_dataFI_reg[2]_i_7_n_0\,
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataFI_reg[2]_i_8_n_0\,
      I5 => \rom_dataFI_reg[2]_i_9_n_0\,
      O => \rom_dataFI_reg[2]_i_4_n_0\
    );
\rom_dataFI_reg[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__44_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__29_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b0__43_n_0\,
      O => \rom_dataFI_reg[2]_i_5_n_0\
    );
\rom_dataFI_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__51/i_/i__n_0\,
      I1 => \num_mem_inferred__52/i__n_0\,
      O => \rom_dataFI_reg[2]_i_6_n_0\,
      S => pixel_y(0)
    );
\rom_dataFI_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__40_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__33_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b0__39_n_0\,
      O => \rom_dataFI_reg[2]_i_7_n_0\
    );
\rom_dataFI_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b0__18_n_0\,
      I1 => \g0_b0__47_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b0__17_n_0\,
      I4 => \i__i_1__0_n_0\,
      I5 => \g0_b0__35_n_0\,
      O => \rom_dataFI_reg[2]_i_8_n_0\
    );
\rom_dataFI_reg[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__36_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__31_n_0\,
      I3 => \i__i_1__0_n_0\,
      I4 => \g0_b0__47_n_0\,
      O => \rom_dataFI_reg[2]_i_9_n_0\
    );
\rom_dataF_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataF_reg[0]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataF(0)
    );
\rom_dataF_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataF_reg[0]_i_2_n_0\,
      I1 => \rom_dataF_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataF_reg[0]_i_4_n_0\,
      O => \rom_dataF_reg[0]_i_1_n_0\
    );
\rom_dataF_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__23_n_0\,
      I1 => \g0_b2__34_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__15_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__33_n_0\,
      O => \rom_dataF_reg[0]_i_10_n_0\
    );
\rom_dataF_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[0]_i_5_n_0\,
      I1 => \rom_dataF_reg[0]_i_6_n_0\,
      O => \rom_dataF_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[0]_i_7_n_0\,
      I1 => \rom_dataF_reg[0]_i_8_n_0\,
      O => \rom_dataF_reg[0]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[0]_i_9_n_0\,
      I1 => \rom_dataF_reg[0]_i_10_n_0\,
      O => \rom_dataF_reg[0]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__14_n_0\,
      I1 => \g0_b2__32_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__27_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__31_n_0\,
      O => \rom_dataF_reg[0]_i_5_n_0\
    );
\rom_dataF_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__27_n_0\,
      I1 => \g0_b2__30_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__13_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__29_n_0\,
      O => \rom_dataF_reg[0]_i_6_n_0\
    );
\rom_dataF_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__12_n_0\,
      I1 => \g0_b2__28_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__25_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__27_n_0\,
      O => \rom_dataF_reg[0]_i_7_n_0\
    );
\rom_dataF_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__25_n_0\,
      I1 => \g0_b2__26_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__11_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__25_n_0\,
      O => \rom_dataF_reg[0]_i_8_n_0\
    );
\rom_dataF_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__16_n_0\,
      I1 => \g0_b2__36_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__23_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b2__35_n_0\,
      O => \rom_dataF_reg[0]_i_9_n_0\
    );
\rom_dataF_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataF_reg[1]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataF(1)
    );
\rom_dataF_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataF_reg[1]_i_2_n_0\,
      I1 => \rom_dataF_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataF_reg[1]_i_4_n_0\,
      O => \rom_dataF_reg[1]_i_1_n_0\
    );
\rom_dataF_reg[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__36_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__12_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b1__35_n_0\,
      O => \rom_dataF_reg[1]_i_10_n_0\
    );
\rom_dataF_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[1]_i_5_n_0\,
      I1 => \rom_dataF_reg[1]_i_6_n_0\,
      O => \rom_dataF_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[1]_i_7_n_0\,
      I1 => \rom_dataF_reg[1]_i_8_n_0\,
      O => \rom_dataF_reg[1]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataF_reg[1]_i_9_n_0\,
      I1 => \rom_dataF_reg[1]_i_10_n_0\,
      O => \rom_dataF_reg[1]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataF_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__21_n_0\,
      I1 => \g0_b1__34_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__19_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b1__33_n_0\,
      O => \rom_dataF_reg[1]_i_5_n_0\
    );
\rom_dataF_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__32_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__11_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b1__31_n_0\,
      O => \rom_dataF_reg[1]_i_6_n_0\
    );
\rom_dataF_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__10_n_0\,
      I1 => \g0_b1__30_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__21_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b1__29_n_0\,
      O => \rom_dataF_reg[1]_i_7_n_0\
    );
\rom_dataF_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__28_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__9_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b1__27_n_0\,
      O => \rom_dataF_reg[1]_i_8_n_0\
    );
\rom_dataF_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__19_n_0\,
      I1 => \g0_b1__38_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__13_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b1__37_n_0\,
      O => \rom_dataF_reg[1]_i_9_n_0\
    );
\rom_dataF_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataF_reg[2]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataF(2)
    );
\rom_dataF_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE8E2EB2E28222"
    )
        port map (
      I0 => \rom_dataF_reg[2]_i_2_n_0\,
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataF_reg[2]_i_3_n_0\,
      I5 => \rom_dataF_reg[2]_i_4_n_0\,
      O => \rom_dataF_reg[2]_i_1_n_0\
    );
\rom_dataF_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \rom_dataF_reg[2]_i_5_n_0\,
      I1 => \rom_dataF_reg[2]_i_6_n_0\,
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataF_reg[2]_i_7_n_0\,
      I5 => \rom_dataF_reg[2]_i_8_n_0\,
      O => \rom_dataF_reg[2]_i_2_n_0\
    );
\rom_dataF_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__43/i_/i__n_0\,
      I1 => \num_mem_inferred__44/i__n_0\,
      O => \rom_dataF_reg[2]_i_3_n_0\,
      S => pixel_y(0)
    );
\rom_dataF_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__34_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__23_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b0__33_n_0\,
      O => \rom_dataF_reg[2]_i_4_n_0\
    );
\rom_dataF_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__39/i_/i__n_0\,
      I1 => \num_mem_inferred__40/i__n_0\,
      O => \rom_dataF_reg[2]_i_5_n_0\,
      S => pixel_y(0)
    );
\rom_dataF_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__30_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__27_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b0__29_n_0\,
      O => \rom_dataF_reg[2]_i_6_n_0\
    );
\rom_dataF_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b0__12_n_0\,
      I1 => \g0_b0__45_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b0__11_n_0\,
      I4 => \i__i_1_n_0\,
      I5 => \g0_b0__25_n_0\,
      O => \rom_dataF_reg[2]_i_7_n_0\
    );
\rom_dataF_reg[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__26_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__25_n_0\,
      I3 => \i__i_1_n_0\,
      I4 => \g0_b0__45_n_0\,
      O => \rom_dataF_reg[2]_i_8_n_0\
    );
\rom_dataO_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g1_b0__35_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataO(1)
    );
\rom_dataO_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      O => \rom_dataO_reg[1]_i_1_n_0\
    );
\rom_dataO_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \g0_b0__3_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataO(2)
    );
\rom_dataTH_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataTH_reg[0]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataTH(0)
    );
\rom_dataTH_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataTH_reg[0]_i_2_n_0\,
      I1 => \rom_dataTH_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataTH_reg[0]_i_4_n_0\,
      O => \rom_dataTH_reg[0]_i_1_n_0\
    );
\rom_dataTH_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__35_n_0\,
      I1 => \g0_b2__22_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__9_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__21_n_0\,
      O => \rom_dataTH_reg[0]_i_10_n_0\
    );
\rom_dataTH_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[0]_i_5_n_0\,
      I1 => \rom_dataTH_reg[0]_i_6_n_0\,
      O => \rom_dataTH_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[0]_i_7_n_0\,
      I1 => \rom_dataTH_reg[0]_i_8_n_0\,
      O => \rom_dataTH_reg[0]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[0]_i_9_n_0\,
      I1 => \rom_dataTH_reg[0]_i_10_n_0\,
      O => \rom_dataTH_reg[0]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__8_n_0\,
      I1 => \g0_b2__20_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__39_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__19_n_0\,
      O => \rom_dataTH_reg[0]_i_5_n_0\
    );
\rom_dataTH_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__39_n_0\,
      I1 => \g0_b2__18_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__7_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__17_n_0\,
      O => \rom_dataTH_reg[0]_i_6_n_0\
    );
\rom_dataTH_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__6_n_0\,
      I1 => \g0_b2__16_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__37_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__15_n_0\,
      O => \rom_dataTH_reg[0]_i_7_n_0\
    );
\rom_dataTH_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__37_n_0\,
      I1 => \g0_b2__14_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__5_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__13_n_0\,
      O => \rom_dataTH_reg[0]_i_8_n_0\
    );
\rom_dataTH_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__10_n_0\,
      I1 => \g0_b2__24_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__35_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b2__23_n_0\,
      O => \rom_dataTH_reg[0]_i_9_n_0\
    );
\rom_dataTH_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataTH_reg[1]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataTH(1)
    );
\rom_dataTH_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataTH_reg[1]_i_2_n_0\,
      I1 => \rom_dataTH_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataTH_reg[1]_i_4_n_0\,
      O => \rom_dataTH_reg[1]_i_1_n_0\
    );
\rom_dataTH_reg[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__24_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__7_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b1__23_n_0\,
      O => \rom_dataTH_reg[1]_i_10_n_0\
    );
\rom_dataTH_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[1]_i_5_n_0\,
      I1 => \rom_dataTH_reg[1]_i_6_n_0\,
      O => \rom_dataTH_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[1]_i_7_n_0\,
      I1 => \rom_dataTH_reg[1]_i_8_n_0\,
      O => \rom_dataTH_reg[1]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataTH_reg[1]_i_9_n_0\,
      I1 => \rom_dataTH_reg[1]_i_10_n_0\,
      O => \rom_dataTH_reg[1]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataTH_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__29_n_0\,
      I1 => \g0_b1__22_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__27_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b1__21_n_0\,
      O => \rom_dataTH_reg[1]_i_5_n_0\
    );
\rom_dataTH_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__20_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__6_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b1__19_n_0\,
      O => \rom_dataTH_reg[1]_i_6_n_0\
    );
\rom_dataTH_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__5_n_0\,
      I1 => \g0_b1__18_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__29_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b1__17_n_0\,
      O => \rom_dataTH_reg[1]_i_7_n_0\
    );
\rom_dataTH_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__16_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__4_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b1__15_n_0\,
      O => \rom_dataTH_reg[1]_i_8_n_0\
    );
\rom_dataTH_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__27_n_0\,
      I1 => \g0_b1__26_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__8_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b1__25_n_0\,
      O => \rom_dataTH_reg[1]_i_9_n_0\
    );
\rom_dataTH_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataTH_reg[2]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataTH(2)
    );
\rom_dataTH_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE8E2EB2E28222"
    )
        port map (
      I0 => \rom_dataTH_reg[2]_i_2_n_0\,
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataTH_reg[2]_i_3_n_0\,
      I5 => \rom_dataTH_reg[2]_i_4_n_0\,
      O => \rom_dataTH_reg[2]_i_1_n_0\
    );
\rom_dataTH_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__22_n_0\,
      I1 => \g1_b0__10_n_0\,
      O => \rom_dataTH_reg[2]_i_10_n_0\,
      S => \rom_dataTH_reg[2]_i_11_n_0\
    );
\rom_dataTH_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0A0A5050D0F0"
    )
        port map (
      I0 => \g0_b0__15_i_6_n_6\,
      I1 => \g0_b0__15_i_5_n_0\,
      I2 => \g0_b0__15_i_6_n_0\,
      I3 => num_mem3(9),
      I4 => \g0_b0__15_i_6_n_7\,
      I5 => \g0_b0__15_i_6_n_5\,
      O => \rom_dataTH_reg[2]_i_11_n_0\
    );
\rom_dataTH_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__18_n_0\,
      I1 => \g1_b0__8_n_0\,
      O => \rom_dataTH_reg[2]_i_13_n_0\,
      S => \rom_dataTH_reg[2]_i_11_n_0\
    );
\rom_dataTH_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \rom_dataTH_reg[2]_i_5_n_0\,
      I1 => \rom_dataTH_reg[2]_i_6_n_0\,
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataTH_reg[2]_i_7_n_0\,
      I5 => \rom_dataTH_reg[2]_i_8_n_0\,
      O => \rom_dataTH_reg[2]_i_2_n_0\
    );
\rom_dataTH_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__31/rom_dataTH_reg[2]_i_9_n_0\,
      I1 => \rom_dataTH_reg[2]_i_10_n_0\,
      O => \rom_dataTH_reg[2]_i_3_n_0\,
      S => pixel_y(0)
    );
\rom_dataTH_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__24_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__36_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b0__23_n_0\,
      O => \rom_dataTH_reg[2]_i_4_n_0\
    );
\rom_dataTH_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__27/rom_dataTH_reg[2]_i_12_n_0\,
      I1 => \rom_dataTH_reg[2]_i_13_n_0\,
      O => \rom_dataTH_reg[2]_i_5_n_0\,
      S => pixel_y(0)
    );
\rom_dataTH_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__20_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__40_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b0__19_n_0\,
      O => \rom_dataTH_reg[2]_i_6_n_0\
    );
\rom_dataTH_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b0__6_n_0\,
      I1 => \g0_b0__67_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b0__5_n_0\,
      I4 => \rom_dataTH_reg[2]_i_11_n_0\,
      I5 => \g0_b0__15_n_0\,
      O => \rom_dataTH_reg[2]_i_7_n_0\
    );
\rom_dataTH_reg[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__16_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__38_n_0\,
      I3 => \rom_dataTH_reg[2]_i_11_n_0\,
      I4 => \g0_b0__67_n_0\,
      O => \rom_dataTH_reg[2]_i_8_n_0\
    );
\rom_dataT_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[0]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataT(0)
    );
\rom_dataT_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataT_reg[0]_i_2_n_0\,
      I1 => \rom_dataT_reg[0]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataT_reg[0]_i_4_n_0\,
      O => \rom_dataT_reg[0]_i_1_n_0\
    );
\rom_dataT_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__41_n_0\,
      I1 => \g0_b2__10_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__3_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__9_n_0\,
      O => \rom_dataT_reg[0]_i_10_n_0\
    );
\rom_dataT_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[0]_i_5_n_0\,
      I1 => \rom_dataT_reg[0]_i_6_n_0\,
      O => \rom_dataT_reg[0]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[0]_i_7_n_0\,
      I1 => \rom_dataT_reg[0]_i_8_n_0\,
      O => \rom_dataT_reg[0]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[0]_i_9_n_0\,
      I1 => \rom_dataT_reg[0]_i_10_n_0\,
      O => \rom_dataT_reg[0]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__2_n_0\,
      I1 => \g0_b2__8_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__45_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__7_n_0\,
      O => \rom_dataT_reg[0]_i_5_n_0\
    );
\rom_dataT_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__45_n_0\,
      I1 => \g0_b2__6_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__1_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__5_n_0\,
      O => \rom_dataT_reg[0]_i_6_n_0\
    );
\rom_dataT_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__0_n_0\,
      I1 => \g0_b2__4_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__43_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__3_n_0\,
      O => \rom_dataT_reg[0]_i_7_n_0\
    );
\rom_dataT_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__43_n_0\,
      I1 => \g0_b2__2_n_0\,
      I2 => pixel_y(0),
      I3 => g1_b2_n_0,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__1_n_0\,
      O => \rom_dataT_reg[0]_i_8_n_0\
    );
\rom_dataT_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b2__4_n_0\,
      I1 => \g0_b2__12_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b2__41_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b2__11_n_0\,
      O => \rom_dataT_reg[0]_i_9_n_0\
    );
\rom_dataT_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[1]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataT(1)
    );
\rom_dataT_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataT_reg[1]_i_2_n_0\,
      I1 => \rom_dataT_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataT_reg[1]_i_4_n_0\,
      O => \rom_dataT_reg[1]_i_1_n_0\
    );
\rom_dataT_reg[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__12_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__2_n_0\,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b1__11_n_0\,
      O => \rom_dataT_reg[1]_i_10_n_0\
    );
\rom_dataT_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[1]_i_5_n_0\,
      I1 => \rom_dataT_reg[1]_i_6_n_0\,
      O => \rom_dataT_reg[1]_i_2_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[1]_i_7_n_0\,
      I1 => \rom_dataT_reg[1]_i_8_n_0\,
      O => \rom_dataT_reg[1]_i_3_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rom_dataT_reg[1]_i_9_n_0\,
      I1 => \rom_dataT_reg[1]_i_10_n_0\,
      O => \rom_dataT_reg[1]_i_4_n_0\,
      S => pixel_y(1)
    );
\rom_dataT_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__33_n_0\,
      I1 => \g0_b1__10_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__31_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b1__9_n_0\,
      O => \rom_dataT_reg[1]_i_5_n_0\
    );
\rom_dataT_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__8_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b1__1_n_0\,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b1__7_n_0\,
      O => \rom_dataT_reg[1]_i_6_n_0\
    );
\rom_dataT_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__0_n_0\,
      I1 => \g0_b1__6_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__33_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b1__5_n_0\,
      O => \rom_dataT_reg[1]_i_7_n_0\
    );
\rom_dataT_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g0_b1__4_n_0\,
      I1 => pixel_y(0),
      I2 => g1_b1_n_0,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b1__3_n_0\,
      O => \rom_dataT_reg[1]_i_8_n_0\
    );
\rom_dataT_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b1__31_n_0\,
      I1 => \g0_b1__14_n_0\,
      I2 => pixel_y(0),
      I3 => \g1_b1__3_n_0\,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b1__13_n_0\,
      O => \rom_dataT_reg[1]_i_9_n_0\
    );
\rom_dataT_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataT_reg[2]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataT(2)
    );
\rom_dataT_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE8E2EB2E28222"
    )
        port map (
      I0 => \rom_dataT_reg[2]_i_2_n_0\,
      I1 => pixel_y(3),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataT_reg[2]_i_3_n_0\,
      I5 => \rom_dataT_reg[2]_i_4_n_0\,
      O => \rom_dataT_reg[2]_i_1_n_0\
    );
\rom_dataT_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__12_n_0\,
      I1 => \g1_b0__4_n_0\,
      O => \rom_dataT_reg[2]_i_10_n_0\,
      S => \rom_dataT_reg[2]_i_11_n_0\
    );
\rom_dataT_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AB00AA5500DD00"
    )
        port map (
      I0 => \^gamescore0\,
      I1 => CO(0),
      I2 => O(0),
      I3 => \^gamescore0_0\,
      I4 => \^gamescore0_1\,
      I5 => \^gamescore0_2\,
      O => \rom_dataT_reg[2]_i_11_n_0\
    );
\rom_dataT_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__8_n_0\,
      I1 => \g1_b0__2_n_0\,
      O => \rom_dataT_reg[2]_i_13_n_0\,
      S => \rom_dataT_reg[2]_i_11_n_0\
    );
\rom_dataT_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \rom_dataT_reg[2]_i_5_n_0\,
      I1 => \rom_dataT_reg[2]_i_6_n_0\,
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => \rom_dataT_reg[2]_i_7_n_0\,
      I5 => \rom_dataT_reg[2]_i_8_n_0\,
      O => \rom_dataT_reg[2]_i_2_n_0\
    );
\rom_dataT_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__19/rom_dataT_reg[2]_i_9_n_0\,
      I1 => \rom_dataT_reg[2]_i_10_n_0\,
      O => \rom_dataT_reg[2]_i_3_n_0\,
      S => pixel_y(0)
    );
\rom_dataT_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__14_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__42_n_0\,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b0__13_n_0\,
      O => \rom_dataT_reg[2]_i_4_n_0\
    );
\rom_dataT_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \num_mem_inferred__15/rom_dataT_reg[2]_i_12_n_0\,
      I1 => \rom_dataT_reg[2]_i_13_n_0\,
      O => \rom_dataT_reg[2]_i_5_n_0\,
      S => pixel_y(0)
    );
\rom_dataT_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__10_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__46_n_0\,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b0__9_n_0\,
      O => \rom_dataT_reg[2]_i_6_n_0\
    );
\rom_dataT_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g1_b0__0_n_0\,
      I1 => \g0_b0__69_n_0\,
      I2 => pixel_y(0),
      I3 => g1_b0_n_0,
      I4 => \rom_dataT_reg[2]_i_11_n_0\,
      I5 => \g0_b0__5_n_0\,
      O => \rom_dataT_reg[2]_i_7_n_0\
    );
\rom_dataT_reg[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \g0_b0__6_n_0\,
      I1 => pixel_y(0),
      I2 => \g1_b0__44_n_0\,
      I3 => \rom_dataT_reg[2]_i_11_n_0\,
      I4 => \g0_b0__69_n_0\,
      O => \rom_dataT_reg[2]_i_8_n_0\
    );
\rom_dataZ_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataZ_reg[0]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataZ(0)
    );
\rom_dataZ_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \g0_b2__58_n_0\,
      I1 => \g0_b2__49_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \g0_b2__51_n_0\,
      O => \rom_dataZ_reg[0]_i_1_n_0\
    );
\rom_dataZ_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataZ_reg[1]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataZ(1)
    );
\rom_dataZ_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAFAFCC00A0A0C"
    )
        port map (
      I0 => \rom_dataZ_reg[1]_i_2_n_0\,
      I1 => \rom_dataZ_reg[1]_i_3_n_0\,
      I2 => pixel_y(3),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rom_dataZ_reg[1]_i_4_n_0\,
      O => \rom_dataZ_reg[1]_i_1_n_0\
    );
\rom_dataZ_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g0_b1__54_n_0\,
      I1 => \g0_b1__61_n_0\,
      I2 => pixel_y(1),
      I3 => \g0_b1__59_n_0\,
      I4 => pixel_y(0),
      I5 => \g0_b1__55_n_0\,
      O => \rom_dataZ_reg[1]_i_2_n_0\
    );
\rom_dataZ_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g0_b1__52_n_0\,
      I1 => '1',
      I2 => pixel_y(1),
      I3 => \g0_b1__61_n_0\,
      I4 => pixel_y(0),
      I5 => \g0_b1__53_n_0\,
      O => \rom_dataZ_reg[1]_i_3_n_0\
    );
\rom_dataZ_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g0_b1__56_n_0\,
      I1 => \g0_b1__59_n_0\,
      I2 => pixel_y(1),
      I3 => '1',
      I4 => pixel_y(0),
      I5 => \g0_b1__57_n_0\,
      O => \rom_dataZ_reg[1]_i_4_n_0\
    );
\rom_dataZ_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \rom_dataZ_reg[2]_i_1_n_0\,
      G => \rom_dataO_reg[1]_i_1_n_0\,
      GE => '1',
      Q => rom_dataZ(2)
    );
\rom_dataZ_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
        port map (
      I0 => \rom_dataZ_reg[2]_i_2_n_0\,
      I1 => \rom_dataFI_reg[2]_i_2_n_0\,
      I2 => pixel_y(1),
      I3 => \g0_b2__54_n_0\,
      I4 => pixel_y(0),
      I5 => \g0_b0__52_n_0\,
      O => \rom_dataZ_reg[2]_i_1_n_0\
    );
\rom_dataZ_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8F0FF00B8F000"
    )
        port map (
      I0 => \g0_b2__60_n_0\,
      I1 => pixel_y(0),
      I2 => \g0_b0__58_n_0\,
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \g0_b2__57_n_0\,
      O => \rom_dataZ_reg[2]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_refr_tick is
  port (
    tick_75 : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_refr_tick : entity is "refr_tick";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_refr_tick;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_refr_tick is
  signal \ball_y_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \ball_y_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ball_y_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_2_n_0\ : STD_LOGIC;
  signal q_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_q_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\ball_y_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ball_y_reg[2]_i_3_n_0\,
      I1 => \ball_y_reg[2]_i_4_n_0\,
      I2 => \ball_y_reg[2]_i_5_n_0\,
      I3 => q_reg(2),
      I4 => q_reg(1),
      I5 => q_reg(0),
      O => tick_75
    );
\ball_y_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => q_reg(11),
      I1 => q_reg(12),
      I2 => q_reg(9),
      I3 => q_reg(10),
      I4 => q_reg(14),
      I5 => q_reg(13),
      O => \ball_y_reg[2]_i_3_n_0\
    );
\ball_y_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => q_reg(5),
      I1 => q_reg(6),
      I2 => q_reg(3),
      I3 => q_reg(4),
      I4 => q_reg(8),
      I5 => q_reg(7),
      O => \ball_y_reg[2]_i_4_n_0\
    );
\ball_y_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => q_reg(17),
      I1 => q_reg(18),
      I2 => q_reg(16),
      I3 => q_reg(15),
      I4 => q_reg(20),
      I5 => q_reg(19),
      O => \ball_y_reg[2]_i_5_n_0\
    );
\q[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg(0),
      O => \q[0]_i_2_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[0]_i_1_n_7\,
      Q => q_reg(0)
    );
\q_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg[0]_i_1_n_0\,
      CO(2) => \q_reg[0]_i_1_n_1\,
      CO(1) => \q_reg[0]_i_1_n_2\,
      CO(0) => \q_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \q_reg[0]_i_1_n_4\,
      O(2) => \q_reg[0]_i_1_n_5\,
      O(1) => \q_reg[0]_i_1_n_6\,
      O(0) => \q_reg[0]_i_1_n_7\,
      S(3 downto 1) => q_reg(3 downto 1),
      S(0) => \q[0]_i_2_n_0\
    );
\q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[8]_i_1_n_5\,
      Q => q_reg(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[8]_i_1_n_4\,
      Q => q_reg(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[12]_i_1_n_7\,
      Q => q_reg(12)
    );
\q_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[8]_i_1_n_0\,
      CO(3) => \q_reg[12]_i_1_n_0\,
      CO(2) => \q_reg[12]_i_1_n_1\,
      CO(1) => \q_reg[12]_i_1_n_2\,
      CO(0) => \q_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_reg[12]_i_1_n_4\,
      O(2) => \q_reg[12]_i_1_n_5\,
      O(1) => \q_reg[12]_i_1_n_6\,
      O(0) => \q_reg[12]_i_1_n_7\,
      S(3 downto 0) => q_reg(15 downto 12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[12]_i_1_n_6\,
      Q => q_reg(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[12]_i_1_n_5\,
      Q => q_reg(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[12]_i_1_n_4\,
      Q => q_reg(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[16]_i_1_n_7\,
      Q => q_reg(16)
    );
\q_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[12]_i_1_n_0\,
      CO(3) => \q_reg[16]_i_1_n_0\,
      CO(2) => \q_reg[16]_i_1_n_1\,
      CO(1) => \q_reg[16]_i_1_n_2\,
      CO(0) => \q_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_reg[16]_i_1_n_4\,
      O(2) => \q_reg[16]_i_1_n_5\,
      O(1) => \q_reg[16]_i_1_n_6\,
      O(0) => \q_reg[16]_i_1_n_7\,
      S(3 downto 0) => q_reg(19 downto 16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[16]_i_1_n_6\,
      Q => q_reg(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[16]_i_1_n_5\,
      Q => q_reg(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[16]_i_1_n_4\,
      Q => q_reg(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[0]_i_1_n_6\,
      Q => q_reg(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[20]_i_1_n_7\,
      Q => q_reg(20)
    );
\q_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => q_reg(20)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[0]_i_1_n_5\,
      Q => q_reg(2)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[0]_i_1_n_4\,
      Q => q_reg(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[4]_i_1_n_7\,
      Q => q_reg(4)
    );
\q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[0]_i_1_n_0\,
      CO(3) => \q_reg[4]_i_1_n_0\,
      CO(2) => \q_reg[4]_i_1_n_1\,
      CO(1) => \q_reg[4]_i_1_n_2\,
      CO(0) => \q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_reg[4]_i_1_n_4\,
      O(2) => \q_reg[4]_i_1_n_5\,
      O(1) => \q_reg[4]_i_1_n_6\,
      O(0) => \q_reg[4]_i_1_n_7\,
      S(3 downto 0) => q_reg(7 downto 4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[4]_i_1_n_6\,
      Q => q_reg(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[4]_i_1_n_5\,
      Q => q_reg(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[4]_i_1_n_4\,
      Q => q_reg(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[8]_i_1_n_7\,
      Q => q_reg(8)
    );
\q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[4]_i_1_n_0\,
      CO(3) => \q_reg[8]_i_1_n_0\,
      CO(2) => \q_reg[8]_i_1_n_1\,
      CO(1) => \q_reg[8]_i_1_n_2\,
      CO(0) => \q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_reg[8]_i_1_n_4\,
      O(2) => \q_reg[8]_i_1_n_5\,
      O(1) => \q_reg[8]_i_1_n_6\,
      O(0) => \q_reg[8]_i_1_n_7\,
      S(3 downto 0) => q_reg(11 downto 8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \q_reg[8]_i_1_n_6\,
      Q => q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_breakout_animate is
  port (
    \lives_reg[2]\ : out STD_LOGIC;
    rgb_next : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_131\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_75\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_85_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_85_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_82_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_111\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    brickstaken : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tick_75 : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    speed : in STD_LOGIC_VECTOR ( 3 downto 0 );
    btn1 : in STD_LOGIC;
    LR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    v_video : in STD_LOGIC;
    h_video : in STD_LOGIC;
    rgb_next_18_sp_1 : in STD_LOGIC;
    \rgb_next[18]_0\ : in STD_LOGIC;
    rgb_next_2_sp_1 : in STD_LOGIC;
    rgb_next_9_sp_1 : in STD_LOGIC;
    rgb_next_21_sp_1 : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_6\ : in STD_LOGIC;
    rgb_next_13_sp_1 : in STD_LOGIC;
    rgb_next_8_sp_1 : in STD_LOGIC;
    \rgb_next[18]_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_16\ : in STD_LOGIC;
    \rgb_next[18]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_15\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_4_0\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1_0\ : in STD_LOGIC;
    \rgb_next[8]_0\ : in STD_LOGIC;
    \rgb_next[8]_1\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_on2__7\ : in STD_LOGIC;
    paddle_on : in STD_LOGIC;
    \rgb_next[14]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    player_name : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_on24_in : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6\ : in STD_LOGIC;
    \rgb_next[15]_INST_0_i_4\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_0\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_7\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_145\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_32\ : in STD_LOGIC;
    \rgb_next[13]_INST_0_i_6\ : in STD_LOGIC;
    \rgb_next[0]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_2\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_7_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__15_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g1_b2__23_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b0__5_i_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_29_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_29_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b1__1_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b1__1_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b1__1_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_66\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_66_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__5_i_63_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_39_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__5_i_12_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g1_b2__23_i_31_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g1_b2__23_i_31_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_next[20]_INST_0_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[16]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[16]_INST_0_i_1_0\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_3\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_75_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_2\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_205_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b0__15_i_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_breakout_animate : entity is "breakout_animate";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_breakout_animate;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_breakout_animate is
  signal \A__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal R0_0_n_0 : STD_LOGIC;
  signal R0_0_n_2 : STD_LOGIC;
  signal R0_0_n_3 : STD_LOGIC;
  signal R0_0_n_4 : STD_LOGIC;
  signal R0_0_n_5 : STD_LOGIC;
  signal R0_0_n_6 : STD_LOGIC;
  signal R0_1_n_3 : STD_LOGIC;
  signal R0_1_n_4 : STD_LOGIC;
  signal R0_1_n_5 : STD_LOGIC;
  signal R0_1_n_6 : STD_LOGIC;
  signal R0_2_n_0 : STD_LOGIC;
  signal R0_2_n_2 : STD_LOGIC;
  signal R0_2_n_3 : STD_LOGIC;
  signal R0_2_n_4 : STD_LOGIC;
  signal R0_2_n_5 : STD_LOGIC;
  signal R0_2_n_6 : STD_LOGIC;
  signal R0_2_n_7 : STD_LOGIC;
  signal R0_2_n_8 : STD_LOGIC;
  signal R0_3_n_1 : STD_LOGIC;
  signal R0_3_n_2 : STD_LOGIC;
  signal R0_4_n_0 : STD_LOGIC;
  signal R0_4_n_1 : STD_LOGIC;
  signal R0_4_n_5 : STD_LOGIC;
  signal R0_4_n_6 : STD_LOGIC;
  signal R0_4_n_7 : STD_LOGIC;
  signal R1_0_n_0 : STD_LOGIC;
  signal R1_0_n_1 : STD_LOGIC;
  signal R1_0_n_3 : STD_LOGIC;
  signal R1_0_n_4 : STD_LOGIC;
  signal R1_0_n_5 : STD_LOGIC;
  signal R1_1_n_0 : STD_LOGIC;
  signal R1_1_n_2 : STD_LOGIC;
  signal R1_1_n_3 : STD_LOGIC;
  signal R1_2_n_0 : STD_LOGIC;
  signal R1_2_n_1 : STD_LOGIC;
  signal R1_2_n_2 : STD_LOGIC;
  signal R1_2_n_3 : STD_LOGIC;
  signal R1_2_n_4 : STD_LOGIC;
  signal R1_2_n_5 : STD_LOGIC;
  signal R1_3_n_0 : STD_LOGIC;
  signal R1_3_n_1 : STD_LOGIC;
  signal R1_3_n_2 : STD_LOGIC;
  signal R1_3_n_3 : STD_LOGIC;
  signal R1_4_n_0 : STD_LOGIC;
  signal R1_4_n_1 : STD_LOGIC;
  signal R1_4_n_2 : STD_LOGIC;
  signal R1_4_n_3 : STD_LOGIC;
  signal R1_4_n_4 : STD_LOGIC;
  signal R1_4_n_5 : STD_LOGIC;
  signal R2_0_n_1 : STD_LOGIC;
  signal R2_0_n_3 : STD_LOGIC;
  signal R2_0_n_5 : STD_LOGIC;
  signal R2_0_n_6 : STD_LOGIC;
  signal R2_1_n_0 : STD_LOGIC;
  signal R2_1_n_1 : STD_LOGIC;
  signal R2_1_n_2 : STD_LOGIC;
  signal R2_1_n_3 : STD_LOGIC;
  signal R2_1_n_4 : STD_LOGIC;
  signal R2_1_n_5 : STD_LOGIC;
  signal R2_2_n_0 : STD_LOGIC;
  signal R2_2_n_1 : STD_LOGIC;
  signal R2_2_n_2 : STD_LOGIC;
  signal R2_3_n_1 : STD_LOGIC;
  signal R2_3_n_2 : STD_LOGIC;
  signal R2_4_n_0 : STD_LOGIC;
  signal R2_4_n_1 : STD_LOGIC;
  signal R2_4_n_10 : STD_LOGIC;
  signal R2_4_n_11 : STD_LOGIC;
  signal R2_4_n_2 : STD_LOGIC;
  signal R2_4_n_3 : STD_LOGIC;
  signal R2_4_n_4 : STD_LOGIC;
  signal R2_4_n_9 : STD_LOGIC;
  signal R3_0_n_0 : STD_LOGIC;
  signal R3_0_n_1 : STD_LOGIC;
  signal R3_0_n_2 : STD_LOGIC;
  signal R3_0_n_3 : STD_LOGIC;
  signal R3_0_n_4 : STD_LOGIC;
  signal R3_1_n_0 : STD_LOGIC;
  signal R3_1_n_1 : STD_LOGIC;
  signal R3_1_n_2 : STD_LOGIC;
  signal R3_1_n_3 : STD_LOGIC;
  signal R3_2_n_0 : STD_LOGIC;
  signal R3_2_n_1 : STD_LOGIC;
  signal R3_2_n_2 : STD_LOGIC;
  signal R3_2_n_3 : STD_LOGIC;
  signal R3_2_n_4 : STD_LOGIC;
  signal R3_2_n_5 : STD_LOGIC;
  signal R3_3_n_1 : STD_LOGIC;
  signal R3_3_n_13 : STD_LOGIC;
  signal R3_3_n_14 : STD_LOGIC;
  signal R3_3_n_15 : STD_LOGIC;
  signal R3_3_n_2 : STD_LOGIC;
  signal R3_4_n_0 : STD_LOGIC;
  signal R3_4_n_1 : STD_LOGIC;
  signal R3_4_n_2 : STD_LOGIC;
  signal R4_0_n_0 : STD_LOGIC;
  signal R4_0_n_1 : STD_LOGIC;
  signal R4_0_n_2 : STD_LOGIC;
  signal R4_0_n_3 : STD_LOGIC;
  signal R4_0_n_4 : STD_LOGIC;
  signal R4_0_n_5 : STD_LOGIC;
  signal R4_0_n_6 : STD_LOGIC;
  signal R4_0_n_7 : STD_LOGIC;
  signal R4_1_n_0 : STD_LOGIC;
  signal R4_1_n_1 : STD_LOGIC;
  signal R4_1_n_2 : STD_LOGIC;
  signal R4_1_n_3 : STD_LOGIC;
  signal R4_2_n_0 : STD_LOGIC;
  signal R4_2_n_2 : STD_LOGIC;
  signal R4_2_n_3 : STD_LOGIC;
  signal R4_2_n_4 : STD_LOGIC;
  signal R4_2_n_5 : STD_LOGIC;
  signal R4_2_n_6 : STD_LOGIC;
  signal R4_3_n_0 : STD_LOGIC;
  signal R4_3_n_2 : STD_LOGIC;
  signal R4_4_n_0 : STD_LOGIC;
  signal R4_4_n_1 : STD_LOGIC;
  signal R4_4_n_10 : STD_LOGIC;
  signal R4_4_n_2 : STD_LOGIC;
  signal R4_4_n_3 : STD_LOGIC;
  signal R4_4_n_4 : STD_LOGIC;
  signal R4_4_n_5 : STD_LOGIC;
  signal R4_4_n_6 : STD_LOGIC;
  signal R4_4_n_7 : STD_LOGIC;
  signal R4_4_n_8 : STD_LOGIC;
  signal R4_4_n_9 : STD_LOGIC;
  signal R5_0_n_0 : STD_LOGIC;
  signal R5_0_n_10 : STD_LOGIC;
  signal R5_0_n_2 : STD_LOGIC;
  signal R5_0_n_3 : STD_LOGIC;
  signal R5_0_n_4 : STD_LOGIC;
  signal R5_0_n_5 : STD_LOGIC;
  signal R5_0_n_6 : STD_LOGIC;
  signal R5_0_n_7 : STD_LOGIC;
  signal R5_0_n_8 : STD_LOGIC;
  signal R5_0_n_9 : STD_LOGIC;
  signal R5_1_n_0 : STD_LOGIC;
  signal R5_1_n_2 : STD_LOGIC;
  signal R5_1_n_3 : STD_LOGIC;
  signal R5_2_n_0 : STD_LOGIC;
  signal R5_2_n_1 : STD_LOGIC;
  signal R5_2_n_2 : STD_LOGIC;
  signal R5_2_n_3 : STD_LOGIC;
  signal R5_3_n_0 : STD_LOGIC;
  signal R5_3_n_2 : STD_LOGIC;
  signal R5_3_n_3 : STD_LOGIC;
  signal R5_3_n_4 : STD_LOGIC;
  signal R5_3_n_5 : STD_LOGIC;
  signal R5_3_n_6 : STD_LOGIC;
  signal R5_4_n_0 : STD_LOGIC;
  signal R5_4_n_1 : STD_LOGIC;
  signal R5_4_n_2 : STD_LOGIC;
  signal ball_x_r : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ball_y_b : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ball_y_t : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bar_x_l : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal bar_x_r : STD_LOGIC_VECTOR ( 10 to 10 );
  signal brick_lives0 : STD_LOGIC;
  signal brick_lives0_0 : STD_LOGIC;
  signal brick_lives3 : STD_LOGIC;
  signal brick_on1 : STD_LOGIC;
  signal brick_p : STD_LOGIC;
  signal brick_p1 : STD_LOGIC;
  signal brick_p10 : STD_LOGIC;
  signal brick_p13 : STD_LOGIC;
  signal brick_p18 : STD_LOGIC;
  signal brick_p2 : STD_LOGIC;
  signal brick_p22 : STD_LOGIC;
  signal brick_p23 : STD_LOGIC;
  signal brick_p25 : STD_LOGIC;
  signal brick_p26 : STD_LOGIC;
  signal brick_p28 : STD_LOGIC;
  signal brick_p3 : STD_LOGIC;
  signal brick_p5 : STD_LOGIC;
  signal brick_p6 : STD_LOGIC;
  signal brickscore1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal brickscore_i_10_n_0 : STD_LOGIC;
  signal brickscore_i_11_n_0 : STD_LOGIC;
  signal brickscore_i_12_n_0 : STD_LOGIC;
  signal brickscore_i_13_n_0 : STD_LOGIC;
  signal brickscore_i_14_n_0 : STD_LOGIC;
  signal brickscore_i_15_n_0 : STD_LOGIC;
  signal brickscore_i_16_n_0 : STD_LOGIC;
  signal brickscore_i_17_n_0 : STD_LOGIC;
  signal brickscore_i_18_n_0 : STD_LOGIC;
  signal brickscore_i_19_n_0 : STD_LOGIC;
  signal brickscore_i_1_n_3 : STD_LOGIC;
  signal brickscore_i_20_n_0 : STD_LOGIC;
  signal brickscore_i_21_n_0 : STD_LOGIC;
  signal brickscore_i_22_n_0 : STD_LOGIC;
  signal brickscore_i_23_n_0 : STD_LOGIC;
  signal brickscore_i_24_n_0 : STD_LOGIC;
  signal brickscore_i_25_n_0 : STD_LOGIC;
  signal brickscore_i_26_n_0 : STD_LOGIC;
  signal brickscore_i_27_n_0 : STD_LOGIC;
  signal brickscore_i_28_n_0 : STD_LOGIC;
  signal brickscore_i_29_n_0 : STD_LOGIC;
  signal brickscore_i_2_n_0 : STD_LOGIC;
  signal brickscore_i_2_n_1 : STD_LOGIC;
  signal brickscore_i_2_n_2 : STD_LOGIC;
  signal brickscore_i_2_n_3 : STD_LOGIC;
  signal brickscore_i_30_n_0 : STD_LOGIC;
  signal brickscore_i_31_n_0 : STD_LOGIC;
  signal brickscore_i_34_n_0 : STD_LOGIC;
  signal brickscore_i_35_n_0 : STD_LOGIC;
  signal brickscore_i_36_n_0 : STD_LOGIC;
  signal brickscore_i_37_n_0 : STD_LOGIC;
  signal brickscore_i_38_n_0 : STD_LOGIC;
  signal brickscore_i_39_n_0 : STD_LOGIC;
  signal brickscore_i_3_n_0 : STD_LOGIC;
  signal brickscore_i_3_n_1 : STD_LOGIC;
  signal brickscore_i_3_n_2 : STD_LOGIC;
  signal brickscore_i_3_n_3 : STD_LOGIC;
  signal brickscore_i_40_n_0 : STD_LOGIC;
  signal brickscore_i_41_n_0 : STD_LOGIC;
  signal brickscore_i_42_n_0 : STD_LOGIC;
  signal brickscore_i_43_n_0 : STD_LOGIC;
  signal brickscore_i_44_n_0 : STD_LOGIC;
  signal brickscore_i_45_n_0 : STD_LOGIC;
  signal brickscore_i_46_n_0 : STD_LOGIC;
  signal brickscore_i_47_n_0 : STD_LOGIC;
  signal brickscore_i_48_n_0 : STD_LOGIC;
  signal brickscore_i_49_n_0 : STD_LOGIC;
  signal brickscore_i_4_n_0 : STD_LOGIC;
  signal brickscore_i_4_n_1 : STD_LOGIC;
  signal brickscore_i_4_n_2 : STD_LOGIC;
  signal brickscore_i_4_n_3 : STD_LOGIC;
  signal brickscore_i_50_n_0 : STD_LOGIC;
  signal brickscore_i_52_n_0 : STD_LOGIC;
  signal brickscore_i_53_n_0 : STD_LOGIC;
  signal brickscore_i_5_n_0 : STD_LOGIC;
  signal brickscore_i_6_n_0 : STD_LOGIC;
  signal brickscore_i_7_n_0 : STD_LOGIC;
  signal brickscore_i_8_n_0 : STD_LOGIC;
  signal brickscore_i_9_n_0 : STD_LOGIC;
  signal brickscore_n_100 : STD_LOGIC;
  signal brickscore_n_101 : STD_LOGIC;
  signal brickscore_n_102 : STD_LOGIC;
  signal brickscore_n_103 : STD_LOGIC;
  signal brickscore_n_104 : STD_LOGIC;
  signal brickscore_n_105 : STD_LOGIC;
  signal brickscore_n_106 : STD_LOGIC;
  signal brickscore_n_107 : STD_LOGIC;
  signal brickscore_n_108 : STD_LOGIC;
  signal brickscore_n_109 : STD_LOGIC;
  signal brickscore_n_110 : STD_LOGIC;
  signal brickscore_n_111 : STD_LOGIC;
  signal brickscore_n_112 : STD_LOGIC;
  signal brickscore_n_113 : STD_LOGIC;
  signal brickscore_n_114 : STD_LOGIC;
  signal brickscore_n_115 : STD_LOGIC;
  signal brickscore_n_116 : STD_LOGIC;
  signal brickscore_n_117 : STD_LOGIC;
  signal brickscore_n_118 : STD_LOGIC;
  signal brickscore_n_119 : STD_LOGIC;
  signal brickscore_n_120 : STD_LOGIC;
  signal brickscore_n_121 : STD_LOGIC;
  signal brickscore_n_122 : STD_LOGIC;
  signal brickscore_n_123 : STD_LOGIC;
  signal brickscore_n_124 : STD_LOGIC;
  signal brickscore_n_125 : STD_LOGIC;
  signal brickscore_n_126 : STD_LOGIC;
  signal brickscore_n_127 : STD_LOGIC;
  signal brickscore_n_128 : STD_LOGIC;
  signal brickscore_n_129 : STD_LOGIC;
  signal brickscore_n_130 : STD_LOGIC;
  signal brickscore_n_131 : STD_LOGIC;
  signal brickscore_n_132 : STD_LOGIC;
  signal brickscore_n_133 : STD_LOGIC;
  signal brickscore_n_134 : STD_LOGIC;
  signal brickscore_n_135 : STD_LOGIC;
  signal brickscore_n_136 : STD_LOGIC;
  signal brickscore_n_137 : STD_LOGIC;
  signal brickscore_n_138 : STD_LOGIC;
  signal brickscore_n_139 : STD_LOGIC;
  signal brickscore_n_140 : STD_LOGIC;
  signal brickscore_n_141 : STD_LOGIC;
  signal brickscore_n_142 : STD_LOGIC;
  signal brickscore_n_143 : STD_LOGIC;
  signal brickscore_n_144 : STD_LOGIC;
  signal brickscore_n_145 : STD_LOGIC;
  signal brickscore_n_146 : STD_LOGIC;
  signal brickscore_n_147 : STD_LOGIC;
  signal brickscore_n_148 : STD_LOGIC;
  signal brickscore_n_149 : STD_LOGIC;
  signal brickscore_n_150 : STD_LOGIC;
  signal brickscore_n_151 : STD_LOGIC;
  signal brickscore_n_152 : STD_LOGIC;
  signal brickscore_n_153 : STD_LOGIC;
  signal brickscore_n_84 : STD_LOGIC;
  signal brickscore_n_85 : STD_LOGIC;
  signal brickscore_n_86 : STD_LOGIC;
  signal brickscore_n_87 : STD_LOGIC;
  signal brickscore_n_88 : STD_LOGIC;
  signal brickscore_n_89 : STD_LOGIC;
  signal brickscore_n_90 : STD_LOGIC;
  signal brickscore_n_91 : STD_LOGIC;
  signal brickscore_n_92 : STD_LOGIC;
  signal brickscore_n_93 : STD_LOGIC;
  signal brickscore_n_94 : STD_LOGIC;
  signal brickscore_n_95 : STD_LOGIC;
  signal brickscore_n_96 : STD_LOGIC;
  signal brickscore_n_97 : STD_LOGIC;
  signal brickscore_n_98 : STD_LOGIC;
  signal brickscore_n_99 : STD_LOGIC;
  signal direction : STD_LOGIC_VECTOR ( 1 to 1 );
  signal direction10 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal eleven_n_1 : STD_LOGIC;
  signal eleven_n_17 : STD_LOGIC;
  signal eleven_n_2 : STD_LOGIC;
  signal eleven_n_21 : STD_LOGIC;
  signal eleven_n_23 : STD_LOGIC;
  signal eleven_n_26 : STD_LOGIC;
  signal eleven_n_3 : STD_LOGIC;
  signal eleven_n_4 : STD_LOGIC;
  signal \g0_b0__15_i_100_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_101_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_102_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_106_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_107_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_108_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_109_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_110_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_111_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_111_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_111_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_111_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_112_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_113_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_114_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_115_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_116_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_117_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_118_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_119_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_121_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_122_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_123_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_124_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_125_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_22_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_22_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_22_n_5\ : STD_LOGIC;
  signal \g0_b0__15_i_22_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_22_n_7\ : STD_LOGIC;
  signal \g0_b0__15_i_48_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_49_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_50_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_69_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_69_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_69_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_69_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_83_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_83_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_83_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_83_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_84_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_85_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_86_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_87_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_88_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_89_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_90_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_91_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_93_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_93_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_93_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_93_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_94_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_94_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_94_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_94_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_95_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_96_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_97_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_98_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_99_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_102_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_107_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_112_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_113_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_114_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_115_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_116_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_117_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_118_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_119_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_119_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_119_n_5\ : STD_LOGIC;
  signal \g0_b0__5_i_120_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_120_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_120_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_120_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_121_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_122_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_123_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_124_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_125_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_126_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_127_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_128_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_129_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_12_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_12_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_12_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_12_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_130_n_0\ : STD_LOGIC;
  signal \^g0_b0__5_i_131\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b0__5_i_132_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_132_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_132_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_132_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_133_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_134_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_135_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_136_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_137_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_138_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_139_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_13_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_140_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_141_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_141_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_141_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_141_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_142_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_143_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_144_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_145_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_146_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_147_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_148_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_149_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_14_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_150_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_151_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_152_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_153_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_154_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_155_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_156_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_15_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_16_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_17_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_18_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_4\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_5\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_6\ : STD_LOGIC;
  signal \g0_b0__5_i_19_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_20_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_21_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_22_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_23_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_28_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_29_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_30_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_34_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_34_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_34_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_34_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_35_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_36_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_37_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_38_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_39_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_40_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_41_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_42_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_43_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_43_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_43_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_43_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_43_n_4\ : STD_LOGIC;
  signal \g0_b0__5_i_44_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_45_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_45_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_45_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_45_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_45_n_6\ : STD_LOGIC;
  signal \g0_b0__5_i_48_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_49_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_50_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_56_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_56_n_6\ : STD_LOGIC;
  signal \g0_b0__5_i_56_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_5_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_5_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_5_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_60_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_61_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_62_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_63_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_64_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_67_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_68_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_69_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_4\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_5\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_6\ : STD_LOGIC;
  signal \g0_b0__5_i_6_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_70_n_0\ : STD_LOGIC;
  signal \^g0_b0__5_i_75\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b0__5_i_76_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_77_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_78_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_79_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_7_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_7_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_7_n_5\ : STD_LOGIC;
  signal \g0_b0__5_i_80_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_81_n_0\ : STD_LOGIC;
  signal \^g0_b0__5_i_82_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b0__5_i_82_n_0\ : STD_LOGIC;
  signal \^g0_b0__5_i_85_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g0_b0__5_i_85_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b0__5_i_85_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_91_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_91_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_91_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_91_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_91_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_92_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_92_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_92_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_93_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_95_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_95_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_95_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_95_n_3\ : STD_LOGIC;
  signal \g0_b1__1_i_16_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_18_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_2_n_2\ : STD_LOGIC;
  signal \g0_b1__1_i_2_n_3\ : STD_LOGIC;
  signal \g0_b1__1_i_3_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_3_n_1\ : STD_LOGIC;
  signal \g0_b1__1_i_3_n_2\ : STD_LOGIC;
  signal \g0_b1__1_i_3_n_3\ : STD_LOGIC;
  signal \g0_b1__1_i_5_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_6_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_6_n_1\ : STD_LOGIC;
  signal \g0_b1__1_i_6_n_2\ : STD_LOGIC;
  signal \g0_b1__1_i_6_n_3\ : STD_LOGIC;
  signal \g0_b1__1_i_7_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_10_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_11_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_11_n_1\ : STD_LOGIC;
  signal \g0_b1__61_i_11_n_2\ : STD_LOGIC;
  signal \g0_b1__61_i_11_n_3\ : STD_LOGIC;
  signal \g0_b1__61_i_12_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_13_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_14_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_15_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_16_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_17_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_18_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_19_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_1_n_3\ : STD_LOGIC;
  signal \g0_b1__61_i_20_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_21_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_22_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_23_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_2_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_2_n_1\ : STD_LOGIC;
  signal \g0_b1__61_i_2_n_2\ : STD_LOGIC;
  signal \g0_b1__61_i_2_n_3\ : STD_LOGIC;
  signal \g0_b1__61_i_3_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_4_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_5_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_5_n_1\ : STD_LOGIC;
  signal \g0_b1__61_i_5_n_2\ : STD_LOGIC;
  signal \g0_b1__61_i_5_n_3\ : STD_LOGIC;
  signal \g0_b1__61_i_6_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_7_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_8_n_0\ : STD_LOGIC;
  signal \g0_b1__61_i_9_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_103_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_104_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_105_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_106_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_107_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_108_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_109_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_10_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_110_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_111_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_111_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_111_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_111_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_112_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_113_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_114_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_115_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_116_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_117_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_118_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_119_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_11_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_120_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_121_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_122_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_123_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_124_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_124_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_124_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_124_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_125_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_126_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_127_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_128_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_129_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_12_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_130_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_13_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_14_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_15_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_16_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_18_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_18_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_18_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_19_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_19_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_19_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_19_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_24_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_25_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_26_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_27_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_28_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_29_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_30_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_31_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_31_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_31_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_31_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_32_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_33_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_34_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_35_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_36_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_37_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_38_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_39_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_40_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_41_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_42_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_43_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_43_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_44_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_44_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_44_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_44_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_45_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_46_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_47_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_48_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_49_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_4_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_50_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_51_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_52_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_53_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_54_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_55_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_56_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_57_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_58_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_59_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_5_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_60_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_61_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_62_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_63_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_64_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_65_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_66_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_67_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_68_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_69_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_70_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_71_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_72_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_73_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_74_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_75_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_76_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_77_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_79_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_80_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_80_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_80_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_80_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_81_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_85_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_85_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_85_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_85_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_85_n_4\ : STD_LOGIC;
  signal \g1_b2__23_i_86_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_87_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_88_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_89_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_90_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_91_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_92_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_93_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_94_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_95_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_96_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_97_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_98_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_98_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_98_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_98_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_9_n_0\ : STD_LOGIC;
  signal gameover_letter_on : STD_LOGIC;
  signal \^gamescore0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gamescore0_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gamescore0_10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gamescore0_14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gamescore0_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gamescore0_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gamescore0_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gamescore0_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gamescore0_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gamescore0_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gamescore0_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gamescore0_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gamescore0_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gamescore0_n_100 : STD_LOGIC;
  signal gamescore0_n_101 : STD_LOGIC;
  signal gamescore0_n_102 : STD_LOGIC;
  signal gamescore0_n_103 : STD_LOGIC;
  signal gamescore0_n_104 : STD_LOGIC;
  signal gamescore0_n_105 : STD_LOGIC;
  signal gamescore0_n_88 : STD_LOGIC;
  signal gamescore0_n_89 : STD_LOGIC;
  signal gamescore0_n_90 : STD_LOGIC;
  signal gamescore0_n_91 : STD_LOGIC;
  signal gamescore0_n_92 : STD_LOGIC;
  signal gamescore0_n_93 : STD_LOGIC;
  signal gamescore0_n_94 : STD_LOGIC;
  signal gamescore0_n_95 : STD_LOGIC;
  signal gamescore0_n_96 : STD_LOGIC;
  signal gamescore0_n_97 : STD_LOGIC;
  signal gamescore0_n_98 : STD_LOGIC;
  signal gamescore0_n_99 : STD_LOGIC;
  signal graph_rgb : STD_LOGIC_VECTOR ( 23 downto 6 );
  signal lives : STD_LOGIC;
  signal \^lives_reg[2]\ : STD_LOGIC;
  signal n_l_on : STD_LOGIC;
  signal na_l_on : STD_LOGIC;
  signal one_n_1 : STD_LOGIC;
  signal one_n_10 : STD_LOGIC;
  signal one_n_100 : STD_LOGIC;
  signal one_n_101 : STD_LOGIC;
  signal one_n_102 : STD_LOGIC;
  signal one_n_103 : STD_LOGIC;
  signal one_n_104 : STD_LOGIC;
  signal one_n_105 : STD_LOGIC;
  signal one_n_106 : STD_LOGIC;
  signal one_n_107 : STD_LOGIC;
  signal one_n_108 : STD_LOGIC;
  signal one_n_109 : STD_LOGIC;
  signal one_n_11 : STD_LOGIC;
  signal one_n_110 : STD_LOGIC;
  signal one_n_111 : STD_LOGIC;
  signal one_n_112 : STD_LOGIC;
  signal one_n_113 : STD_LOGIC;
  signal one_n_114 : STD_LOGIC;
  signal one_n_115 : STD_LOGIC;
  signal one_n_116 : STD_LOGIC;
  signal one_n_117 : STD_LOGIC;
  signal one_n_118 : STD_LOGIC;
  signal one_n_119 : STD_LOGIC;
  signal one_n_120 : STD_LOGIC;
  signal one_n_121 : STD_LOGIC;
  signal one_n_122 : STD_LOGIC;
  signal one_n_123 : STD_LOGIC;
  signal one_n_124 : STD_LOGIC;
  signal one_n_125 : STD_LOGIC;
  signal one_n_126 : STD_LOGIC;
  signal one_n_127 : STD_LOGIC;
  signal one_n_128 : STD_LOGIC;
  signal one_n_129 : STD_LOGIC;
  signal one_n_13 : STD_LOGIC;
  signal one_n_130 : STD_LOGIC;
  signal one_n_131 : STD_LOGIC;
  signal one_n_132 : STD_LOGIC;
  signal one_n_133 : STD_LOGIC;
  signal one_n_134 : STD_LOGIC;
  signal one_n_135 : STD_LOGIC;
  signal one_n_136 : STD_LOGIC;
  signal one_n_137 : STD_LOGIC;
  signal one_n_138 : STD_LOGIC;
  signal one_n_139 : STD_LOGIC;
  signal one_n_14 : STD_LOGIC;
  signal one_n_140 : STD_LOGIC;
  signal one_n_141 : STD_LOGIC;
  signal one_n_142 : STD_LOGIC;
  signal one_n_143 : STD_LOGIC;
  signal one_n_144 : STD_LOGIC;
  signal one_n_145 : STD_LOGIC;
  signal one_n_146 : STD_LOGIC;
  signal one_n_147 : STD_LOGIC;
  signal one_n_148 : STD_LOGIC;
  signal one_n_149 : STD_LOGIC;
  signal one_n_15 : STD_LOGIC;
  signal one_n_150 : STD_LOGIC;
  signal one_n_151 : STD_LOGIC;
  signal one_n_152 : STD_LOGIC;
  signal one_n_153 : STD_LOGIC;
  signal one_n_154 : STD_LOGIC;
  signal one_n_156 : STD_LOGIC;
  signal one_n_157 : STD_LOGIC;
  signal one_n_158 : STD_LOGIC;
  signal one_n_159 : STD_LOGIC;
  signal one_n_16 : STD_LOGIC;
  signal one_n_160 : STD_LOGIC;
  signal one_n_161 : STD_LOGIC;
  signal one_n_162 : STD_LOGIC;
  signal one_n_163 : STD_LOGIC;
  signal one_n_164 : STD_LOGIC;
  signal one_n_165 : STD_LOGIC;
  signal one_n_166 : STD_LOGIC;
  signal one_n_167 : STD_LOGIC;
  signal one_n_168 : STD_LOGIC;
  signal one_n_17 : STD_LOGIC;
  signal one_n_170 : STD_LOGIC;
  signal one_n_171 : STD_LOGIC;
  signal one_n_172 : STD_LOGIC;
  signal one_n_173 : STD_LOGIC;
  signal one_n_174 : STD_LOGIC;
  signal one_n_175 : STD_LOGIC;
  signal one_n_176 : STD_LOGIC;
  signal one_n_177 : STD_LOGIC;
  signal one_n_178 : STD_LOGIC;
  signal one_n_179 : STD_LOGIC;
  signal one_n_18 : STD_LOGIC;
  signal one_n_180 : STD_LOGIC;
  signal one_n_181 : STD_LOGIC;
  signal one_n_182 : STD_LOGIC;
  signal one_n_183 : STD_LOGIC;
  signal one_n_184 : STD_LOGIC;
  signal one_n_185 : STD_LOGIC;
  signal one_n_186 : STD_LOGIC;
  signal one_n_187 : STD_LOGIC;
  signal one_n_188 : STD_LOGIC;
  signal one_n_189 : STD_LOGIC;
  signal one_n_19 : STD_LOGIC;
  signal one_n_190 : STD_LOGIC;
  signal one_n_191 : STD_LOGIC;
  signal one_n_192 : STD_LOGIC;
  signal one_n_193 : STD_LOGIC;
  signal one_n_194 : STD_LOGIC;
  signal one_n_195 : STD_LOGIC;
  signal one_n_196 : STD_LOGIC;
  signal one_n_197 : STD_LOGIC;
  signal one_n_198 : STD_LOGIC;
  signal one_n_199 : STD_LOGIC;
  signal one_n_2 : STD_LOGIC;
  signal one_n_20 : STD_LOGIC;
  signal one_n_200 : STD_LOGIC;
  signal one_n_201 : STD_LOGIC;
  signal one_n_202 : STD_LOGIC;
  signal one_n_203 : STD_LOGIC;
  signal one_n_204 : STD_LOGIC;
  signal one_n_205 : STD_LOGIC;
  signal one_n_206 : STD_LOGIC;
  signal one_n_207 : STD_LOGIC;
  signal one_n_208 : STD_LOGIC;
  signal one_n_209 : STD_LOGIC;
  signal one_n_21 : STD_LOGIC;
  signal one_n_210 : STD_LOGIC;
  signal one_n_211 : STD_LOGIC;
  signal one_n_212 : STD_LOGIC;
  signal one_n_213 : STD_LOGIC;
  signal one_n_214 : STD_LOGIC;
  signal one_n_215 : STD_LOGIC;
  signal one_n_216 : STD_LOGIC;
  signal one_n_217 : STD_LOGIC;
  signal one_n_218 : STD_LOGIC;
  signal one_n_219 : STD_LOGIC;
  signal one_n_22 : STD_LOGIC;
  signal one_n_220 : STD_LOGIC;
  signal one_n_221 : STD_LOGIC;
  signal one_n_222 : STD_LOGIC;
  signal one_n_223 : STD_LOGIC;
  signal one_n_224 : STD_LOGIC;
  signal one_n_225 : STD_LOGIC;
  signal one_n_226 : STD_LOGIC;
  signal one_n_227 : STD_LOGIC;
  signal one_n_228 : STD_LOGIC;
  signal one_n_229 : STD_LOGIC;
  signal one_n_23 : STD_LOGIC;
  signal one_n_230 : STD_LOGIC;
  signal one_n_231 : STD_LOGIC;
  signal one_n_232 : STD_LOGIC;
  signal one_n_233 : STD_LOGIC;
  signal one_n_234 : STD_LOGIC;
  signal one_n_235 : STD_LOGIC;
  signal one_n_236 : STD_LOGIC;
  signal one_n_237 : STD_LOGIC;
  signal one_n_238 : STD_LOGIC;
  signal one_n_239 : STD_LOGIC;
  signal one_n_24 : STD_LOGIC;
  signal one_n_25 : STD_LOGIC;
  signal one_n_26 : STD_LOGIC;
  signal one_n_27 : STD_LOGIC;
  signal one_n_28 : STD_LOGIC;
  signal one_n_29 : STD_LOGIC;
  signal one_n_3 : STD_LOGIC;
  signal one_n_30 : STD_LOGIC;
  signal one_n_31 : STD_LOGIC;
  signal one_n_32 : STD_LOGIC;
  signal one_n_33 : STD_LOGIC;
  signal one_n_34 : STD_LOGIC;
  signal one_n_35 : STD_LOGIC;
  signal one_n_36 : STD_LOGIC;
  signal one_n_38 : STD_LOGIC;
  signal one_n_4 : STD_LOGIC;
  signal one_n_48 : STD_LOGIC;
  signal one_n_49 : STD_LOGIC;
  signal one_n_5 : STD_LOGIC;
  signal one_n_50 : STD_LOGIC;
  signal one_n_51 : STD_LOGIC;
  signal one_n_52 : STD_LOGIC;
  signal one_n_53 : STD_LOGIC;
  signal one_n_54 : STD_LOGIC;
  signal one_n_55 : STD_LOGIC;
  signal one_n_56 : STD_LOGIC;
  signal one_n_57 : STD_LOGIC;
  signal one_n_6 : STD_LOGIC;
  signal one_n_8 : STD_LOGIC;
  signal one_n_81 : STD_LOGIC;
  signal one_n_82 : STD_LOGIC;
  signal one_n_83 : STD_LOGIC;
  signal one_n_84 : STD_LOGIC;
  signal one_n_85 : STD_LOGIC;
  signal one_n_86 : STD_LOGIC;
  signal one_n_87 : STD_LOGIC;
  signal one_n_88 : STD_LOGIC;
  signal one_n_89 : STD_LOGIC;
  signal one_n_9 : STD_LOGIC;
  signal one_n_92 : STD_LOGIC;
  signal one_n_93 : STD_LOGIC;
  signal one_n_94 : STD_LOGIC;
  signal one_n_95 : STD_LOGIC;
  signal one_n_96 : STD_LOGIC;
  signal one_n_97 : STD_LOGIC;
  signal one_n_98 : STD_LOGIC;
  signal one_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_next_13_sn_1 : STD_LOGIC;
  signal rgb_next_18_sn_1 : STD_LOGIC;
  signal rgb_next_21_sn_1 : STD_LOGIC;
  signal rgb_next_2_sn_1 : STD_LOGIC;
  signal rgb_next_8_sn_1 : STD_LOGIC;
  signal rgb_next_9_sn_1 : STD_LOGIC;
  signal rom_addr1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal startGame : STD_LOGIC;
  signal thirteen_n_1 : STD_LOGIC;
  signal thirteen_n_10 : STD_LOGIC;
  signal thirteen_n_11 : STD_LOGIC;
  signal thirteen_n_12 : STD_LOGIC;
  signal thirteen_n_13 : STD_LOGIC;
  signal thirteen_n_2 : STD_LOGIC;
  signal thirteen_n_3 : STD_LOGIC;
  signal thirteen_n_6 : STD_LOGIC;
  signal thirteen_n_7 : STD_LOGIC;
  signal thirteen_n_8 : STD_LOGIC;
  signal thirteen_n_9 : STD_LOGIC;
  signal tick_color : STD_LOGIC;
  signal titleScreen : STD_LOGIC;
  signal titlescreen_letter_on : STD_LOGIC;
  signal twelve_n_0 : STD_LOGIC;
  signal twelve_n_2 : STD_LOGIC;
  signal twelve_n_3 : STD_LOGIC;
  signal zero_n_10 : STD_LOGIC;
  signal zero_n_11 : STD_LOGIC;
  signal zero_n_12 : STD_LOGIC;
  signal zero_n_13 : STD_LOGIC;
  signal zero_n_14 : STD_LOGIC;
  signal zero_n_15 : STD_LOGIC;
  signal zero_n_16 : STD_LOGIC;
  signal zero_n_18 : STD_LOGIC;
  signal zero_n_19 : STD_LOGIC;
  signal zero_n_20 : STD_LOGIC;
  signal zero_n_21 : STD_LOGIC;
  signal zero_n_22 : STD_LOGIC;
  signal zero_n_23 : STD_LOGIC;
  signal zero_n_24 : STD_LOGIC;
  signal zero_n_25 : STD_LOGIC;
  signal zero_n_26 : STD_LOGIC;
  signal zero_n_27 : STD_LOGIC;
  signal NLW_brickscore_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_brickscore_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_brickscore_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_brickscore_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_brickscore_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_brickscore_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_brickscore_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__15_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g0_b0__15_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__15_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__15_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g0_b0__15_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__15_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_119_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__5_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_132_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g0_b0__5_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g0_b0__5_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b0__5_i_50_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g0_b0__5_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__5_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g0_b0__5_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__5_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b0__5_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__5_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_g0_b1__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g0_b1__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__1_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__61_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g0_b1__61_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__61_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__61_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g0_b1__61_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g1_b2__23_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g1_b2__23_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g1_b2__23_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g1_b2__23_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_g1_b2__23_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g1_b2__23_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g1_b2__23_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g1_b2__23_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g1_b2__23_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g1_b2__23_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g1_b2__23_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g1_b2__23_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gamescore0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gamescore0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gamescore0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gamescore0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gamescore0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_gamescore0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of brickscore : label is "{SYNTH-13 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of brickscore_i_11 : label is "lutpair3";
  attribute HLUTNM of brickscore_i_12 : label is "lutpair2";
  attribute HLUTNM of brickscore_i_16 : label is "lutpair3";
  attribute HLUTNM of brickscore_i_17 : label is "lutpair1";
  attribute HLUTNM of brickscore_i_18 : label is "lutpair0";
  attribute HLUTNM of brickscore_i_21 : label is "lutpair2";
  attribute HLUTNM of brickscore_i_22 : label is "lutpair1";
  attribute HLUTNM of brickscore_i_23 : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of brickscore_i_34 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of brickscore_i_52 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \g0_b0__5_i_102\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \g0_b0__5_i_67\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \g0_b0__5_i_68\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \g0_b0__5_i_69\ : label is "soft_lutpair383";
  attribute METHODOLOGY_DRC_VIOS of gamescore0 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \g0_b0__5_i_131\(1 downto 0) <= \^g0_b0__5_i_131\(1 downto 0);
  \g0_b0__5_i_75\(1 downto 0) <= \^g0_b0__5_i_75\(1 downto 0);
  \g0_b0__5_i_82_0\(1 downto 0) <= \^g0_b0__5_i_82_0\(1 downto 0);
  \g0_b0__5_i_85_0\(0) <= \^g0_b0__5_i_85_0\(0);
  \g0_b0__5_i_85_1\(1 downto 0) <= \^g0_b0__5_i_85_1\(1 downto 0);
  gamescore0_0(0) <= \^gamescore0_0\(0);
  gamescore0_1(2 downto 0) <= \^gamescore0_1\(2 downto 0);
  gamescore0_10(2 downto 0) <= \^gamescore0_10\(2 downto 0);
  gamescore0_14(2 downto 0) <= \^gamescore0_14\(2 downto 0);
  gamescore0_17(1 downto 0) <= \^gamescore0_17\(1 downto 0);
  gamescore0_18(3 downto 0) <= \^gamescore0_18\(3 downto 0);
  gamescore0_2(0) <= \^gamescore0_2\(0);
  gamescore0_3(2 downto 0) <= \^gamescore0_3\(2 downto 0);
  gamescore0_4(3 downto 0) <= \^gamescore0_4\(3 downto 0);
  gamescore0_5(3 downto 0) <= \^gamescore0_5\(3 downto 0);
  gamescore0_6(1 downto 0) <= \^gamescore0_6\(1 downto 0);
  gamescore0_7(1 downto 0) <= \^gamescore0_7\(1 downto 0);
  gamescore0_8(0) <= \^gamescore0_8\(0);
  \lives_reg[2]\ <= \^lives_reg[2]\;
  rgb_next_13_sn_1 <= rgb_next_13_sp_1;
  rgb_next_18_sn_1 <= rgb_next_18_sp_1;
  rgb_next_21_sn_1 <= rgb_next_21_sp_1;
  rgb_next_2_sn_1 <= rgb_next_2_sp_1;
  rgb_next_8_sn_1 <= rgb_next_8_sp_1;
  rgb_next_9_sn_1 <= rgb_next_9_sp_1;
R0_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest
     port map (
      CO(0) => R0_0_n_0,
      D(1) => one_n_168,
      D(0) => direction(1),
      DI(1) => one_n_103,
      DI(0) => one_n_104,
      E(0) => brick_lives0,
      Q(0) => ball_y_t(0),
      S(3) => one_n_99,
      S(2) => one_n_100,
      S(1) => one_n_101,
      S(0) => one_n_102,
      \_inferred__0/i__carry__1_0\(3) => one_n_105,
      \_inferred__0/i__carry__1_0\(2) => one_n_106,
      \_inferred__0/i__carry__1_0\(1) => one_n_107,
      \_inferred__0/i__carry__1_0\(0) => one_n_108,
      \brick_lives_reg[7]_0\ => R0_0_n_2,
      \brick_lives_reg[7]_1\(0) => R0_0_n_3,
      \brick_lives_reg[7]_2\ => R0_0_n_4,
      brick_p => brick_p,
      brick_p26 => brick_p26,
      brick_p28 => brick_p28,
      brickscore_i_60 => R5_4_n_1,
      brickscore_i_60_0 => R0_2_n_6,
      brickscore_i_60_1(0) => R5_0_n_3,
      brickscore_i_69_0 => R5_2_n_1,
      brickscore_i_80 => R0_4_n_1,
      brickscore_i_80_0 => R0_2_n_2,
      clk => clk,
      \direction_reg[1]_0\(1) => one_n_236,
      \direction_reg[1]_0\(0) => one_n_237,
      \direction_reg[2]_0\(1) => R0_0_n_5,
      \direction_reg[2]_0\(0) => R0_0_n_6,
      reset => reset
    );
R0_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_0
     port map (
      D(1) => one_n_176,
      D(0) => one_n_177,
      E(0) => one_n_4,
      Q(1) => R0_1_n_5,
      Q(0) => R0_1_n_6,
      \brick_lives_reg[7]_0\ => R0_1_n_4,
      brick_p1 => brick_p1,
      brick_p2 => brick_p2,
      brick_p3 => brick_p3,
      brickstaken(1 downto 0) => brickstaken(4 downto 3),
      \brickstaken[4]\ => R0_4_n_5,
      \brickstaken[4]_0\ => R4_0_n_4,
      \brickstaken[4]_1\ => R5_3_n_3,
      \brickstaken[4]_2\ => R2_1_n_3,
      \brickstaken[4]_3\ => R4_0_n_3,
      \brickstaken[4]_4\ => R3_2_n_2,
      \brickstaken[4]_5\ => R4_4_n_6,
      \brickstaken[4]_INST_0_i_12\ => R0_1_n_3,
      clk => clk,
      reset => reset
    );
R0_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_1
     port map (
      D(1) => one_n_174,
      D(0) => one_n_175,
      E(0) => one_n_3,
      Q(1) => R0_2_n_7,
      Q(0) => R0_2_n_8,
      S(0) => R0_2_n_3,
      \brick_lives_reg[7]_0\ => R0_2_n_0,
      \brick_lives_reg[7]_1\ => R0_2_n_2,
      \brick_lives_reg[7]_2\ => R0_2_n_4,
      \brick_lives_reg[7]_3\ => R0_2_n_5,
      \brick_lives_reg[7]_4\ => R0_2_n_6,
      brick_p => brick_p,
      brick_p1 => brick_p1,
      brick_p2 => brick_p2,
      brick_p26 => brick_p26,
      brick_p28 => brick_p28,
      brick_p3 => brick_p3,
      brickscore_i_60 => R2_4_n_3,
      brickscore_i_69 => R0_1_n_4,
      brickscore_i_69_0 => R0_4_n_1,
      brickscore_i_69_1 => R4_2_n_4,
      brickscore_i_72 => R0_0_n_4,
      brickscore_i_72_0 => R5_4_n_1,
      brickscore_i_72_1 => R5_2_n_1,
      clk => clk,
      reset => reset,
      \rgb_next[23]_INST_0_i_6\ => \rgb_next[23]_INST_0_i_6\,
      \rgb_next[23]_INST_0_i_6_0\ => rgb_next_18_sn_1,
      \rgb_next[23]_INST_0_i_6_1\ => one_n_82,
      \rgb_next[23]_INST_0_i_6_2\ => rgb_next_13_sn_1
    );
R0_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_2
     port map (
      D(1) => one_n_172,
      D(0) => one_n_173,
      E(0) => one_n_2,
      Q(1) => R0_3_n_1,
      Q(0) => R0_3_n_2,
      brick_p3 => brick_p3,
      clk => clk,
      reset => reset
    );
R0_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_3
     port map (
      D(1) => one_n_170,
      D(0) => one_n_171,
      E(0) => one_n_1,
      Q(0) => R3_2_n_5,
      \brick_lives_reg[7]_0\ => R0_4_n_1,
      \brick_lives_reg[7]_1\ => R0_4_n_6,
      brick_p5 => brick_p5,
      brick_p6 => brick_p6,
      brickstaken(2 downto 0) => brickstaken(2 downto 0),
      \brickstaken[0]_0\ => R4_1_n_1,
      \brickstaken[0]_1\ => R4_2_n_5,
      \brickstaken[1]_0\ => R1_4_n_3,
      \brickstaken[1]_1\ => R2_1_n_4,
      \brickstaken[1]_INST_0_i_5\ => R0_4_n_5,
      \brickstaken[2]_0\ => R4_0_n_4,
      brickstaken_0_sp_1 => R0_2_n_2,
      brickstaken_1_sp_1 => R4_0_n_2,
      brickstaken_2_sp_1 => R0_1_n_3,
      clk => clk,
      \direction_reg[1]_0\ => R0_4_n_0,
      \direction_reg[2]_0\(0) => R0_4_n_7,
      reset => reset,
      \y_delta_reg[9]_i_5\(0) => R2_1_n_5,
      \y_delta_reg[9]_i_5_0\(0) => R3_1_n_3,
      \y_delta_reg[9]_i_5_1\ => R5_3_n_0
    );
R1_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_4
     port map (
      CO(0) => R1_0_n_0,
      D(1) => one_n_186,
      D(0) => one_n_187,
      DI(0) => one_n_113,
      E(0) => one_n_17,
      Q(0) => ball_y_t(0),
      S(3) => one_n_109,
      S(2) => one_n_110,
      S(1) => one_n_111,
      S(0) => one_n_112,
      \_carry__1_0\(0) => p_0_in(5),
      \_carry__1_1\(3) => one_n_114,
      \_carry__1_1\(2) => one_n_115,
      \_carry__1_1\(1) => one_n_116,
      \_carry__1_1\(0) => one_n_117,
      \brick_lives_reg[7]_0\ => R1_0_n_4,
      brick_p5 => brick_p5,
      brick_p6 => brick_p6,
      \brickstaken[4]_INST_0_i_10\ => R0_4_n_1,
      \brickstaken[4]_INST_0_i_10_0\ => R1_4_n_3,
      \brickstaken[4]_INST_0_i_10_1\ => R2_1_n_4,
      clk => clk,
      \direction_reg[1]_0\ => R1_0_n_3,
      \direction_reg[1]_1\(1) => one_n_234,
      \direction_reg[1]_1\(0) => one_n_235,
      \direction_reg[2]_0\(0) => R1_0_n_5,
      pixel_x(2 downto 1) => pixel_x(7 downto 6),
      pixel_x(0) => pixel_x(3),
      \pixel_x[7]\ => R1_0_n_1,
      reset => reset,
      \rgb_next[23]_INST_0_i_4\ => \rgb_next[23]_INST_0_i_4\,
      \rgb_next[23]_INST_0_i_4_0\ => \rgb_next[23]_INST_0_i_4_0\,
      \y_delta_reg[9]_i_5_0\(0) => R4_3_n_2,
      \y_delta_reg[9]_i_5_1\(0) => R5_0_n_10,
      \y_delta_reg[9]_i_5_2\(0) => R4_1_n_3,
      \y_delta_reg[9]_i_5_3\ => R4_2_n_2,
      \y_delta_reg_reg[0]\ => R0_4_n_0,
      \y_delta_reg_reg[0]_0\ => R5_2_n_0
    );
R1_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_5
     port map (
      D(1) => one_n_184,
      D(0) => one_n_185,
      E(0) => one_n_16,
      Q(0) => R3_3_n_14,
      \brick_lives_reg[7]_0\ => R1_1_n_0,
      brick_p6 => brick_p6,
      clk => clk,
      \direction_reg[1]_0\(0) => R1_1_n_3,
      \direction_reg[2]_0\ => R1_1_n_2,
      reset => reset,
      \rgb_next[23]_INST_0_i_4\ => rgb_next_18_sn_1,
      \y_delta_reg[9]_i_6_0\(0) => R3_4_n_1,
      \y_delta_reg[9]_i_6_1\(0) => R4_0_n_6,
      \y_delta_reg[9]_i_6_2\ => R3_2_n_0,
      \y_delta_reg_reg[0]\ => R2_1_n_1,
      \y_delta_reg_reg[0]_0\ => R5_4_n_0
    );
R1_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_6
     port map (
      D(1) => one_n_182,
      D(0) => one_n_183,
      E(0) => one_n_15,
      Q(1) => R1_2_n_4,
      Q(0) => R1_2_n_5,
      \brick_lives_reg[6]_0\ => R1_2_n_2,
      \brick_lives_reg[7]_0\ => R1_2_n_0,
      \brick_lives_reg[7]_1\ => R1_2_n_1,
      \brick_lives_reg[7]_2\ => R1_2_n_3,
      brick_p10 => brick_p10,
      \brickstaken[4]_INST_0_i_11\ => R0_4_n_6,
      \brickstaken[4]_INST_0_i_11_0\ => R2_2_n_0,
      \brickstaken[4]_INST_0_i_11_1\ => R2_1_n_2,
      \brickstaken[4]_INST_0_i_6\ => R1_3_n_1,
      \brickstaken[4]_INST_0_i_6_0\ => R1_4_n_0,
      clk => clk,
      reset => reset,
      \rgb_next[23]_INST_0_i_4\ => \rgb_next[23]_INST_0_i_6\
    );
R1_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_7
     port map (
      D(1) => one_n_180,
      D(0) => one_n_181,
      E(0) => one_n_14,
      Q(1) => R1_3_n_2,
      Q(0) => R1_3_n_3,
      \brick_lives_reg[7]_0\ => R1_3_n_0,
      \brick_lives_reg[7]_1\ => R1_3_n_1,
      clk => clk,
      reset => reset,
      \rgb_next[23]_INST_0_i_4\ => one_n_85
    );
R1_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_8
     port map (
      D(1) => one_n_178,
      D(0) => one_n_179,
      E(0) => one_n_13,
      Q(1) => R1_4_n_4,
      Q(0) => R1_4_n_5,
      \brick_lives_reg[7]_0\ => R1_4_n_0,
      \brick_lives_reg[7]_1\ => R1_4_n_1,
      \brick_lives_reg[7]_2\ => R1_4_n_2,
      \brick_lives_reg[7]_3\ => R1_4_n_3,
      brick_p5 => brick_p5,
      brick_p6 => brick_p6,
      \brickstaken[1]_INST_0_i_1\ => R1_2_n_1,
      \brickstaken[1]_INST_0_i_1_0\ => R1_3_n_1,
      clk => clk,
      reset => reset
    );
R2_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_9
     port map (
      CO(0) => brick_on1,
      D(1) => one_n_238,
      D(0) => one_n_239,
      DI(0) => rom_addr1_out(1),
      E(0) => brick_lives0_0,
      Q(0) => ball_y_t(0),
      S(3) => one_n_164,
      S(2) => one_n_165,
      S(1) => one_n_166,
      S(0) => one_n_167,
      \_carry__0_0\(2) => one_n_152,
      \_carry__0_0\(1) => one_n_153,
      \_carry__0_0\(0) => one_n_154,
      \_carry__1_0\(3) => one_n_148,
      \_carry__1_0\(2) => one_n_149,
      \_carry__1_0\(1) => one_n_150,
      \_carry__1_0\(0) => one_n_151,
      \ball_x_reg_reg[9]\(0) => brick_lives3,
      \ball_y_reg_reg[8]\(0) => R2_0_n_3,
      \ball_y_reg_reg[9]\(0) => R2_0_n_1,
      \brick_lives3_carry__0_0\(2) => one_n_95,
      \brick_lives3_carry__0_0\(1) => one_n_96,
      \brick_lives3_carry__0_0\(0) => one_n_97,
      \brick_lives3_carry__0_1\(3) => one_n_156,
      \brick_lives3_carry__0_1\(2) => one_n_157,
      \brick_lives3_carry__0_1\(1) => one_n_158,
      \brick_lives3_carry__0_1\(0) => one_n_159,
      \brick_lives5_carry__0_0\(3) => one_n_86,
      \brick_lives5_carry__0_0\(2) => one_n_87,
      \brick_lives5_carry__0_0\(1) => one_n_88,
      \brick_lives5_carry__0_0\(0) => one_n_89,
      \brick_lives_reg[3]_0\ => R2_0_n_5,
      \brick_lives_reg[3]_1\ => R2_0_n_6,
      \brick_lives_reg[7]_0\(0) => one_n_163,
      \brick_lives_reg[7]_1\(1) => one_n_160,
      \brick_lives_reg[7]_1\(0) => one_n_161,
      brick_p10 => brick_p10,
      brick_p13 => brick_p13,
      brickscore_i_81 => R2_4_n_0,
      brickscore_i_81_0 => R2_1_n_2,
      brickscore_i_81_1 => R2_2_n_0,
      clk => clk,
      \direction_reg[2]_0\(1 downto 0) => direction10(2 downto 1),
      p_0_in(4 downto 3) => p_0_in(10 downto 9),
      p_0_in(2) => p_0_in(6),
      p_0_in(1 downto 0) => p_0_in(4 downto 3),
      pixel_y(11 downto 0) => pixel_y(11 downto 0),
      reset => reset
    );
R2_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_10
     port map (
      CO(0) => R2_1_n_0,
      D(1) => one_n_194,
      D(0) => one_n_195,
      DI(0) => one_n_122,
      E(0) => one_n_21,
      Q(0) => ball_y_t(0),
      S(3) => one_n_118,
      S(2) => one_n_119,
      S(1) => one_n_120,
      S(0) => one_n_121,
      \_carry__1_0\(3) => one_n_123,
      \_carry__1_0\(2) => one_n_124,
      \_carry__1_0\(1) => one_n_125,
      \_carry__1_0\(0) => one_n_126,
      \brick_lives_reg[6]_0\ => R2_1_n_2,
      \brick_lives_reg[6]_1\ => R2_1_n_3,
      \brick_lives_reg[6]_2\ => R2_1_n_4,
      brick_p10 => brick_p10,
      \brickstaken[1]_INST_0_i_1\ => R2_2_n_0,
      \brickstaken[4]_INST_0_i_5\ => R0_4_n_6,
      \brickstaken[4]_INST_0_i_5_0\ => R1_2_n_3,
      clk => clk,
      \direction_reg[1]_0\(0) => R2_1_n_5,
      \direction_reg[1]_1\(1) => one_n_232,
      \direction_reg[1]_1\(0) => one_n_233,
      \direction_reg[2]_0\ => R2_1_n_1,
      p_0_in(0) => p_0_in(6),
      reset => reset,
      \y_delta_reg[9]_i_6\(0) => R0_2_n_7,
      \y_delta_reg[9]_i_6_0\(0) => R2_3_n_1,
      \y_delta_reg[9]_i_6_1\(0) => R3_0_n_3,
      \y_delta_reg[9]_i_6_2\ => R5_1_n_3
    );
R2_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_11
     port map (
      D(1) => one_n_192,
      D(0) => one_n_193,
      E(0) => one_n_20,
      Q(1) => R2_2_n_1,
      Q(0) => R2_2_n_2,
      \brick_lives_reg[6]_0\ => R2_2_n_0,
      clk => clk,
      reset => reset
    );
R2_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_12
     port map (
      D(1) => one_n_190,
      D(0) => one_n_191,
      E(0) => one_n_19,
      Q(1) => R2_3_n_1,
      Q(0) => R2_3_n_2,
      brick_p13 => brick_p13,
      clk => clk,
      reset => reset
    );
R2_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_13
     port map (
      CO(0) => R5_0_n_4,
      D(1) => one_n_188,
      D(0) => one_n_189,
      E(0) => one_n_18,
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      Q(1) => R2_4_n_10,
      Q(0) => R2_4_n_11,
      S(0) => R2_4_n_2,
      \brick_lives_reg[7]_0\ => R2_4_n_0,
      \brick_lives_reg[7]_1\ => R2_4_n_1,
      \brick_lives_reg[7]_2\ => R2_4_n_3,
      \brick_lives_reg[7]_3\ => R2_4_n_4,
      brick_p10 => brick_p10,
      brick_p13 => brick_p13,
      brick_p5 => brick_p5,
      brick_p6 => brick_p6,
      brickscore_i_33(0) => R3_3_n_2,
      brickscore_i_55_0(0) => R2_4_n_9,
      brickscore_i_59_0 => R4_4_n_4,
      brickscore_i_59_1 => R4_4_n_1,
      brickscore_i_65_0 => R0_2_n_4,
      brickscore_i_65_1 => R0_2_n_5,
      brickscore_i_65_2 => R1_4_n_1,
      brickscore_i_65_3 => R4_4_n_3,
      brickscore_i_67_0 => R4_2_n_3,
      brickscore_i_67_1 => R2_0_n_6,
      brickscore_i_67_2 => R4_4_n_2,
      brickscore_i_67_3 => R1_4_n_2,
      brickscore_i_68 => R1_4_n_0,
      brickscore_i_68_0 => R1_3_n_1,
      brickscore_i_68_1 => R1_2_n_1,
      brickscore_i_87 => R2_1_n_2,
      brickscore_i_87_0 => R2_2_n_0,
      \brickstaken[4]_INST_0_i_20\ => R3_0_n_1,
      clk => clk,
      reset => reset
    );
R3_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_14
     port map (
      CO(0) => R3_0_n_0,
      D(1) => one_n_224,
      D(0) => one_n_225,
      DI(1) => one_n_131,
      DI(0) => one_n_132,
      E(0) => one_n_36,
      Q(0) => ball_y_t(0),
      S(3) => one_n_127,
      S(2) => one_n_128,
      S(1) => one_n_129,
      S(0) => one_n_130,
      \_carry__1_0\(1 downto 0) => p_0_in(6 downto 5),
      \_carry__1_1\(3) => one_n_133,
      \_carry__1_1\(2) => one_n_134,
      \_carry__1_1\(1) => one_n_135,
      \_carry__1_1\(0) => one_n_136,
      \brick_lives_reg[7]_0\ => R3_0_n_1,
      \brick_lives_reg[7]_1\ => R3_0_n_2,
      brick_p13 => brick_p13,
      \brickstaken[4]_INST_0_i_15\ => R2_4_n_0,
      clk => clk,
      \direction_reg[1]_0\(1) => one_n_230,
      \direction_reg[1]_0\(0) => one_n_231,
      \direction_reg[2]_0\(1) => R3_0_n_3,
      \direction_reg[2]_0\(0) => R3_0_n_4,
      reset => reset
    );
R3_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_15
     port map (
      D(1) => one_n_222,
      D(0) => one_n_223,
      E(0) => one_n_35,
      O(0) => \p_0_in__0\(0),
      Q(1) => R3_1_n_2,
      Q(0) => R3_1_n_3,
      S(0) => R3_1_n_1,
      \brick_lives_reg[7]_0\ => R3_1_n_0,
      brickscore_i_51 => R3_0_n_1,
      clk => clk,
      reset => reset
    );
R3_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_16
     port map (
      D(1) => one_n_220,
      D(0) => one_n_221,
      E(0) => one_n_34,
      Q(0) => R5_3_n_6,
      \brick_lives_reg[7]_0\ => R3_2_n_1,
      \brick_lives_reg[7]_1\ => R3_2_n_3,
      \brick_lives_reg[7]_2\ => R3_2_n_4,
      brick_p18 => brick_p18,
      \brickstaken[4]_INST_0_i_13\ => R3_2_n_2,
      \brickstaken[4]_INST_0_i_4\ => R3_0_n_2,
      \brickstaken[4]_INST_0_i_4_0\ => R3_4_n_0,
      \brickstaken[4]_INST_0_i_4_1\ => R4_1_n_0,
      \brickstaken[4]_INST_0_i_4_2\ => R4_0_n_1,
      \brickstaken[4]_INST_0_i_5\ => R1_2_n_2,
      \brickstaken[4]_INST_0_i_5_0\ => R5_3_n_4,
      \brickstaken[4]_INST_0_i_7\ => R3_1_n_0,
      clk => clk,
      \direction_reg[1]_0\(0) => R3_2_n_5,
      \direction_reg[2]_0\ => R3_2_n_0,
      reset => reset,
      \y_delta_reg[9]_i_12\(0) => R0_4_n_7,
      \y_delta_reg[9]_i_12_0\(0) => R0_0_n_5
    );
R3_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_17
     port map (
      CO(0) => R3_3_n_13,
      D(1) => one_n_218,
      D(0) => one_n_219,
      E(0) => one_n_33,
      O(3) => R5_0_n_5,
      O(2) => R5_0_n_6,
      O(1) => R5_0_n_7,
      O(0) => R5_0_n_8,
      Q(1) => R3_3_n_14,
      Q(0) => R3_3_n_15,
      S(0) => R3_1_n_1,
      \brick_lives_reg[7]_0\ => R3_3_n_1,
      brick_p18 => brick_p18,
      brickscore1(8 downto 0) => brickscore1(8 downto 0),
      brickscore_i_13(0) => R2_4_n_9,
      brickscore_i_19(3 downto 0) => \p_0_in__0\(7 downto 4),
      brickscore_i_51_0 => R3_0_n_1,
      brickscore_i_56_0 => R3_2_n_1,
      brickscore_i_62_0(0) => R3_3_n_2,
      brickscore_i_62_1(0) => \p_0_in__0\(0),
      \brickstaken[4]_INST_0_i_20\ => R3_1_n_0,
      clk => clk,
      reset => reset
    );
R3_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_18
     port map (
      D(1) => one_n_216,
      D(0) => one_n_217,
      E(0) => one_n_32,
      Q(1) => R3_4_n_1,
      Q(0) => R3_4_n_2,
      \brick_lives_reg[7]_0\ => R3_4_n_0,
      clk => clk,
      reset => reset
    );
R4_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_19
     port map (
      CO(0) => R4_0_n_0,
      D(1) => one_n_204,
      D(0) => one_n_205,
      DI(1) => one_n_137,
      DI(0) => one_n_138,
      E(0) => one_n_26,
      Q(0) => ball_y_t(0),
      S(3) => one_n_5,
      S(2) => one_n_6,
      S(1) => ball_y_b(2),
      S(0) => one_n_8,
      \_carry__1_0\(0) => p_0_in(7),
      \_carry__1_1\(3) => one_n_139,
      \_carry__1_1\(2) => one_n_140,
      \_carry__1_1\(1) => one_n_141,
      \_carry__1_1\(0) => one_n_142,
      \brick_lives_reg[7]_0\ => R4_0_n_1,
      \brick_lives_reg[7]_1\ => R4_0_n_3,
      \brick_lives_reg[7]_2\ => R4_0_n_5,
      \brickstaken[1]\ => R2_1_n_3,
      \brickstaken[1]_0\ => R0_1_n_4,
      \brickstaken[1]_1\ => R4_4_n_8,
      \brickstaken[1]_INST_0_i_5_0\ => R4_4_n_7,
      \brickstaken[1]_INST_0_i_5_1\ => R1_0_n_4,
      \brickstaken[4]_INST_0_i_10_0\ => R4_0_n_2,
      \brickstaken[4]_INST_0_i_10_1\ => R4_0_n_4,
      \brickstaken[4]_INST_0_i_12\ => R4_1_n_0,
      \brickstaken[4]_INST_0_i_12_0\ => R3_4_n_0,
      \brickstaken[4]_INST_0_i_12_1\ => R2_4_n_1,
      \brickstaken[4]_INST_0_i_12_2\ => R3_3_n_1,
      \brickstaken[4]_INST_0_i_5\ => R3_0_n_2,
      \brickstaken[4]_INST_0_i_5_0\ => R3_2_n_4,
      clk => clk,
      \direction_reg[1]_0\(1) => one_n_228,
      \direction_reg[1]_0\(0) => one_n_229,
      \direction_reg[2]_0\(1) => R4_0_n_6,
      \direction_reg[2]_0\(0) => R4_0_n_7,
      reset => reset
    );
R4_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_20
     port map (
      D(1) => one_n_202,
      D(0) => one_n_203,
      E(0) => one_n_25,
      Q(1) => R4_1_n_2,
      Q(0) => R4_1_n_3,
      \brick_lives_reg[7]_0\ => R4_1_n_0,
      \brick_lives_reg[7]_1\ => R4_1_n_1,
      \brickstaken[0]\ => R3_4_n_0,
      \brickstaken[0]_0\ => R4_0_n_1,
      \brickstaken[0]_1\ => R3_3_n_1,
      \brickstaken[0]_2\ => R2_4_n_1,
      clk => clk,
      reset => reset
    );
R4_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_21
     port map (
      D(1) => one_n_200,
      D(0) => one_n_201,
      E(0) => one_n_24,
      Q(0) => R0_1_n_6,
      \brick_lives_reg[7]_0\ => R4_2_n_3,
      \brick_lives_reg[7]_1\ => R4_2_n_4,
      \brick_lives_reg[7]_2\ => R4_2_n_5,
      brick_p => brick_p,
      brick_p22 => brick_p22,
      brick_p23 => brick_p23,
      brickscore_i_81 => R0_2_n_2,
      brickscore_i_81_0 => R0_1_n_4,
      brickscore_i_81_1 => R0_4_n_1,
      brickscore_i_81_2 => R4_4_n_5,
      brickscore_i_83 => R4_1_n_0,
      brickscore_i_83_0 => R4_0_n_1,
      \brickstaken[0]\ => R4_4_n_0,
      \brickstaken[0]_0\ => R0_0_n_2,
      \brickstaken[0]_1\ => R5_0_n_2,
      clk => clk,
      \direction_reg[1]_0\ => R4_2_n_2,
      \direction_reg[2]_0\(0) => R4_2_n_6,
      pixel_x(1 downto 0) => pixel_x(8 downto 7),
      \pixel_x[8]\ => R4_2_n_0,
      reset => reset,
      \rgb_next[18]_INST_0_i_1\ => \rgb_next[23]_INST_0_i_6\,
      \rgb_next[18]_INST_0_i_1_0\ => \rgb_next[18]_INST_0_i_1\,
      \y_delta_reg[9]_i_9\(0) => R4_0_n_7,
      \y_delta_reg[9]_i_9_0\(0) => R4_4_n_10
    );
R4_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_22
     port map (
      D(1) => one_n_198,
      D(0) => one_n_199,
      E(0) => one_n_23,
      Q(0) => R5_2_n_3,
      brick_p23 => brick_p23,
      clk => clk,
      \direction_reg[1]_0\(0) => R4_3_n_2,
      \direction_reg[2]_0\ => R4_3_n_0,
      reset => reset,
      \y_delta_reg[9]_i_14\(0) => R1_0_n_5,
      \y_delta_reg[9]_i_14_0\(0) => R0_3_n_1
    );
R4_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_23
     port map (
      D(1) => one_n_196,
      D(0) => one_n_197,
      E(0) => one_n_22,
      Q(1) => R4_4_n_9,
      Q(0) => R4_4_n_10,
      \brick_lives_reg[7]_0\ => R4_4_n_0,
      \brick_lives_reg[7]_1\ => R4_4_n_2,
      \brick_lives_reg[7]_2\ => R4_4_n_4,
      \brick_lives_reg[7]_3\ => R4_4_n_5,
      \brick_lives_reg[7]_4\ => R4_4_n_7,
      \brick_lives_reg[7]_5\ => R4_4_n_8,
      brick_p => brick_p,
      brick_p22 => brick_p22,
      brick_p23 => brick_p23,
      brickscore_i_64 => R0_4_n_1,
      brickscore_i_64_0 => R0_1_n_4,
      brickscore_i_64_1 => R0_2_n_2,
      brickscore_i_71 => R2_4_n_4,
      brickscore_i_71_0 => R4_2_n_3,
      brickscore_i_71_1 => R2_0_n_6,
      brickscore_i_71_2 => R2_0_n_5,
      brickscore_i_92 => R4_0_n_1,
      brickscore_i_92_0 => R4_1_n_0,
      brickscore_i_93_0 => R4_2_n_4,
      brickscore_i_95 => R4_4_n_3,
      brickscore_i_96_0 => R4_4_n_1,
      \brickstaken[4]_INST_0_i_10\ => R5_2_n_2,
      \brickstaken[4]_INST_0_i_10_0\ => R5_3_n_5,
      \brickstaken[4]_INST_0_i_2\ => R5_0_n_2,
      \brickstaken[4]_INST_0_i_20\ => R4_4_n_6,
      \brickstaken[4]_INST_0_i_2_0\ => R0_0_n_2,
      \brickstaken[4]_INST_0_i_5\ => R1_0_n_4,
      \brickstaken[4]_INST_0_i_5_0\ => R4_0_n_5,
      clk => clk,
      reset => reset
    );
R5_0: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_24
     port map (
      CO(0) => R5_0_n_0,
      D(1) => one_n_208,
      D(0) => one_n_209,
      DI(0) => one_n_143,
      E(0) => one_n_28,
      O(3) => R5_0_n_5,
      O(2) => R5_0_n_6,
      O(1) => R5_0_n_7,
      O(0) => R5_0_n_8,
      Q(0) => ball_y_t(0),
      S(3) => one_n_9,
      S(2) => one_n_10,
      S(1) => one_n_11,
      S(0) => ball_y_b(1),
      \_carry__1_0\(1) => p_0_in(7),
      \_carry__1_0\(0) => p_0_in(5),
      \_carry__1_1\(3) => one_n_144,
      \_carry__1_1\(2) => one_n_145,
      \_carry__1_1\(1) => one_n_146,
      \_carry__1_1\(0) => one_n_147,
      \brick_lives_reg[7]_0\ => R5_0_n_2,
      \brick_lives_reg[7]_1\(0) => R5_0_n_3,
      brick_p25 => brick_p25,
      brick_p26 => brick_p26,
      brickscore_i_60_0 => R5_3_n_2,
      brickscore_i_60_1 => R3_4_n_0,
      brickscore_i_62(2) => R2_4_n_2,
      brickscore_i_62(1) => R0_2_n_3,
      brickscore_i_62(0) => R0_0_n_3,
      brickscore_i_70_0(0) => R5_0_n_4,
      \brickstaken[1]_INST_0_i_4\ => R5_2_n_1,
      clk => clk,
      \direction_reg[1]_0\(1) => one_n_226,
      \direction_reg[1]_0\(0) => one_n_227,
      \direction_reg[2]_0\(1) => R5_0_n_9,
      \direction_reg[2]_0\(0) => R5_0_n_10,
      reset => reset
    );
R5_1: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_25
     port map (
      D(1) => one_n_214,
      D(0) => one_n_215,
      E(0) => one_n_31,
      Q(1) => R1_4_n_4,
      Q(0) => R1_4_n_5,
      brick_p26 => brick_p26,
      clk => clk,
      \direction_reg[1]_0\ => R5_1_n_2,
      \direction_reg[2]_0\ => R5_1_n_3,
      \pixel_x[2]\ => R5_1_n_0,
      reset => reset,
      \rgb_next[8]_INST_0_i_2\ => rgb_next_18_sn_1,
      \rgb_next[8]_INST_0_i_2_0\ => \rgb_next[23]_INST_0_i_6\,
      \rgb_next[8]_INST_0_i_2_1\ => R5_2_n_1,
      \y_delta_reg[9]_i_11\(0) => R0_0_n_6,
      \y_delta_reg[9]_i_13\(1) => R2_4_n_10,
      \y_delta_reg[9]_i_13\(0) => R2_4_n_11,
      \y_delta_reg[9]_i_13_0\(0) => R3_1_n_2
    );
R5_2: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_26
     port map (
      D(1) => one_n_212,
      D(0) => one_n_213,
      E(0) => one_n_30,
      Q(0) => R2_3_n_2,
      \brick_lives_reg[7]_0\ => R5_2_n_1,
      \brick_lives_reg[7]_1\ => R5_2_n_2,
      brick_p25 => brick_p25,
      brick_p26 => brick_p26,
      clk => clk,
      \direction_reg[1]_0\ => R5_2_n_0,
      \direction_reg[2]_0\(0) => R5_2_n_3,
      reset => reset,
      \y_delta_reg[9]_i_11_0\(0) => R0_3_n_2,
      \y_delta_reg[9]_i_11_1\(0) => R1_3_n_3,
      \y_delta_reg[9]_i_11_2\(0) => direction10(1),
      \y_delta_reg[9]_i_11_3\(0) => R2_2_n_2,
      \y_delta_reg[9]_i_11_4\(0) => R1_2_n_5,
      \y_delta_reg[9]_i_5\ => R5_1_n_2,
      \y_delta_reg[9]_i_5_0\(0) => R3_0_n_4,
      \y_delta_reg[9]_i_5_1\(0) => R3_4_n_2,
      \y_delta_reg[9]_i_5_2\(0) => R0_2_n_8
    );
R5_3: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_27
     port map (
      D(1) => one_n_206,
      D(0) => one_n_207,
      E(0) => one_n_27,
      Q(0) => R3_3_n_15,
      \brick_lives_reg[7]_0\ => R5_3_n_2,
      \brick_lives_reg[7]_1\ => R5_3_n_4,
      \brick_lives_reg[7]_2\ => R5_3_n_5,
      brick_p => brick_p,
      brick_p22 => brick_p22,
      brick_p23 => brick_p23,
      brick_p26 => brick_p26,
      brick_p28 => brick_p28,
      brickscore_i_70 => R0_0_n_4,
      brickscore_i_70_0 => R5_2_n_1,
      \brickstaken[4]\ => R1_2_n_2,
      \brickstaken[4]_0\ => R3_2_n_3,
      \brickstaken[4]_INST_0_i_11\ => R5_2_n_2,
      \brickstaken[4]_INST_0_i_11_0\ => R4_4_n_0,
      \brickstaken[4]_INST_0_i_15\ => R5_3_n_3,
      \brickstaken[4]_INST_0_i_21\ => R5_4_n_1,
      clk => clk,
      \direction_reg[1]_0\ => R5_3_n_0,
      \direction_reg[2]_0\(0) => R5_3_n_6,
      reset => reset,
      \y_delta_reg[9]_i_10\(0) => R1_1_n_3,
      \y_delta_reg[9]_i_10_0\(0) => R5_4_n_2
    );
R5_4: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bricktest_28
     port map (
      D(1) => one_n_210,
      D(0) => one_n_211,
      E(0) => one_n_29,
      Q(0) => R1_2_n_4,
      \brick_lives_reg[7]_0\ => R5_4_n_1,
      clk => clk,
      \direction_reg[1]_0\(0) => R5_4_n_2,
      \direction_reg[2]_0\ => R5_4_n_0,
      reset => reset,
      \y_delta_reg[9]_i_14_0\(0) => R0_1_n_5,
      \y_delta_reg[9]_i_14_1\(0) => R5_0_n_9,
      \y_delta_reg[9]_i_14_2\(0) => R4_1_n_2,
      \y_delta_reg[9]_i_14_3\(0) => R4_4_n_9,
      \y_delta_reg[9]_i_14_4\(0) => direction10(2),
      \y_delta_reg[9]_i_6\ => R4_3_n_0,
      \y_delta_reg[9]_i_6_0\(0) => R2_2_n_1,
      \y_delta_reg[9]_i_6_1\(0) => R4_2_n_6,
      \y_delta_reg[9]_i_6_2\(0) => R1_3_n_2
    );
alpha: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_color_tick
     port map (
      clk => clk,
      reset => reset,
      tick_color => tick_color
    );
brickscore: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \A__0\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_brickscore_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_brickscore_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_brickscore_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_brickscore_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_brickscore_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_brickscore_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_brickscore_P_UNCONNECTED(47 downto 22),
      P(21) => brickscore_n_84,
      P(20) => brickscore_n_85,
      P(19) => brickscore_n_86,
      P(18) => brickscore_n_87,
      P(17) => brickscore_n_88,
      P(16) => brickscore_n_89,
      P(15) => brickscore_n_90,
      P(14) => brickscore_n_91,
      P(13) => brickscore_n_92,
      P(12) => brickscore_n_93,
      P(11) => brickscore_n_94,
      P(10) => brickscore_n_95,
      P(9) => brickscore_n_96,
      P(8) => brickscore_n_97,
      P(7) => brickscore_n_98,
      P(6) => brickscore_n_99,
      P(5) => brickscore_n_100,
      P(4) => brickscore_n_101,
      P(3) => brickscore_n_102,
      P(2) => brickscore_n_103,
      P(1) => brickscore_n_104,
      P(0) => brickscore_n_105,
      PATTERNBDETECT => NLW_brickscore_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_brickscore_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => brickscore_n_106,
      PCOUT(46) => brickscore_n_107,
      PCOUT(45) => brickscore_n_108,
      PCOUT(44) => brickscore_n_109,
      PCOUT(43) => brickscore_n_110,
      PCOUT(42) => brickscore_n_111,
      PCOUT(41) => brickscore_n_112,
      PCOUT(40) => brickscore_n_113,
      PCOUT(39) => brickscore_n_114,
      PCOUT(38) => brickscore_n_115,
      PCOUT(37) => brickscore_n_116,
      PCOUT(36) => brickscore_n_117,
      PCOUT(35) => brickscore_n_118,
      PCOUT(34) => brickscore_n_119,
      PCOUT(33) => brickscore_n_120,
      PCOUT(32) => brickscore_n_121,
      PCOUT(31) => brickscore_n_122,
      PCOUT(30) => brickscore_n_123,
      PCOUT(29) => brickscore_n_124,
      PCOUT(28) => brickscore_n_125,
      PCOUT(27) => brickscore_n_126,
      PCOUT(26) => brickscore_n_127,
      PCOUT(25) => brickscore_n_128,
      PCOUT(24) => brickscore_n_129,
      PCOUT(23) => brickscore_n_130,
      PCOUT(22) => brickscore_n_131,
      PCOUT(21) => brickscore_n_132,
      PCOUT(20) => brickscore_n_133,
      PCOUT(19) => brickscore_n_134,
      PCOUT(18) => brickscore_n_135,
      PCOUT(17) => brickscore_n_136,
      PCOUT(16) => brickscore_n_137,
      PCOUT(15) => brickscore_n_138,
      PCOUT(14) => brickscore_n_139,
      PCOUT(13) => brickscore_n_140,
      PCOUT(12) => brickscore_n_141,
      PCOUT(11) => brickscore_n_142,
      PCOUT(10) => brickscore_n_143,
      PCOUT(9) => brickscore_n_144,
      PCOUT(8) => brickscore_n_145,
      PCOUT(7) => brickscore_n_146,
      PCOUT(6) => brickscore_n_147,
      PCOUT(5) => brickscore_n_148,
      PCOUT(4) => brickscore_n_149,
      PCOUT(3) => brickscore_n_150,
      PCOUT(2) => brickscore_n_151,
      PCOUT(1) => brickscore_n_152,
      PCOUT(0) => brickscore_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_brickscore_UNDERFLOW_UNCONNECTED
    );
brickscore_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_2_n_0,
      CO(3) => NLW_brickscore_i_1_CO_UNCONNECTED(3),
      CO(2) => \A__0\(14),
      CO(1) => NLW_brickscore_i_1_CO_UNCONNECTED(1),
      CO(0) => brickscore_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => brickscore_i_5_n_0,
      DI(0) => brickscore_i_6_n_0,
      O(3 downto 2) => NLW_brickscore_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \A__0\(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => brickscore_i_7_n_0,
      S(0) => brickscore_i_8_n_0
    );
brickscore_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => brickscore_i_36_n_0,
      I1 => R3_3_n_13,
      I2 => speed(0),
      I3 => brickscore_i_37_n_0,
      O => brickscore_i_10_n_0
    );
brickscore_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => brickscore_i_38_n_0,
      I1 => brickscore1(8),
      I2 => speed(0),
      I3 => brickscore_i_39_n_0,
      O => brickscore_i_11_n_0
    );
brickscore_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => brickscore_i_40_n_0,
      I1 => brickscore1(7),
      I2 => speed(0),
      I3 => brickscore_i_41_n_0,
      O => brickscore_i_12_n_0
    );
brickscore_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => brickscore_i_9_n_0,
      I1 => speed(3),
      I2 => brickscore1(8),
      I3 => speed(2),
      I4 => R3_3_n_13,
      I5 => brickscore_i_42_n_0,
      O => brickscore_i_13_n_0
    );
brickscore_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F1580EA80EA7F15"
    )
        port map (
      I0 => brickscore_i_37_n_0,
      I1 => speed(0),
      I2 => R3_3_n_13,
      I3 => brickscore_i_36_n_0,
      I4 => brickscore_i_35_n_0,
      I5 => brickscore_i_43_n_0,
      O => brickscore_i_14_n_0
    );
brickscore_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => brickscore_i_11_n_0,
      I1 => brickscore_i_36_n_0,
      I2 => R3_3_n_13,
      I3 => speed(0),
      I4 => brickscore_i_37_n_0,
      O => brickscore_i_15_n_0
    );
brickscore_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => brickscore_i_38_n_0,
      I1 => brickscore1(8),
      I2 => speed(0),
      I3 => brickscore_i_39_n_0,
      I4 => brickscore_i_12_n_0,
      O => brickscore_i_16_n_0
    );
brickscore_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => brickscore_i_44_n_0,
      I1 => brickscore1(6),
      I2 => speed(0),
      I3 => brickscore_i_45_n_0,
      O => brickscore_i_17_n_0
    );
brickscore_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => brickscore_i_46_n_0,
      I1 => brickscore1(5),
      I2 => speed(0),
      I3 => brickscore_i_47_n_0,
      O => brickscore_i_18_n_0
    );
brickscore_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => brickscore1(4),
      I1 => speed(0),
      I2 => brickscore_i_48_n_0,
      I3 => brickscore_i_49_n_0,
      O => brickscore_i_19_n_0
    );
brickscore_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_3_n_0,
      CO(3) => brickscore_i_2_n_0,
      CO(2) => brickscore_i_2_n_1,
      CO(1) => brickscore_i_2_n_2,
      CO(0) => brickscore_i_2_n_3,
      CYINIT => '0',
      DI(3) => brickscore_i_9_n_0,
      DI(2) => brickscore_i_10_n_0,
      DI(1) => brickscore_i_11_n_0,
      DI(0) => brickscore_i_12_n_0,
      O(3 downto 0) => \A__0\(11 downto 8),
      S(3) => brickscore_i_13_n_0,
      S(2) => brickscore_i_14_n_0,
      S(1) => brickscore_i_15_n_0,
      S(0) => brickscore_i_16_n_0
    );
brickscore_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => brickscore_i_49_n_0,
      I1 => brickscore_i_48_n_0,
      I2 => speed(0),
      I3 => brickscore1(4),
      O => brickscore_i_20_n_0
    );
brickscore_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => brickscore_i_40_n_0,
      I1 => brickscore1(7),
      I2 => speed(0),
      I3 => brickscore_i_41_n_0,
      I4 => brickscore_i_17_n_0,
      O => brickscore_i_21_n_0
    );
brickscore_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => brickscore_i_44_n_0,
      I1 => brickscore1(6),
      I2 => speed(0),
      I3 => brickscore_i_45_n_0,
      I4 => brickscore_i_18_n_0,
      O => brickscore_i_22_n_0
    );
brickscore_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => brickscore_i_46_n_0,
      I1 => brickscore1(5),
      I2 => speed(0),
      I3 => brickscore_i_47_n_0,
      I4 => brickscore_i_19_n_0,
      O => brickscore_i_23_n_0
    );
brickscore_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AAA6AAA6AAA"
    )
        port map (
      I0 => brickscore_i_20_n_0,
      I1 => brickscore_i_50_n_0,
      I2 => brickscore1(1),
      I3 => speed(2),
      I4 => brickscore1(0),
      I5 => speed(3),
      O => brickscore_i_24_n_0
    );
brickscore_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(2),
      I2 => brickscore1(1),
      I3 => speed(2),
      I4 => brickscore1(0),
      I5 => speed(3),
      O => brickscore_i_25_n_0
    );
brickscore_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(1),
      I2 => speed(2),
      I3 => brickscore1(0),
      O => brickscore_i_26_n_0
    );
brickscore_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => brickscore1(0),
      I1 => speed(1),
      O => brickscore_i_27_n_0
    );
brickscore_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5C30F665A3CF0"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(2),
      I2 => brickscore_i_52_n_0,
      I3 => speed(1),
      I4 => brickscore1(0),
      I5 => brickscore_i_53_n_0,
      O => brickscore_i_28_n_0
    );
brickscore_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => brickscore1(0),
      I1 => speed(2),
      I2 => brickscore1(1),
      I3 => speed(1),
      I4 => brickscore1(2),
      I5 => speed(0),
      O => brickscore_i_29_n_0
    );
brickscore_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => brickscore_i_4_n_0,
      CO(3) => brickscore_i_3_n_0,
      CO(2) => brickscore_i_3_n_1,
      CO(1) => brickscore_i_3_n_2,
      CO(0) => brickscore_i_3_n_3,
      CYINIT => '0',
      DI(3) => brickscore_i_17_n_0,
      DI(2) => brickscore_i_18_n_0,
      DI(1) => brickscore_i_19_n_0,
      DI(0) => brickscore_i_20_n_0,
      O(3 downto 0) => \A__0\(7 downto 4),
      S(3) => brickscore_i_21_n_0,
      S(2) => brickscore_i_22_n_0,
      S(1) => brickscore_i_23_n_0,
      S(0) => brickscore_i_24_n_0
    );
brickscore_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => brickscore1(1),
      I1 => speed(0),
      I2 => speed(1),
      I3 => brickscore1(0),
      O => brickscore_i_30_n_0
    );
brickscore_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => speed(0),
      I1 => brickscore1(0),
      O => brickscore_i_31_n_0
    );
brickscore_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => brickscore1(8),
      I1 => speed(2),
      O => brickscore_i_34_n_0
    );
brickscore_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(6),
      I2 => speed(2),
      I3 => brickscore1(7),
      I4 => brickscore1(8),
      I5 => speed(1),
      O => brickscore_i_35_n_0
    );
brickscore_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(5),
      I2 => speed(2),
      I3 => brickscore1(6),
      I4 => brickscore1(7),
      I5 => speed(1),
      O => brickscore_i_36_n_0
    );
brickscore_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(8),
      I2 => brickscore1(7),
      I3 => speed(2),
      I4 => brickscore1(6),
      I5 => speed(3),
      O => brickscore_i_37_n_0
    );
brickscore_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(4),
      I2 => speed(2),
      I3 => brickscore1(5),
      I4 => brickscore1(6),
      I5 => speed(1),
      O => brickscore_i_38_n_0
    );
brickscore_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(7),
      I2 => brickscore1(6),
      I3 => speed(2),
      I4 => brickscore1(5),
      I5 => speed(3),
      O => brickscore_i_39_n_0
    );
brickscore_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => brickscore_i_4_n_0,
      CO(2) => brickscore_i_4_n_1,
      CO(1) => brickscore_i_4_n_2,
      CO(0) => brickscore_i_4_n_3,
      CYINIT => '0',
      DI(3) => brickscore_i_25_n_0,
      DI(2) => brickscore_i_26_n_0,
      DI(1) => brickscore_i_27_n_0,
      DI(0) => '0',
      O(3 downto 0) => \A__0\(3 downto 0),
      S(3) => brickscore_i_28_n_0,
      S(2) => brickscore_i_29_n_0,
      S(1) => brickscore_i_30_n_0,
      S(0) => brickscore_i_31_n_0
    );
brickscore_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(3),
      I2 => speed(2),
      I3 => brickscore1(4),
      I4 => brickscore1(5),
      I5 => speed(1),
      O => brickscore_i_40_n_0
    );
brickscore_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(6),
      I2 => brickscore1(5),
      I3 => speed(2),
      I4 => brickscore1(4),
      I5 => speed(3),
      O => brickscore_i_41_n_0
    );
brickscore_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(7),
      I2 => speed(2),
      I3 => brickscore1(8),
      I4 => R3_3_n_13,
      I5 => speed(1),
      O => brickscore_i_42_n_0
    );
brickscore_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => R3_3_n_13,
      I2 => brickscore1(8),
      I3 => speed(2),
      I4 => brickscore1(7),
      I5 => speed(3),
      O => brickscore_i_43_n_0
    );
brickscore_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(2),
      I2 => speed(2),
      I3 => brickscore1(3),
      I4 => brickscore1(4),
      I5 => speed(1),
      O => brickscore_i_44_n_0
    );
brickscore_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(5),
      I2 => brickscore1(4),
      I3 => speed(2),
      I4 => brickscore1(3),
      I5 => speed(3),
      O => brickscore_i_45_n_0
    );
brickscore_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(1),
      I2 => speed(2),
      I3 => brickscore1(2),
      I4 => brickscore1(3),
      I5 => speed(1),
      O => brickscore_i_46_n_0
    );
brickscore_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(4),
      I2 => brickscore1(3),
      I3 => speed(2),
      I4 => brickscore1(2),
      I5 => speed(3),
      O => brickscore_i_47_n_0
    );
brickscore_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(3),
      I2 => brickscore1(2),
      I3 => speed(2),
      I4 => brickscore1(1),
      I5 => speed(3),
      O => brickscore_i_48_n_0
    );
brickscore_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => brickscore1(3),
      I1 => speed(0),
      I2 => brickscore1(0),
      I3 => speed(1),
      I4 => brickscore1(1),
      I5 => speed(2),
      O => brickscore_i_49_n_0
    );
brickscore_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => R3_3_n_13,
      I1 => speed(3),
      I2 => brickscore1(8),
      I3 => speed(2),
      O => brickscore_i_5_n_0
    );
brickscore_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => brickscore1(2),
      I1 => speed(1),
      O => brickscore_i_50_n_0
    );
brickscore_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => brickscore1(1),
      I1 => speed(2),
      O => brickscore_i_52_n_0
    );
brickscore_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => speed(0),
      I1 => brickscore1(3),
      O => brickscore_i_53_n_0
    );
brickscore_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C808000A0000000"
    )
        port map (
      I0 => speed(1),
      I1 => brickscore1(7),
      I2 => R3_3_n_13,
      I3 => speed(2),
      I4 => brickscore1(8),
      I5 => speed(3),
      O => brickscore_i_6_n_0
    );
brickscore_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => R3_3_n_13,
      I1 => speed(3),
      I2 => brickscore1(8),
      I3 => speed(2),
      O => brickscore_i_7_n_0
    );
brickscore_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FC000A0000000"
    )
        port map (
      I0 => brickscore1(7),
      I1 => speed(1),
      I2 => speed(2),
      I3 => brickscore1(8),
      I4 => speed(3),
      I5 => R3_3_n_13,
      O => brickscore_i_8_n_0
    );
brickscore_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000087787878"
    )
        port map (
      I0 => speed(3),
      I1 => brickscore1(7),
      I2 => brickscore_i_34_n_0,
      I3 => R3_3_n_13,
      I4 => speed(1),
      I5 => brickscore_i_35_n_0,
      O => brickscore_i_9_n_0
    );
eleven: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverScore
     port map (
      CO(0) => \g0_b0__5_i_5_n_1\,
      O(0) => \g0_b0__5_i_6_n_4\,
      P(17) => gamescore0_n_88,
      P(16) => gamescore0_n_89,
      P(15) => gamescore0_n_90,
      P(14) => gamescore0_n_91,
      P(13) => gamescore0_n_92,
      P(12) => gamescore0_n_93,
      P(11) => gamescore0_n_94,
      P(10) => gamescore0_n_95,
      P(9) => gamescore0_n_96,
      P(8) => gamescore0_n_97,
      P(7) => gamescore0_n_98,
      P(6) => gamescore0_n_99,
      P(5) => gamescore0_n_100,
      P(4) => gamescore0_n_101,
      P(3) => gamescore0_n_102,
      P(2) => gamescore0_n_103,
      P(1) => gamescore0_n_104,
      P(0) => gamescore0_n_105,
      \g0_b0__15_i_28_0\(2) => \g0_b0__15_i_22_n_5\,
      \g0_b0__15_i_28_0\(1) => \g0_b0__15_i_22_n_6\,
      \g0_b0__15_i_28_0\(0) => \g0_b0__15_i_22_n_7\,
      \g0_b0__15_i_33_0\(1 downto 0) => \^gamescore0_10\(1 downto 0),
      \g0_b0__15_i_33_1\(1 downto 0) => \g0_b0__15_i_33\(1 downto 0),
      \g0_b0__15_i_33_2\(0) => \g0_b0__15_i_22_0\(0),
      \g0_b0__5_i_27_0\(0) => \g0_b0__5_i_91_n_7\,
      \g0_b0__5_i_27_1\(2 downto 0) => \g0_b0__5_i_7_0\(2 downto 0),
      \g0_b0__5_i_51_0\(2 downto 0) => \^o\(2 downto 0),
      \g0_b0__5_i_51_1\(0) => \^gamescore0_0\(0),
      \g0_b0__5_i_8_0\(2) => \g0_b0__5_i_7_n_5\,
      \g0_b0__5_i_8_0\(1 downto 0) => \^gamescore0_6\(1 downto 0),
      \g1_b0__35_0\(0) => \g0_b1__1_i_2_n_2\,
      \g1_b2__23_i_2_0\(2) => \g1_b2__23_i_5_n_4\,
      \g1_b2__23_i_2_0\(1) => \g1_b2__23_i_5_n_5\,
      \g1_b2__23_i_2_0\(0) => \g1_b2__23_i_5_n_6\,
      \g1_b2__23_i_2_1\(3) => \g1_b2__23_i_4_n_4\,
      \g1_b2__23_i_2_1\(2) => \g1_b2__23_i_4_n_5\,
      \g1_b2__23_i_2_1\(1) => \g1_b2__23_i_4_n_6\,
      \g1_b2__23_i_2_1\(0) => \g1_b2__23_i_4_n_7\,
      gamescore0 => eleven_n_1,
      gamescore0_0 => eleven_n_2,
      gamescore0_1 => eleven_n_3,
      gamescore0_10(3) => \^gamescore0_3\(2),
      gamescore0_10(2) => eleven_n_23,
      gamescore0_10(1 downto 0) => \^gamescore0_3\(1 downto 0),
      gamescore0_11(0) => eleven_n_26,
      gamescore0_2 => eleven_n_4,
      gamescore0_3(0) => \^gamescore0_2\(0),
      gamescore0_4(1 downto 0) => \^gamescore0_7\(1 downto 0),
      gamescore0_5(3 downto 0) => \^gamescore0_5\(3 downto 0),
      gamescore0_6(3 downto 0) => \^gamescore0_4\(3 downto 0),
      gamescore0_7(3) => \^gamescore0_1\(2),
      gamescore0_7(2) => eleven_n_17,
      gamescore0_7(1 downto 0) => \^gamescore0_1\(1 downto 0),
      gamescore0_8(0) => \^gamescore0_8\(0),
      gamescore0_9(0) => eleven_n_21,
      n_l_on => n_l_on,
      pixel_x(1 downto 0) => pixel_x(1 downto 0),
      pixel_y(3 downto 0) => pixel_y(3 downto 0),
      \rgb_next[0]_INST_0_i_3\(0) => \rgb_next[0]_INST_0_i_3\(0),
      \rgb_next[20]_INST_0_i_25_0\(0) => \rgb_next[20]_INST_0_i_25\(0),
      \rgb_next[20]_INST_0_i_25_1\(0) => \rgb_next[20]_INST_0_i_25_0\(0),
      \rgb_next[20]_INST_0_i_25_2\(0) => \rgb_next[20]_INST_0_i_25_1\(0),
      \rgb_next[20]_INST_0_i_25_3\ => \rgb_next[20]_INST_0_i_25_2\,
      \rgb_next[20]_INST_0_i_26_0\(0) => \rgb_next[20]_INST_0_i_26\(0),
      \rgb_next[20]_INST_0_i_26_1\(0) => \rgb_next[20]_INST_0_i_26_0\(0),
      \rgb_next[20]_INST_0_i_7_0\(0) => \rgb_next[20]_INST_0_i_7\(0),
      \rgb_next[20]_INST_0_i_7_1\(0) => \rgb_next[20]_INST_0_i_7_0\(0),
      \rgb_next[20]_INST_0_i_7_2\(0) => \rgb_next[20]_INST_0_i_7_1\(0),
      \rgb_next[20]_INST_0_i_7_3\(0) => \rgb_next[20]_INST_0_i_7_2\(0),
      \rgb_next[20]_INST_0_i_7_4\(0) => \rgb_next[20]_INST_0_i_7_3\(0),
      \rgb_next[20]_INST_0_i_7_5\(0) => \rgb_next[20]_INST_0_i_7_4\(0),
      \rgb_next[20]_INST_0_i_7_6\(0) => \rgb_next[20]_INST_0_i_7_5\(0),
      \rgb_next[20]_INST_0_i_7_7\(0) => \rgb_next[20]_INST_0_i_7_6\(0),
      \rom_dataZ_reg[0]_i_1_0\(0) => \g0_b1__61_i_1_n_3\
    );
\g0_b0__15_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_99,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_98,
      O => \g0_b0__15_i_100_n_0\
    );
\g0_b0__15_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_100,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_99,
      O => \g0_b0__15_i_101_n_0\
    );
\g0_b0__15_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_101,
      I3 => gamescore0_n_95,
      I4 => gamescore0_n_93,
      I5 => gamescore0_n_100,
      O => \g0_b0__15_i_102_n_0\
    );
\g0_b0__15_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_93,
      O => \g0_b0__15_i_106_n_0\
    );
\g0_b0__15_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_89,
      O => \g0_b0__15_i_107_n_0\
    );
\g0_b0__15_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_90,
      O => \g0_b0__15_i_108_n_0\
    );
\g0_b0__15_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_92,
      I1 => gamescore0_n_91,
      O => \g0_b0__15_i_109_n_0\
    );
\g0_b0__15_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_92,
      O => \g0_b0__15_i_110_n_0\
    );
\g0_b0__15_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_124_n_0\,
      CO(3) => \g0_b0__15_i_111_n_0\,
      CO(2) => \g0_b0__15_i_111_n_1\,
      CO(1) => \g0_b0__15_i_111_n_2\,
      CO(0) => \g0_b0__15_i_111_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_100,
      DI(2) => gamescore0_n_101,
      DI(1) => gamescore0_n_102,
      DI(0) => gamescore0_n_103,
      O(3 downto 0) => \NLW_g0_b0__15_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_121_n_0\,
      S(2) => \g0_b0__15_i_122_n_0\,
      S(1) => \g0_b0__15_i_123_n_0\,
      S(0) => \g0_b0__15_i_124_n_0\
    );
\g0_b0__15_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_95,
      O => \g0_b0__15_i_112_n_0\
    );
\g0_b0__15_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_98,
      O => \g0_b0__15_i_113_n_0\
    );
\g0_b0__15_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_99,
      O => \g0_b0__15_i_114_n_0\
    );
\g0_b0__15_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_99,
      O => \g0_b0__15_i_115_n_0\
    );
\g0_b0__15_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_102,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_101,
      O => \g0_b0__15_i_116_n_0\
    );
\g0_b0__15_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_97,
      I4 => gamescore0_n_95,
      I5 => gamescore0_n_102,
      O => \g0_b0__15_i_117_n_0\
    );
\g0_b0__15_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_103,
      O => \g0_b0__15_i_118_n_0\
    );
\g0_b0__15_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_98,
      I4 => gamescore0_n_105,
      O => \g0_b0__15_i_119_n_0\
    );
\g0_b0__15_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_93_n_0\,
      CO(3 downto 0) => \NLW_g0_b0__15_i_120_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_g0_b0__15_i_120_O_UNCONNECTED\(3 downto 1),
      O(0) => gamescore0_12(0),
      S(3 downto 1) => B"000",
      S(0) => \g0_b0__15_i_125_n_0\
    );
\g0_b0__15_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_98,
      I2 => gamescore0_n_100,
      O => \g0_b0__15_i_121_n_0\
    );
\g0_b0__15_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_99,
      O => \g0_b0__15_i_122_n_0\
    );
\g0_b0__15_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_100,
      O => \g0_b0__15_i_123_n_0\
    );
\g0_b0__15_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_101,
      O => \g0_b0__15_i_124_n_0\
    );
\g0_b0__15_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_88,
      O => \g0_b0__15_i_125_n_0\
    );
\g0_b0__15_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => eleven_n_26,
      CO(3 downto 2) => \NLW_g0_b0__15_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g0_b0__15_i_22_n_2\,
      CO(0) => \g0_b0__15_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => gamescore0_n_96,
      DI(0) => gamescore0_n_97,
      O(3) => \NLW_g0_b0__15_i_22_O_UNCONNECTED\(3),
      O(2) => \g0_b0__15_i_22_n_5\,
      O(1) => \g0_b0__15_i_22_n_6\,
      O(0) => \g0_b0__15_i_22_n_7\,
      S(3) => '0',
      S(2) => \g0_b0__15_i_48_n_0\,
      S(1) => \g0_b0__15_i_49_n_0\,
      S(0) => \g0_b0__15_i_50_n_0\
    );
\g0_b0__15_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => \g0_b0__15_i_22_0\(3),
      O => \g0_b0__15_i_48_n_0\
    );
\g0_b0__15_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => \g0_b0__15_i_22_0\(2),
      O => \g0_b0__15_i_49_n_0\
    );
\g0_b0__15_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => \g0_b0__15_i_22_0\(1),
      O => \g0_b0__15_i_50_n_0\
    );
\g0_b0__15_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_83_n_0\,
      CO(3) => \g0_b0__15_i_69_n_0\,
      CO(2) => \g0_b0__15_i_69_n_1\,
      CO(1) => \g0_b0__15_i_69_n_2\,
      CO(0) => \g0_b0__15_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_84_n_0\,
      DI(2) => \g0_b0__15_i_85_n_0\,
      DI(1) => \g0_b0__15_i_86_n_0\,
      DI(0) => \g0_b0__15_i_87_n_0\,
      O(3 downto 1) => \^gamescore0_10\(2 downto 0),
      O(0) => \NLW_g0_b0__15_i_69_O_UNCONNECTED\(0),
      S(3) => \g0_b0__15_i_88_n_0\,
      S(2) => \g0_b0__15_i_89_n_0\,
      S(1) => \g0_b0__15_i_90_n_0\,
      S(0) => \g0_b0__15_i_91_n_0\
    );
\g0_b0__15_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_94_n_0\,
      CO(3) => \g0_b0__15_i_83_n_0\,
      CO(2) => \g0_b0__15_i_83_n_1\,
      CO(1) => \g0_b0__15_i_83_n_2\,
      CO(0) => \g0_b0__15_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_95_n_0\,
      DI(2) => \g0_b0__15_i_96_n_0\,
      DI(1) => \g0_b0__15_i_97_n_0\,
      DI(0) => \g0_b0__15_i_98_n_0\,
      O(3 downto 0) => \NLW_g0_b0__15_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_99_n_0\,
      S(2) => \g0_b0__15_i_100_n_0\,
      S(1) => \g0_b0__15_i_101_n_0\,
      S(0) => \g0_b0__15_i_102_n_0\
    );
\g0_b0__15_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_94,
      O => \g0_b0__15_i_84_n_0\
    );
\g0_b0__15_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_88,
      O => \g0_b0__15_i_85_n_0\
    );
\g0_b0__15_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_89,
      O => \g0_b0__15_i_86_n_0\
    );
\g0_b0__15_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_90,
      O => \g0_b0__15_i_87_n_0\
    );
\g0_b0__15_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_88,
      O => \g0_b0__15_i_88_n_0\
    );
\g0_b0__15_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_95,
      I3 => gamescore0_n_94,
      I4 => gamescore0_n_89,
      O => \g0_b0__15_i_89_n_0\
    );
\g0_b0__15_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_96,
      I3 => gamescore0_n_90,
      I4 => gamescore0_n_88,
      I5 => gamescore0_n_95,
      O => \g0_b0__15_i_90_n_0\
    );
\g0_b0__15_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_97,
      I3 => gamescore0_n_91,
      I4 => gamescore0_n_89,
      I5 => gamescore0_n_96,
      O => \g0_b0__15_i_91_n_0\
    );
\g0_b0__15_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_69_n_0\,
      CO(3) => \g0_b0__15_i_93_n_0\,
      CO(2) => \g0_b0__15_i_93_n_1\,
      CO(1) => \g0_b0__15_i_93_n_2\,
      CO(0) => \g0_b0__15_i_93_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_90,
      DI(2) => gamescore0_n_91,
      DI(1) => gamescore0_n_92,
      DI(0) => \g0_b0__15_i_106_n_0\,
      O(3 downto 0) => gamescore0_11(3 downto 0),
      S(3) => \g0_b0__15_i_107_n_0\,
      S(2) => \g0_b0__15_i_108_n_0\,
      S(1) => \g0_b0__15_i_109_n_0\,
      S(0) => \g0_b0__15_i_110_n_0\
    );
\g0_b0__15_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_111_n_0\,
      CO(3) => \g0_b0__15_i_94_n_0\,
      CO(2) => \g0_b0__15_i_94_n_1\,
      CO(1) => \g0_b0__15_i_94_n_2\,
      CO(0) => \g0_b0__15_i_94_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_112_n_0\,
      DI(2) => \g0_b0__15_i_113_n_0\,
      DI(1) => \g0_b0__15_i_114_n_0\,
      DI(0) => \g0_b0__15_i_115_n_0\,
      O(3 downto 0) => \NLW_g0_b0__15_i_94_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__15_i_116_n_0\,
      S(2) => \g0_b0__15_i_117_n_0\,
      S(1) => \g0_b0__15_i_118_n_0\,
      S(0) => \g0_b0__15_i_119_n_0\
    );
\g0_b0__15_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_93,
      O => \g0_b0__15_i_95_n_0\
    );
\g0_b0__15_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_94,
      O => \g0_b0__15_i_96_n_0\
    );
\g0_b0__15_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_95,
      O => \g0_b0__15_i_97_n_0\
    );
\g0_b0__15_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_94,
      O => \g0_b0__15_i_98_n_0\
    );
\g0_b0__15_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_98,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_90,
      I5 => gamescore0_n_97,
      O => \g0_b0__15_i_99_n_0\
    );
\g0_b0__5_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^gamescore0_3\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_1\(1),
      O => \g0_b0__5_i_102_n_0\
    );
\g0_b0__5_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o\(3),
      I1 => \^gamescore0_0\(0),
      O => \g0_b0__5_i_107_n_0\
    );
\g0_b0__5_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_88,
      O => \g0_b0__5_i_112_n_0\
    );
\g0_b0__5_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      O => \g0_b0__5_i_113_n_0\
    );
\g0_b0__5_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_91,
      O => \g0_b0__5_i_114_n_0\
    );
\g0_b0__5_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_88,
      O => \g0_b0__5_i_115_n_0\
    );
\g0_b0__5_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_89,
      O => \g0_b0__5_i_116_n_0\
    );
\g0_b0__5_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_88,
      I3 => gamescore0_n_90,
      O => \g0_b0__5_i_117_n_0\
    );
\g0_b0__5_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_88,
      I3 => gamescore0_n_91,
      I4 => gamescore0_n_89,
      O => \g0_b0__5_i_118_n_0\
    );
\g0_b0__5_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_91_n_0\,
      CO(3 downto 2) => \NLW_g0_b0__5_i_119_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g0_b0__5_i_119_n_2\,
      CO(0) => \g0_b0__5_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^o\(2 downto 1),
      O(3) => \NLW_g0_b0__5_i_119_O_UNCONNECTED\(3),
      O(2) => \g0_b0__5_i_119_n_5\,
      O(1 downto 0) => \^g0_b0__5_i_131\(1 downto 0),
      S(3) => '0',
      S(2) => \g0_b0__5_i_129_n_0\,
      S(1) => \g0_b0__5_i_130_n_0\,
      S(0) => \g0_b0__5_i_96\(0)
    );
\g0_b0__5_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_34_n_0\,
      CO(3) => \g0_b0__5_i_12_n_0\,
      CO(2) => \g0_b0__5_i_12_n_1\,
      CO(1) => \g0_b0__5_i_12_n_2\,
      CO(0) => \g0_b0__5_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_35_n_0\,
      DI(2) => \g0_b0__5_i_36_n_0\,
      DI(1) => \g0_b0__5_i_37_n_0\,
      DI(0) => \g0_b0__5_i_38_n_0\,
      O(3 downto 0) => \NLW_g0_b0__5_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__5_i_39_n_0\,
      S(2) => \g0_b0__5_i_40_n_0\,
      S(1) => \g0_b0__5_i_41_n_0\,
      S(0) => \g0_b0__5_i_42_n_0\
    );
\g0_b0__5_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_132_n_0\,
      CO(3) => \g0_b0__5_i_120_n_0\,
      CO(2) => \g0_b0__5_i_120_n_1\,
      CO(1) => \g0_b0__5_i_120_n_2\,
      CO(0) => \g0_b0__5_i_120_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_133_n_0\,
      DI(2) => \g0_b0__5_i_134_n_0\,
      DI(1) => \g0_b0__5_i_135_n_0\,
      DI(0) => \g0_b0__5_i_136_n_0\,
      O(3 downto 0) => \NLW_g0_b0__5_i_120_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__5_i_137_n_0\,
      S(2) => \g0_b0__5_i_138_n_0\,
      S(1) => \g0_b0__5_i_139_n_0\,
      S(0) => \g0_b0__5_i_140_n_0\
    );
\g0_b0__5_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_91,
      O => \g0_b0__5_i_121_n_0\
    );
\g0_b0__5_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_92,
      O => \g0_b0__5_i_122_n_0\
    );
\g0_b0__5_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_95,
      O => \g0_b0__5_i_123_n_0\
    );
\g0_b0__5_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_92,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_94,
      O => \g0_b0__5_i_124_n_0\
    );
\g0_b0__5_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_90,
      I5 => gamescore0_n_88,
      O => \g0_b0__5_i_125_n_0\
    );
\g0_b0__5_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_92,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_94,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_89,
      O => \g0_b0__5_i_126_n_0\
    );
\g0_b0__5_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_91,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_90,
      O => \g0_b0__5_i_127_n_0\
    );
\g0_b0__5_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_92,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_95,
      O => \g0_b0__5_i_128_n_0\
    );
\g0_b0__5_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(3),
      O => \g0_b0__5_i_129_n_0\
    );
\g0_b0__5_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \g0_b0__5_i_6_n_5\,
      I1 => \^gamescore0_6\(0),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_7\(0),
      O => \g0_b0__5_i_13_n_0\
    );
\g0_b0__5_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(2),
      O => \g0_b0__5_i_130_n_0\
    );
\g0_b0__5_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_141_n_0\,
      CO(3) => \g0_b0__5_i_132_n_0\,
      CO(2) => \g0_b0__5_i_132_n_1\,
      CO(1) => \g0_b0__5_i_132_n_2\,
      CO(0) => \g0_b0__5_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_142_n_0\,
      DI(2) => \g0_b0__5_i_143_n_0\,
      DI(1) => \g0_b0__5_i_144_n_0\,
      DI(0) => \g0_b0__5_i_145_n_0\,
      O(3 downto 0) => \NLW_g0_b0__5_i_132_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__5_i_146_n_0\,
      S(2) => \g0_b0__5_i_147_n_0\,
      S(1) => \g0_b0__5_i_148_n_0\,
      S(0) => \g0_b0__5_i_149_n_0\
    );
\g0_b0__5_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_95,
      O => \g0_b0__5_i_133_n_0\
    );
\g0_b0__5_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_94,
      I2 => gamescore0_n_96,
      O => \g0_b0__5_i_134_n_0\
    );
\g0_b0__5_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_95,
      I2 => gamescore0_n_97,
      O => \g0_b0__5_i_135_n_0\
    );
\g0_b0__5_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_98,
      O => \g0_b0__5_i_136_n_0\
    );
\g0_b0__5_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_96,
      O => \g0_b0__5_i_137_n_0\
    );
\g0_b0__5_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_94,
      I2 => gamescore0_n_98,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_95,
      I5 => gamescore0_n_97,
      O => \g0_b0__5_i_138_n_0\
    );
\g0_b0__5_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => gamescore0_n_95,
      I2 => gamescore0_n_99,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_94,
      O => \g0_b0__5_i_139_n_0\
    );
\g0_b0__5_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \g0_b0__5_i_6_n_6\,
      I1 => \^gamescore0_4\(3),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_5\(3),
      O => \g0_b0__5_i_14_n_0\
    );
\g0_b0__5_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_96,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_97,
      I5 => gamescore0_n_95,
      O => \g0_b0__5_i_140_n_0\
    );
\g0_b0__5_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_141_n_0\,
      CO(2) => \g0_b0__5_i_141_n_1\,
      CO(1) => \g0_b0__5_i_141_n_2\,
      CO(0) => \g0_b0__5_i_141_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_150_n_0\,
      DI(2) => \g0_b0__5_i_151_n_0\,
      DI(1) => \g0_b0__5_i_152_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b0__5_i_141_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__5_i_153_n_0\,
      S(2) => \g0_b0__5_i_154_n_0\,
      S(1) => \g0_b0__5_i_155_n_0\,
      S(0) => \g0_b0__5_i_156_n_0\
    );
\g0_b0__5_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_99,
      O => \g0_b0__5_i_142_n_0\
    );
\g0_b0__5_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_98,
      I2 => gamescore0_n_100,
      O => \g0_b0__5_i_143_n_0\
    );
\g0_b0__5_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_99,
      I2 => gamescore0_n_101,
      O => \g0_b0__5_i_144_n_0\
    );
\g0_b0__5_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_104,
      I2 => gamescore0_n_102,
      O => \g0_b0__5_i_145_n_0\
    );
\g0_b0__5_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_97,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_100,
      O => \g0_b0__5_i_146_n_0\
    );
\g0_b0__5_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_98,
      I2 => gamescore0_n_102,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_97,
      I5 => gamescore0_n_101,
      O => \g0_b0__5_i_147_n_0\
    );
\g0_b0__5_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_99,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_98,
      I4 => gamescore0_n_100,
      I5 => gamescore0_n_102,
      O => \g0_b0__5_i_148_n_0\
    );
\g0_b0__5_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_104,
      I2 => gamescore0_n_100,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_101,
      I5 => gamescore0_n_103,
      O => \g0_b0__5_i_149_n_0\
    );
\g0_b0__5_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \g0_b0__5_i_6_n_7\,
      I1 => \^gamescore0_4\(2),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_5\(2),
      O => \g0_b0__5_i_15_n_0\
    );
\g0_b0__5_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_103,
      O => \g0_b0__5_i_150_n_0\
    );
\g0_b0__5_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_101,
      O => \g0_b0__5_i_151_n_0\
    );
\g0_b0__5_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      O => \g0_b0__5_i_152_n_0\
    );
\g0_b0__5_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_101,
      I3 => gamescore0_n_100,
      I4 => gamescore0_n_102,
      I5 => gamescore0_n_104,
      O => \g0_b0__5_i_153_n_0\
    );
\g0_b0__5_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_102,
      I4 => gamescore0_n_104,
      O => \g0_b0__5_i_154_n_0\
    );
\g0_b0__5_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_103,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_102,
      O => \g0_b0__5_i_155_n_0\
    );
\g0_b0__5_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      O => \g0_b0__5_i_156_n_0\
    );
\g0_b0__5_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^gamescore0_7\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_6\(0),
      I3 => \g0_b0__5_i_6_n_5\,
      I4 => \g0_b0__5_i_6_n_4\,
      I5 => eleven_n_2,
      O => \g0_b0__5_i_16_n_0\
    );
\g0_b0__5_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^gamescore0_5\(3),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_4\(3),
      I3 => \g0_b0__5_i_6_n_6\,
      I4 => \g0_b0__5_i_6_n_5\,
      I5 => eleven_n_4,
      O => \g0_b0__5_i_17_n_0\
    );
\g0_b0__5_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B4B44B4B4B"
    )
        port map (
      I0 => eleven_n_3,
      I1 => \g0_b0__5_i_6_n_7\,
      I2 => \g0_b0__5_i_6_n_6\,
      I3 => \^gamescore0_5\(3),
      I4 => \^gamescore0_2\(0),
      I5 => \^gamescore0_4\(3),
      O => \g0_b0__5_i_18_n_0\
    );
\g0_b0__5_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_43_n_0\,
      CO(3) => \g0_b0__5_i_19_n_0\,
      CO(2) => \g0_b0__5_i_19_n_1\,
      CO(1) => \g0_b0__5_i_19_n_2\,
      CO(0) => \g0_b0__5_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_44_n_0\,
      DI(2) => '0',
      DI(1) => \g0_b0__5_i_45_n_6\,
      DI(0) => '0',
      O(3) => \g0_b0__5_i_19_n_4\,
      O(2) => \g0_b0__5_i_19_n_5\,
      O(1) => \g0_b0__5_i_19_n_6\,
      O(0) => \g0_b0__5_i_19_n_7\,
      S(3 downto 2) => \g0_b0__5_i_63_0\(1 downto 0),
      S(1) => \g0_b0__5_i_48_n_0\,
      S(0) => \g0_b0__5_i_49_n_0\
    );
\g0_b0__5_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^gamescore0_6\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(1),
      I3 => \^g0_b0__5_i_85_1\(1),
      O => \g0_b0__5_i_20_n_0\
    );
\g0_b0__5_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^gamescore0_6\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(1),
      I3 => \^g0_b0__5_i_85_1\(0),
      O => \g0_b0__5_i_21_n_0\
    );
\g0_b0__5_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^gamescore0_6\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(1),
      I3 => \^g0_b0__5_i_82_0\(1),
      O => \g0_b0__5_i_22_n_0\
    );
\g0_b0__5_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^gamescore0_6\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(1),
      I3 => \^g0_b0__5_i_85_0\(0),
      O => \g0_b0__5_i_23_n_0\
    );
\g0_b0__5_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => \g0_b0__5_i_56_n_6\,
      O => \g0_b0__5_i_28_n_0\
    );
\g0_b0__5_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_92,
      I1 => \g0_b0__5_i_56_n_7\,
      O => \g0_b0__5_i_29_n_0\
    );
\g0_b0__5_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => \g0_b0__5_i_7_0\(3),
      O => \g0_b0__5_i_30_n_0\
    );
\g0_b0__5_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_34_n_0\,
      CO(2) => \g0_b0__5_i_34_n_1\,
      CO(1) => \g0_b0__5_i_34_n_2\,
      CO(0) => \g0_b0__5_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_60_n_0\,
      DI(2) => \g0_b0__5_i_61_n_0\,
      DI(1) => \g0_b0__5_i_62_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b0__5_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b0__5_i_63_n_0\,
      S(2) => \g0_b0__5_i_64_n_0\,
      S(1 downto 0) => \g0_b0__5_i_12_0\(1 downto 0)
    );
\g0_b0__5_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \g0_b0__5_i_19_n_4\,
      I1 => \^gamescore0_4\(1),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_5\(1),
      O => \g0_b0__5_i_35_n_0\
    );
\g0_b0__5_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \g0_b0__5_i_19_n_5\,
      I1 => \^gamescore0_4\(0),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_5\(0),
      O => \g0_b0__5_i_36_n_0\
    );
\g0_b0__5_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^gamescore0_1\(2),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_3\(2),
      I3 => \g0_b0__5_i_19_n_6\,
      O => \g0_b0__5_i_37_n_0\
    );
\g0_b0__5_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => eleven_n_17,
      I1 => \^gamescore0_2\(0),
      I2 => eleven_n_23,
      I3 => \g0_b0__5_i_19_n_7\,
      O => \g0_b0__5_i_38_n_0\
    );
\g0_b0__5_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FF47FF4700B8"
    )
        port map (
      I0 => \^gamescore0_5\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_4\(1),
      I3 => \g0_b0__5_i_19_n_4\,
      I4 => \g0_b0__5_i_6_n_7\,
      I5 => eleven_n_3,
      O => \g0_b0__5_i_39_n_0\
    );
\g0_b0__5_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^gamescore0_5\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_4\(0),
      I3 => \g0_b0__5_i_19_n_5\,
      I4 => \g0_b0__5_i_19_n_4\,
      I5 => \g0_b0__5_i_67_n_0\,
      O => \g0_b0__5_i_40_n_0\
    );
\g0_b0__5_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => \g0_b0__5_i_19_n_6\,
      I1 => \^gamescore0_3\(2),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_1\(2),
      I4 => \g0_b0__5_i_19_n_5\,
      I5 => \g0_b0__5_i_68_n_0\,
      O => \g0_b0__5_i_41_n_0\
    );
\g0_b0__5_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => \g0_b0__5_i_19_n_7\,
      I1 => eleven_n_23,
      I2 => \^gamescore0_2\(0),
      I3 => eleven_n_17,
      I4 => \g0_b0__5_i_19_n_6\,
      I5 => \g0_b0__5_i_69_n_0\,
      O => \g0_b0__5_i_42_n_0\
    );
\g0_b0__5_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_43_n_0\,
      CO(2) => \g0_b0__5_i_43_n_1\,
      CO(1) => \g0_b0__5_i_43_n_2\,
      CO(0) => \g0_b0__5_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_70_n_0\,
      DI(2 downto 1) => \g0_b0__5_i_66\(1 downto 0),
      DI(0) => '0',
      O(3) => \g0_b0__5_i_43_n_4\,
      O(2 downto 1) => \^g0_b0__5_i_75\(1 downto 0),
      O(0) => \NLW_g0_b0__5_i_43_O_UNCONNECTED\(0),
      S(3 downto 1) => \g0_b0__5_i_66_0\(2 downto 0),
      S(0) => '0'
    );
\g0_b0__5_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^gamescore0_6\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(1),
      I3 => \^g0_b0__5_i_82_0\(0),
      O => \g0_b0__5_i_44_n_0\
    );
\g0_b0__5_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_45_n_0\,
      CO(2) => \g0_b0__5_i_45_n_1\,
      CO(1) => \g0_b0__5_i_45_n_2\,
      CO(0) => \g0_b0__5_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_76_n_0\,
      DI(2) => \g0_b0__5_i_76_n_0\,
      DI(1) => \g0_b0__5_i_77_n_0\,
      DI(0) => \g0_b0__5_i_78_n_0\,
      O(3 downto 2) => \^g0_b0__5_i_82_0\(1 downto 0),
      O(1) => \g0_b0__5_i_45_n_6\,
      O(0) => \NLW_g0_b0__5_i_45_O_UNCONNECTED\(0),
      S(3) => \g0_b0__5_i_79_n_0\,
      S(2) => \g0_b0__5_i_80_n_0\,
      S(1) => \g0_b0__5_i_81_n_0\,
      S(0) => \g0_b0__5_i_82_n_0\
    );
\g0_b0__5_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BFFB400"
    )
        port map (
      I0 => eleven_n_4,
      I1 => eleven_n_3,
      I2 => eleven_n_1,
      I3 => eleven_n_2,
      I4 => \g0_b0__5_i_45_n_6\,
      O => \g0_b0__5_i_48_n_0\
    );
\g0_b0__5_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666669696966696"
    )
        port map (
      I0 => eleven_n_2,
      I1 => eleven_n_1,
      I2 => eleven_n_3,
      I3 => \^gamescore0_6\(0),
      I4 => \^gamescore0_2\(0),
      I5 => \^gamescore0_7\(0),
      O => \g0_b0__5_i_49_n_0\
    );
\g0_b0__5_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_12_n_0\,
      CO(3) => \NLW_g0_b0__5_i_5_CO_UNCONNECTED\(3),
      CO(2) => \g0_b0__5_i_5_n_1\,
      CO(1) => \g0_b0__5_i_5_n_2\,
      CO(0) => \g0_b0__5_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g0_b0__5_i_13_n_0\,
      DI(1) => \g0_b0__5_i_14_n_0\,
      DI(0) => \g0_b0__5_i_15_n_0\,
      O(3 downto 0) => \NLW_g0_b0__5_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \g0_b0__5_i_16_n_0\,
      S(1) => \g0_b0__5_i_17_n_0\,
      S(0) => \g0_b0__5_i_18_n_0\
    );
\g0_b0__5_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_45_n_0\,
      CO(3) => \NLW_g0_b0__5_i_50_CO_UNCONNECTED\(3),
      CO(2) => \^g0_b0__5_i_85_0\(0),
      CO(1) => \NLW_g0_b0__5_i_50_CO_UNCONNECTED\(1),
      CO(0) => \g0_b0__5_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \g0_b0__5_i_26\(0),
      DI(0) => \g0_b0__5_i_76_n_0\,
      O(3 downto 2) => \NLW_g0_b0__5_i_50_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^g0_b0__5_i_85_1\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \g0_b0__5_i_26_0\(0),
      S(0) => \g0_b0__5_i_85_n_0\
    );
\g0_b0__5_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_29_0\(0),
      CO(3 downto 1) => \NLW_g0_b0__5_i_56_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g0_b0__5_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o\(2),
      O(3 downto 2) => \NLW_g0_b0__5_i_56_O_UNCONNECTED\(3 downto 2),
      O(1) => \g0_b0__5_i_56_n_6\,
      O(0) => \g0_b0__5_i_56_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \g0_b0__5_i_93_n_0\,
      S(0) => \g0_b0__5_i_29_1\(0)
    );
\g0_b0__5_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_19_n_0\,
      CO(3) => \NLW_g0_b0__5_i_6_CO_UNCONNECTED\(3),
      CO(2) => \g0_b0__5_i_6_n_1\,
      CO(1) => \g0_b0__5_i_6_n_2\,
      CO(0) => \g0_b0__5_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g0_b0__5_i_20_n_0\,
      DI(1) => \g0_b0__5_i_21_n_0\,
      DI(0) => \g0_b0__5_i_22_n_0\,
      O(3) => \g0_b0__5_i_6_n_4\,
      O(2) => \g0_b0__5_i_6_n_5\,
      O(1) => \g0_b0__5_i_6_n_6\,
      O(0) => \g0_b0__5_i_6_n_7\,
      S(3) => \g0_b0__5_i_23_n_0\,
      S(2 downto 0) => \g0_b0__5_i_39_0\(2 downto 0)
    );
\g0_b0__5_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^gamescore0_1\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_3\(1),
      I3 => \g0_b0__5_i_43_n_4\,
      O => \g0_b0__5_i_60_n_0\
    );
\g0_b0__5_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^g0_b0__5_i_75\(1),
      I1 => \^gamescore0_1\(0),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_3\(0),
      O => \g0_b0__5_i_61_n_0\
    );
\g0_b0__5_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^g0_b0__5_i_75\(0),
      I1 => \^gamescore0_8\(0),
      O => \g0_b0__5_i_62_n_0\
    );
\g0_b0__5_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11EE1E1E11E1E1E"
    )
        port map (
      I0 => \g0_b0__5_i_43_n_4\,
      I1 => \g0_b0__5_i_102_n_0\,
      I2 => \g0_b0__5_i_19_n_7\,
      I3 => eleven_n_23,
      I4 => \^gamescore0_2\(0),
      I5 => eleven_n_17,
      O => \g0_b0__5_i_63_n_0\
    );
\g0_b0__5_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^gamescore0_3\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_1\(0),
      I3 => \^g0_b0__5_i_75\(1),
      I4 => \g0_b0__5_i_43_n_4\,
      I5 => \g0_b0__5_i_102_n_0\,
      O => \g0_b0__5_i_64_n_0\
    );
\g0_b0__5_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_5\(1),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_4\(1),
      O => \g0_b0__5_i_67_n_0\
    );
\g0_b0__5_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_5\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_4\(0),
      O => \g0_b0__5_i_68_n_0\
    );
\g0_b0__5_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^gamescore0_3\(2),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_1\(2),
      O => \g0_b0__5_i_69_n_0\
    );
\g0_b0__5_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => eleven_n_21,
      CO(3 downto 2) => \NLW_g0_b0__5_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g0_b0__5_i_7_n_2\,
      CO(0) => \g0_b0__5_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => gamescore0_n_92,
      DI(0) => gamescore0_n_93,
      O(3) => \NLW_g0_b0__5_i_7_O_UNCONNECTED\(3),
      O(2) => \g0_b0__5_i_7_n_5\,
      O(1 downto 0) => \^gamescore0_6\(1 downto 0),
      S(3) => '0',
      S(2) => \g0_b0__5_i_28_n_0\,
      S(1) => \g0_b0__5_i_29_n_0\,
      S(0) => \g0_b0__5_i_30_n_0\
    );
\g0_b0__5_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^gamescore0_6\(0),
      I1 => \^gamescore0_7\(0),
      I2 => \^gamescore0_4\(2),
      I3 => \^gamescore0_2\(0),
      I4 => \^gamescore0_5\(2),
      O => \g0_b0__5_i_70_n_0\
    );
\g0_b0__5_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FAFAFCC0A0A0"
    )
        port map (
      I0 => \^gamescore0_6\(0),
      I1 => \^gamescore0_7\(0),
      I2 => eleven_n_3,
      I3 => \^gamescore0_5\(3),
      I4 => \^gamescore0_2\(0),
      I5 => \^gamescore0_4\(3),
      O => \g0_b0__5_i_76_n_0\
    );
\g0_b0__5_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^gamescore0_4\(2),
      I1 => \^gamescore0_5\(2),
      I2 => \^gamescore0_4\(3),
      I3 => \^gamescore0_2\(0),
      I4 => \^gamescore0_5\(3),
      O => \g0_b0__5_i_77_n_0\
    );
\g0_b0__5_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^gamescore0_4\(3),
      I1 => \^gamescore0_5\(3),
      I2 => \^gamescore0_4\(2),
      I3 => \^gamescore0_2\(0),
      I4 => \^gamescore0_5\(2),
      O => \g0_b0__5_i_78_n_0\
    );
\g0_b0__5_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FE5EF7F7AEFEA"
    )
        port map (
      I0 => eleven_n_3,
      I1 => \^gamescore0_5\(3),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_4\(3),
      I4 => \^gamescore0_7\(0),
      I5 => \^gamescore0_6\(0),
      O => \g0_b0__5_i_79_n_0\
    );
\g0_b0__5_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FE5EF7F7AEFEA"
    )
        port map (
      I0 => eleven_n_3,
      I1 => \^gamescore0_5\(3),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_4\(3),
      I4 => \^gamescore0_7\(0),
      I5 => \^gamescore0_6\(0),
      O => \g0_b0__5_i_80_n_0\
    );
\g0_b0__5_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015E0E51F1AEFEA"
    )
        port map (
      I0 => eleven_n_3,
      I1 => \^gamescore0_5\(3),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_4\(3),
      I4 => \^gamescore0_7\(0),
      I5 => \^gamescore0_6\(0),
      O => \g0_b0__5_i_81_n_0\
    );
\g0_b0__5_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50CFCFAF503030"
    )
        port map (
      I0 => \^gamescore0_7\(0),
      I1 => \^gamescore0_6\(0),
      I2 => eleven_n_3,
      I3 => \^gamescore0_5\(3),
      I4 => \^gamescore0_2\(0),
      I5 => \^gamescore0_4\(3),
      O => \g0_b0__5_i_82_n_0\
    );
\g0_b0__5_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD54F45D5D04540"
    )
        port map (
      I0 => eleven_n_3,
      I1 => \^gamescore0_5\(3),
      I2 => \^gamescore0_2\(0),
      I3 => \^gamescore0_4\(3),
      I4 => \^gamescore0_7\(0),
      I5 => \^gamescore0_6\(0),
      O => \g0_b0__5_i_85_n_0\
    );
\g0_b0__5_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_91_n_0\,
      CO(2) => \g0_b0__5_i_91_n_1\,
      CO(1) => \g0_b0__5_i_91_n_2\,
      CO(0) => \g0_b0__5_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \^o\(0),
      DI(2) => \^gamescore0_0\(0),
      DI(1) => \g0_b0__5_i_107_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \g0_b0__5_i_111\(2 downto 0),
      O(0) => \g0_b0__5_i_91_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\g0_b0__5_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_95_n_0\,
      CO(3) => \NLW_g0_b0__5_i_92_CO_UNCONNECTED\(3),
      CO(2) => \g0_b0__5_i_92_n_1\,
      CO(1) => \g0_b0__5_i_92_n_2\,
      CO(0) => \g0_b0__5_i_92_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g0_b0__5_i_112_n_0\,
      DI(1) => \g0_b0__5_i_113_n_0\,
      DI(0) => \g0_b0__5_i_114_n_0\,
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \g0_b0__5_i_115_n_0\,
      S(2) => \g0_b0__5_i_116_n_0\,
      S(1) => \g0_b0__5_i_117_n_0\,
      S(0) => \g0_b0__5_i_118_n_0\
    );
\g0_b0__5_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^gamescore0_0\(0),
      I1 => \^g0_b0__5_i_131\(1),
      I2 => \g0_b0__5_i_119_n_5\,
      I3 => \^o\(3),
      I4 => \^o\(0),
      O => \g0_b0__5_i_93_n_0\
    );
\g0_b0__5_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__5_i_120_n_0\,
      CO(3) => \g0_b0__5_i_95_n_0\,
      CO(2) => \g0_b0__5_i_95_n_1\,
      CO(1) => \g0_b0__5_i_95_n_2\,
      CO(0) => \g0_b0__5_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_121_n_0\,
      DI(2) => \g0_b0__5_i_122_n_0\,
      DI(1) => \g0_b0__5_i_123_n_0\,
      DI(0) => \g0_b0__5_i_124_n_0\,
      O(3) => \^gamescore0_0\(0),
      O(2 downto 0) => \NLW_g0_b0__5_i_95_O_UNCONNECTED\(2 downto 0),
      S(3) => \g0_b0__5_i_125_n_0\,
      S(2) => \g0_b0__5_i_126_n_0\,
      S(1) => \g0_b0__5_i_127_n_0\,
      S(0) => \g0_b0__5_i_128_n_0\
    );
\g0_b1__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => eleven_n_23,
      I1 => \^gamescore0_2\(0),
      I2 => eleven_n_17,
      O => \g0_b1__1_i_16_n_0\
    );
\g0_b1__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gamescore0_3\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_1\(0),
      O => \g0_b1__1_i_18_n_0\
    );
\g0_b1__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b1__1_i_3_n_0\,
      CO(3 downto 2) => \NLW_g0_b1__1_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g0_b1__1_i_2_n_2\,
      CO(0) => \g0_b1__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_g0_b1__1_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \g0_b1__1\(0),
      S(0) => \g0_b1__1_i_5_n_0\
    );
\g0_b1__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b1__1_i_6_n_0\,
      CO(3) => \g0_b1__1_i_3_n_0\,
      CO(2) => \g0_b1__1_i_3_n_1\,
      CO(1) => \g0_b1__1_i_3_n_2\,
      CO(0) => \g0_b1__1_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b1__1_i_7_n_0\,
      DI(2 downto 1) => \g0_b1__1_i_2_0\(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b1__1_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \g0_b1__1_i_2_1\(3 downto 0)
    );
\g0_b1__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^gamescore0_6\(0),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_7\(0),
      O => \g0_b1__1_i_5_n_0\
    );
\g0_b1__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b1__1_i_6_n_0\,
      CO(2) => \g0_b1__1_i_6_n_1\,
      CO(1) => \g0_b1__1_i_6_n_2\,
      CO(0) => \g0_b1__1_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b1__1_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b1__1_i_3_0\(1),
      S(2) => \g0_b1__1_i_16_n_0\,
      S(1) => \g0_b1__1_i_3_0\(0),
      S(0) => \g0_b1__1_i_18_n_0\
    );
\g0_b1__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^gamescore0_4\(2),
      I1 => \^gamescore0_2\(0),
      I2 => \^gamescore0_5\(2),
      O => \g0_b1__1_i_7_n_0\
    );
\g0_b1__61_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b1__61_i_2_n_0\,
      CO(3 downto 1) => \NLW_g0_b1__61_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g0_b1__61_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \g0_b1__61_i_3_n_0\,
      O(3 downto 0) => \NLW_g0_b1__61_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \g0_b1__61_i_4_n_0\
    );
\g0_b1__61_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_92,
      O => \g0_b1__61_i_10_n_0\
    );
\g0_b1__61_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b1__61_i_11_n_0\,
      CO(2) => \g0_b1__61_i_11_n_1\,
      CO(1) => \g0_b1__61_i_11_n_2\,
      CO(0) => \g0_b1__61_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b1__61_i_18_n_0\,
      DI(2) => '0',
      DI(1) => \g0_b1__61_i_19_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b1__61_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b1__61_i_20_n_0\,
      S(2) => \g0_b1__61_i_21_n_0\,
      S(1) => \g0_b1__61_i_22_n_0\,
      S(0) => \g0_b1__61_i_23_n_0\
    );
\g0_b1__61_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_95,
      O => \g0_b1__61_i_12_n_0\
    );
\g0_b1__61_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_96,
      O => \g0_b1__61_i_13_n_0\
    );
\g0_b1__61_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_93,
      O => \g0_b1__61_i_14_n_0\
    );
\g0_b1__61_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_94,
      O => \g0_b1__61_i_15_n_0\
    );
\g0_b1__61_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_95,
      O => \g0_b1__61_i_16_n_0\
    );
\g0_b1__61_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_88,
      O => \g0_b1__61_i_17_n_0\
    );
\g0_b1__61_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_98,
      O => \g0_b1__61_i_18_n_0\
    );
\g0_b1__61_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_100,
      O => \g0_b1__61_i_19_n_0\
    );
\g0_b1__61_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b1__61_i_5_n_0\,
      CO(3) => \g0_b1__61_i_2_n_0\,
      CO(2) => \g0_b1__61_i_2_n_1\,
      CO(1) => \g0_b1__61_i_2_n_2\,
      CO(0) => \g0_b1__61_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b1__61_i_6_n_0\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_g0_b1__61_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b1__61_i_7_n_0\,
      S(2) => \g0_b1__61_i_8_n_0\,
      S(1) => \g0_b1__61_i_9_n_0\,
      S(0) => \g0_b1__61_i_10_n_0\
    );
\g0_b1__61_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_97,
      O => \g0_b1__61_i_20_n_0\
    );
\g0_b1__61_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_88,
      O => \g0_b1__61_i_21_n_0\
    );
\g0_b1__61_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_99,
      O => \g0_b1__61_i_22_n_0\
    );
\g0_b1__61_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_88,
      O => \g0_b1__61_i_23_n_0\
    );
\g0_b1__61_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_89,
      O => \g0_b1__61_i_3_n_0\
    );
\g0_b1__61_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_88,
      O => \g0_b1__61_i_4_n_0\
    );
\g0_b1__61_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b1__61_i_11_n_0\,
      CO(3) => \g0_b1__61_i_5_n_0\,
      CO(2) => \g0_b1__61_i_5_n_1\,
      CO(1) => \g0_b1__61_i_5_n_2\,
      CO(0) => \g0_b1__61_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g0_b1__61_i_12_n_0\,
      DI(1) => \g0_b1__61_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_g0_b1__61_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \g0_b1__61_i_14_n_0\,
      S(2) => \g0_b1__61_i_15_n_0\,
      S(1) => \g0_b1__61_i_16_n_0\,
      S(0) => \g0_b1__61_i_17_n_0\
    );
\g0_b1__61_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_90,
      O => \g0_b1__61_i_6_n_0\
    );
\g0_b1__61_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_88,
      O => \g0_b1__61_i_7_n_0\
    );
\g0_b1__61_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_88,
      O => \g0_b1__61_i_8_n_0\
    );
\g0_b1__61_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_91,
      O => \g0_b1__61_i_9_n_0\
    );
\g1_b2__23_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => \g1_b2__23_i_4_0\(1),
      O => \g1_b2__23_i_10_n_0\
    );
\g1_b2__23_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_96,
      O => \g1_b2__23_i_103_n_0\
    );
\g1_b2__23_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_94,
      I2 => gamescore0_n_98,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_95,
      I5 => gamescore0_n_97,
      O => \g1_b2__23_i_104_n_0\
    );
\g1_b2__23_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => gamescore0_n_95,
      I2 => gamescore0_n_99,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_94,
      O => \g1_b2__23_i_105_n_0\
    );
\g1_b2__23_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_96,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_97,
      I5 => gamescore0_n_95,
      O => \g1_b2__23_i_106_n_0\
    );
\g1_b2__23_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_97,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_100,
      O => \g1_b2__23_i_107_n_0\
    );
\g1_b2__23_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_98,
      I2 => gamescore0_n_102,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_97,
      I5 => gamescore0_n_101,
      O => \g1_b2__23_i_108_n_0\
    );
\g1_b2__23_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_99,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_98,
      I4 => gamescore0_n_100,
      I5 => gamescore0_n_102,
      O => \g1_b2__23_i_109_n_0\
    );
\g1_b2__23_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => \g1_b2__23_i_4_0\(0),
      O => \g1_b2__23_i_11_n_0\
    );
\g1_b2__23_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_104,
      I2 => gamescore0_n_100,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_101,
      I5 => gamescore0_n_103,
      O => \g1_b2__23_i_110_n_0\
    );
\g1_b2__23_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g1_b2__23_i_111_n_0\,
      CO(2) => \g1_b2__23_i_111_n_1\,
      CO(1) => \g1_b2__23_i_111_n_2\,
      CO(0) => \g1_b2__23_i_111_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_104,
      DI(2) => gamescore0_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 1) => gamescore0_15(2 downto 0),
      O(0) => \NLW_g1_b2__23_i_111_O_UNCONNECTED\(0),
      S(3) => \g1_b2__23_i_125_n_0\,
      S(2) => \g1_b2__23_i_126_n_0\,
      S(1) => \g1_b2__23_i_127_n_0\,
      S(0) => gamescore0_n_105
    );
\g1_b2__23_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_99,
      O => \g1_b2__23_i_112_n_0\
    );
\g1_b2__23_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_99,
      O => \g1_b2__23_i_113_n_0\
    );
\g1_b2__23_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_98,
      I4 => gamescore0_n_100,
      I5 => gamescore0_n_103,
      O => \g1_b2__23_i_114_n_0\
    );
\g1_b2__23_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_101,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_100,
      I4 => gamescore0_n_105,
      O => \g1_b2__23_i_115_n_0\
    );
\g1_b2__23_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_102,
      O => \g1_b2__23_i_116_n_0\
    );
\g1_b2__23_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_101,
      O => \g1_b2__23_i_117_n_0\
    );
\g1_b2__23_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_101,
      O => \g1_b2__23_i_118_n_0\
    );
\g1_b2__23_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      O => \g1_b2__23_i_119_n_0\
    );
\g1_b2__23_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => \^gamescore0_18\(0),
      O => \g1_b2__23_i_12_n_0\
    );
\g1_b2__23_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_101,
      I3 => gamescore0_n_100,
      I4 => gamescore0_n_102,
      I5 => gamescore0_n_104,
      O => \g1_b2__23_i_120_n_0\
    );
\g1_b2__23_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_105,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_102,
      I4 => gamescore0_n_104,
      O => \g1_b2__23_i_121_n_0\
    );
\g1_b2__23_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_103,
      I2 => gamescore0_n_104,
      I3 => gamescore0_n_102,
      O => \g1_b2__23_i_122_n_0\
    );
\g1_b2__23_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_105,
      O => \g1_b2__23_i_123_n_0\
    );
\g1_b2__23_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g1_b2__23_i_124_n_0\,
      CO(2) => \g1_b2__23_i_124_n_1\,
      CO(1) => \g1_b2__23_i_124_n_2\,
      CO(0) => \g1_b2__23_i_124_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_104,
      DI(2) => gamescore0_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \NLW_g1_b2__23_i_124_O_UNCONNECTED\(3 downto 1),
      O(0) => gamescore0_9(0),
      S(3) => \g1_b2__23_i_128_n_0\,
      S(2) => \g1_b2__23_i_129_n_0\,
      S(1) => \g1_b2__23_i_130_n_0\,
      S(0) => gamescore0_n_105
    );
\g1_b2__23_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_102,
      O => \g1_b2__23_i_125_n_0\
    );
\g1_b2__23_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_103,
      O => \g1_b2__23_i_126_n_0\
    );
\g1_b2__23_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_104,
      O => \g1_b2__23_i_127_n_0\
    );
\g1_b2__23_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => gamescore0_n_102,
      O => \g1_b2__23_i_128_n_0\
    );
\g1_b2__23_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_105,
      I1 => gamescore0_n_103,
      O => \g1_b2__23_i_129_n_0\
    );
\g1_b2__23_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => \^gamescore0_17\(1),
      O => \g1_b2__23_i_13_n_0\
    );
\g1_b2__23_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_104,
      O => \g1_b2__23_i_130_n_0\
    );
\g1_b2__23_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => \^gamescore0_17\(0),
      O => \g1_b2__23_i_14_n_0\
    );
\g1_b2__23_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_104,
      O => \g1_b2__23_i_15_n_0\
    );
\g1_b2__23_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_105,
      O => \g1_b2__23_i_16_n_0\
    );
\g1_b2__23_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_19_n_0\,
      CO(3) => \NLW_g1_b2__23_i_18_CO_UNCONNECTED\(3),
      CO(2) => \g1_b2__23_i_18_n_1\,
      CO(1) => \g1_b2__23_i_18_n_2\,
      CO(0) => \g1_b2__23_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g1_b2__23_i_24_n_0\,
      DI(1) => \g1_b2__23_i_25_n_0\,
      DI(0) => \g1_b2__23_i_26_n_0\,
      O(3 downto 0) => \^gamescore0_18\(3 downto 0),
      S(3) => \g1_b2__23_i_27_n_0\,
      S(2) => \g1_b2__23_i_28_n_0\,
      S(1) => \g1_b2__23_i_29_n_0\,
      S(0) => \g1_b2__23_i_30_n_0\
    );
\g1_b2__23_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_31_n_0\,
      CO(3) => \g1_b2__23_i_19_n_0\,
      CO(2) => \g1_b2__23_i_19_n_1\,
      CO(1) => \g1_b2__23_i_19_n_2\,
      CO(0) => \g1_b2__23_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \g1_b2__23_i_32_n_0\,
      DI(2) => \g1_b2__23_i_33_n_0\,
      DI(1) => \g1_b2__23_i_34_n_0\,
      DI(0) => \g1_b2__23_i_35_n_0\,
      O(3 downto 2) => \^gamescore0_17\(1 downto 0),
      O(1 downto 0) => \NLW_g1_b2__23_i_19_O_UNCONNECTED\(1 downto 0),
      S(3) => \g1_b2__23_i_36_n_0\,
      S(2) => \g1_b2__23_i_37_n_0\,
      S(1) => \g1_b2__23_i_38_n_0\,
      S(0) => \g1_b2__23_i_39_n_0\
    );
\g1_b2__23_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_40_n_4\,
      I1 => gamescore0_n_95,
      I2 => \g1_b2__23_i_41_n_6\,
      O => \g1_b2__23_i_24_n_0\
    );
\g1_b2__23_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_40_n_5\,
      I1 => gamescore0_n_96,
      I2 => \g1_b2__23_i_41_n_7\,
      O => \g1_b2__23_i_25_n_0\
    );
\g1_b2__23_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_40_n_6\,
      I1 => gamescore0_n_97,
      I2 => \g1_b2__23_i_42_n_4\,
      O => \g1_b2__23_i_26_n_0\
    );
\g1_b2__23_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE187787887"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => \g1_b2__23_i_41_n_5\,
      I2 => \g1_b2__23_i_43_n_2\,
      I3 => \g1_b2__23_i_41_n_4\,
      I4 => gamescore0_n_93,
      I5 => \g1_b2__23_i_43_n_7\,
      O => \g1_b2__23_i_27_n_0\
    );
\g1_b2__23_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_41_n_6\,
      I1 => gamescore0_n_95,
      I2 => \g1_b2__23_i_40_n_4\,
      I3 => \g1_b2__23_i_43_n_7\,
      I4 => gamescore0_n_94,
      I5 => \g1_b2__23_i_41_n_5\,
      O => \g1_b2__23_i_28_n_0\
    );
\g1_b2__23_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_41_n_7\,
      I1 => gamescore0_n_96,
      I2 => \g1_b2__23_i_40_n_5\,
      I3 => \g1_b2__23_i_40_n_4\,
      I4 => gamescore0_n_95,
      I5 => \g1_b2__23_i_41_n_6\,
      O => \g1_b2__23_i_29_n_0\
    );
\g1_b2__23_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_42_n_4\,
      I1 => gamescore0_n_97,
      I2 => \g1_b2__23_i_40_n_6\,
      I3 => \g1_b2__23_i_40_n_5\,
      I4 => gamescore0_n_96,
      I5 => \g1_b2__23_i_41_n_7\,
      O => \g1_b2__23_i_30_n_0\
    );
\g1_b2__23_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_44_n_0\,
      CO(3) => \g1_b2__23_i_31_n_0\,
      CO(2) => \g1_b2__23_i_31_n_1\,
      CO(1) => \g1_b2__23_i_31_n_2\,
      CO(0) => \g1_b2__23_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \g1_b2__23_i_45_n_0\,
      DI(2) => \g1_b2__23_i_46_n_0\,
      DI(1) => \g1_b2__23_i_47_n_0\,
      DI(0) => \g1_b2__23_i_48_n_0\,
      O(3 downto 0) => \NLW_g1_b2__23_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \g1_b2__23_i_49_n_0\,
      S(2) => \g1_b2__23_i_50_n_0\,
      S(1) => \g1_b2__23_i_51_n_0\,
      S(0) => \g1_b2__23_i_52_n_0\
    );
\g1_b2__23_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_40_n_7\,
      I1 => gamescore0_n_98,
      I2 => \g1_b2__23_i_42_n_5\,
      O => \g1_b2__23_i_32_n_0\
    );
\g1_b2__23_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_53_n_4\,
      I1 => gamescore0_n_99,
      I2 => \g1_b2__23_i_42_n_6\,
      O => \g1_b2__23_i_33_n_0\
    );
\g1_b2__23_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_53_n_5\,
      I1 => gamescore0_n_100,
      I2 => \g1_b2__23_i_42_n_7\,
      O => \g1_b2__23_i_34_n_0\
    );
\g1_b2__23_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_53_n_6\,
      I1 => gamescore0_n_101,
      I2 => \g1_b2__23_i_54_n_4\,
      O => \g1_b2__23_i_35_n_0\
    );
\g1_b2__23_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_42_n_5\,
      I1 => gamescore0_n_98,
      I2 => \g1_b2__23_i_40_n_7\,
      I3 => \g1_b2__23_i_40_n_6\,
      I4 => gamescore0_n_97,
      I5 => \g1_b2__23_i_42_n_4\,
      O => \g1_b2__23_i_36_n_0\
    );
\g1_b2__23_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_42_n_6\,
      I1 => gamescore0_n_99,
      I2 => \g1_b2__23_i_53_n_4\,
      I3 => \g1_b2__23_i_40_n_7\,
      I4 => gamescore0_n_98,
      I5 => \g1_b2__23_i_42_n_5\,
      O => \g1_b2__23_i_37_n_0\
    );
\g1_b2__23_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_42_n_7\,
      I1 => gamescore0_n_100,
      I2 => \g1_b2__23_i_53_n_5\,
      I3 => \g1_b2__23_i_53_n_4\,
      I4 => gamescore0_n_99,
      I5 => \g1_b2__23_i_42_n_6\,
      O => \g1_b2__23_i_38_n_0\
    );
\g1_b2__23_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_54_n_4\,
      I1 => gamescore0_n_101,
      I2 => \g1_b2__23_i_53_n_6\,
      I3 => \g1_b2__23_i_53_n_5\,
      I4 => gamescore0_n_100,
      I5 => \g1_b2__23_i_42_n_7\,
      O => \g1_b2__23_i_39_n_0\
    );
\g1_b2__23_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_5_n_0\,
      CO(3) => \NLW_g1_b2__23_i_4_CO_UNCONNECTED\(3),
      CO(2) => \g1_b2__23_i_4_n_1\,
      CO(1) => \g1_b2__23_i_4_n_2\,
      CO(0) => \g1_b2__23_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gamescore0_n_99,
      DI(1) => gamescore0_n_100,
      DI(0) => gamescore0_n_101,
      O(3) => \g1_b2__23_i_4_n_4\,
      O(2) => \g1_b2__23_i_4_n_5\,
      O(1) => \g1_b2__23_i_4_n_6\,
      O(0) => \g1_b2__23_i_4_n_7\,
      S(3) => \g1_b2__23_i_9_n_0\,
      S(2) => \g1_b2__23_i_10_n_0\,
      S(1) => \g1_b2__23_i_11_n_0\,
      S(0) => \g1_b2__23_i_12_n_0\
    );
\g1_b2__23_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_53_n_0\,
      CO(3) => \g1_b2__23_i_40_n_0\,
      CO(2) => \g1_b2__23_i_40_n_1\,
      CO(1) => \g1_b2__23_i_40_n_2\,
      CO(0) => \g1_b2__23_i_40_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_89,
      DI(2) => \g1_b2__23_i_55_n_0\,
      DI(1) => \g1_b2__23_i_56_n_0\,
      DI(0) => \g1_b2__23_i_57_n_0\,
      O(3) => \g1_b2__23_i_40_n_4\,
      O(2) => \g1_b2__23_i_40_n_5\,
      O(1) => \g1_b2__23_i_40_n_6\,
      O(0) => \g1_b2__23_i_40_n_7\,
      S(3) => \g1_b2__23_i_58_n_0\,
      S(2) => \g1_b2__23_i_59_n_0\,
      S(1) => \g1_b2__23_i_60_n_0\,
      S(0) => \g1_b2__23_i_61_n_0\
    );
\g1_b2__23_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_42_n_0\,
      CO(3) => \NLW_g1_b2__23_i_41_CO_UNCONNECTED\(3),
      CO(2) => \g1_b2__23_i_41_n_1\,
      CO(1) => \g1_b2__23_i_41_n_2\,
      CO(0) => \g1_b2__23_i_41_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g1_b2__23_i_62_n_0\,
      DI(1) => \g1_b2__23_i_63_n_0\,
      DI(0) => \g1_b2__23_i_64_n_0\,
      O(3) => \g1_b2__23_i_41_n_4\,
      O(2) => \g1_b2__23_i_41_n_5\,
      O(1) => \g1_b2__23_i_41_n_6\,
      O(0) => \g1_b2__23_i_41_n_7\,
      S(3) => \g1_b2__23_i_65_n_0\,
      S(2) => \g1_b2__23_i_66_n_0\,
      S(1) => \g1_b2__23_i_67_n_0\,
      S(0) => \g1_b2__23_i_68_n_0\
    );
\g1_b2__23_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_54_n_0\,
      CO(3) => \g1_b2__23_i_42_n_0\,
      CO(2) => \g1_b2__23_i_42_n_1\,
      CO(1) => \g1_b2__23_i_42_n_2\,
      CO(0) => \g1_b2__23_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \g1_b2__23_i_69_n_0\,
      DI(2) => \g1_b2__23_i_70_n_0\,
      DI(1) => \g1_b2__23_i_71_n_0\,
      DI(0) => \g1_b2__23_i_72_n_0\,
      O(3) => \g1_b2__23_i_42_n_4\,
      O(2) => \g1_b2__23_i_42_n_5\,
      O(1) => \g1_b2__23_i_42_n_6\,
      O(0) => \g1_b2__23_i_42_n_7\,
      S(3) => \g1_b2__23_i_73_n_0\,
      S(2) => \g1_b2__23_i_74_n_0\,
      S(1) => \g1_b2__23_i_75_n_0\,
      S(0) => \g1_b2__23_i_76_n_0\
    );
\g1_b2__23_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_40_n_0\,
      CO(3 downto 2) => \NLW_g1_b2__23_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g1_b2__23_i_43_n_2\,
      CO(0) => \NLW_g1_b2__23_i_43_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gamescore0_n_88,
      O(3 downto 1) => \NLW_g1_b2__23_i_43_O_UNCONNECTED\(3 downto 1),
      O(0) => \g1_b2__23_i_43_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \g1_b2__23_i_77_n_0\
    );
\g1_b2__23_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_31_0\(0),
      CO(3) => \g1_b2__23_i_44_n_0\,
      CO(2) => \g1_b2__23_i_44_n_1\,
      CO(1) => \g1_b2__23_i_44_n_2\,
      CO(0) => \g1_b2__23_i_44_n_3\,
      CYINIT => '0',
      DI(3) => gamescore0_n_105,
      DI(2 downto 0) => \^gamescore0_14\(2 downto 0),
      O(3 downto 0) => \NLW_g1_b2__23_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \g1_b2__23_i_81_n_0\,
      S(2 downto 0) => \g1_b2__23_i_31_1\(2 downto 0)
    );
\g1_b2__23_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_53_n_7\,
      I1 => gamescore0_n_102,
      I2 => \g1_b2__23_i_54_n_5\,
      O => \g1_b2__23_i_45_n_0\
    );
\g1_b2__23_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \g1_b2__23_i_79_n_4\,
      I1 => gamescore0_n_103,
      I2 => \g1_b2__23_i_54_n_6\,
      O => \g1_b2__23_i_46_n_0\
    );
\g1_b2__23_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => \g1_b2__23_i_54_n_7\,
      I2 => \g1_b2__23_i_79_n_5\,
      O => \g1_b2__23_i_47_n_0\
    );
\g1_b2__23_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gamescore0_n_104,
      I1 => \g1_b2__23_i_54_n_7\,
      I2 => \g1_b2__23_i_79_n_5\,
      O => \g1_b2__23_i_48_n_0\
    );
\g1_b2__23_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_54_n_5\,
      I1 => gamescore0_n_102,
      I2 => \g1_b2__23_i_53_n_7\,
      I3 => \g1_b2__23_i_53_n_6\,
      I4 => gamescore0_n_101,
      I5 => \g1_b2__23_i_54_n_4\,
      O => \g1_b2__23_i_49_n_0\
    );
\g1_b2__23_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g1_b2__23_i_5_n_0\,
      CO(2) => \g1_b2__23_i_5_n_1\,
      CO(1) => \g1_b2__23_i_5_n_2\,
      CO(0) => \g1_b2__23_i_5_n_3\,
      CYINIT => '1',
      DI(3) => gamescore0_n_102,
      DI(2) => gamescore0_n_103,
      DI(1) => gamescore0_n_104,
      DI(0) => gamescore0_n_105,
      O(3) => \g1_b2__23_i_5_n_4\,
      O(2) => \g1_b2__23_i_5_n_5\,
      O(1) => \g1_b2__23_i_5_n_6\,
      O(0) => \NLW_g1_b2__23_i_5_O_UNCONNECTED\(0),
      S(3) => \g1_b2__23_i_13_n_0\,
      S(2) => \g1_b2__23_i_14_n_0\,
      S(1) => \g1_b2__23_i_15_n_0\,
      S(0) => \g1_b2__23_i_16_n_0\
    );
\g1_b2__23_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_54_n_6\,
      I1 => gamescore0_n_103,
      I2 => \g1_b2__23_i_79_n_4\,
      I3 => \g1_b2__23_i_53_n_7\,
      I4 => gamescore0_n_102,
      I5 => \g1_b2__23_i_54_n_5\,
      O => \g1_b2__23_i_50_n_0\
    );
\g1_b2__23_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \g1_b2__23_i_79_n_5\,
      I1 => \g1_b2__23_i_54_n_7\,
      I2 => gamescore0_n_104,
      I3 => \g1_b2__23_i_79_n_4\,
      I4 => gamescore0_n_103,
      I5 => \g1_b2__23_i_54_n_6\,
      O => \g1_b2__23_i_51_n_0\
    );
\g1_b2__23_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \g1_b2__23_i_79_n_5\,
      I1 => \g1_b2__23_i_54_n_7\,
      I2 => gamescore0_n_104,
      I3 => \g1_b2__23_i_79_n_6\,
      I4 => \g1_b2__23_i_85_n_4\,
      O => \g1_b2__23_i_52_n_0\
    );
\g1_b2__23_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_79_n_0\,
      CO(3) => \g1_b2__23_i_53_n_0\,
      CO(2) => \g1_b2__23_i_53_n_1\,
      CO(1) => \g1_b2__23_i_53_n_2\,
      CO(0) => \g1_b2__23_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_121_n_0\,
      DI(2) => \g0_b0__5_i_122_n_0\,
      DI(1) => \g0_b0__5_i_123_n_0\,
      DI(0) => \g0_b0__5_i_124_n_0\,
      O(3) => \g1_b2__23_i_53_n_4\,
      O(2) => \g1_b2__23_i_53_n_5\,
      O(1) => \g1_b2__23_i_53_n_6\,
      O(0) => \g1_b2__23_i_53_n_7\,
      S(3) => \g1_b2__23_i_86_n_0\,
      S(2) => \g1_b2__23_i_87_n_0\,
      S(1) => \g1_b2__23_i_88_n_0\,
      S(0) => \g1_b2__23_i_89_n_0\
    );
\g1_b2__23_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_85_n_0\,
      CO(3) => \g1_b2__23_i_54_n_0\,
      CO(2) => \g1_b2__23_i_54_n_1\,
      CO(1) => \g1_b2__23_i_54_n_2\,
      CO(0) => \g1_b2__23_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \g1_b2__23_i_90_n_0\,
      DI(2) => \g1_b2__23_i_91_n_0\,
      DI(1) => \g1_b2__23_i_92_n_0\,
      DI(0) => \g1_b2__23_i_93_n_0\,
      O(3) => \g1_b2__23_i_54_n_4\,
      O(2) => \g1_b2__23_i_54_n_5\,
      O(1) => \g1_b2__23_i_54_n_6\,
      O(0) => \g1_b2__23_i_54_n_7\,
      S(3) => \g1_b2__23_i_94_n_0\,
      S(2) => \g1_b2__23_i_95_n_0\,
      S(1) => \g1_b2__23_i_96_n_0\,
      S(0) => \g1_b2__23_i_97_n_0\
    );
\g1_b2__23_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_88,
      O => \g1_b2__23_i_55_n_0\
    );
\g1_b2__23_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      O => \g1_b2__23_i_56_n_0\
    );
\g1_b2__23_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_91,
      O => \g1_b2__23_i_57_n_0\
    );
\g1_b2__23_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_88,
      O => \g1_b2__23_i_58_n_0\
    );
\g1_b2__23_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_88,
      I2 => gamescore0_n_89,
      O => \g1_b2__23_i_59_n_0\
    );
\g1_b2__23_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_88,
      I3 => gamescore0_n_90,
      O => \g1_b2__23_i_60_n_0\
    );
\g1_b2__23_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_88,
      I3 => gamescore0_n_91,
      I4 => gamescore0_n_89,
      O => \g1_b2__23_i_61_n_0\
    );
\g1_b2__23_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_88,
      O => \g1_b2__23_i_62_n_0\
    );
\g1_b2__23_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_89,
      O => \g1_b2__23_i_63_n_0\
    );
\g1_b2__23_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_90,
      O => \g1_b2__23_i_64_n_0\
    );
\g1_b2__23_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_92,
      I3 => gamescore0_n_89,
      O => \g1_b2__23_i_65_n_0\
    );
\g1_b2__23_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => gamescore0_n_88,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_89,
      I4 => gamescore0_n_92,
      O => \g1_b2__23_i_66_n_0\
    );
\g1_b2__23_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_89,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_94,
      I3 => gamescore0_n_90,
      I4 => gamescore0_n_88,
      I5 => gamescore0_n_93,
      O => \g1_b2__23_i_67_n_0\
    );
\g1_b2__23_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_90,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_95,
      I3 => gamescore0_n_91,
      I4 => gamescore0_n_89,
      I5 => gamescore0_n_94,
      O => \g1_b2__23_i_68_n_0\
    );
\g1_b2__23_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_96,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_93,
      O => \g1_b2__23_i_69_n_0\
    );
\g1_b2__23_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_97,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_94,
      O => \g1_b2__23_i_70_n_0\
    );
\g1_b2__23_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_95,
      O => \g1_b2__23_i_71_n_0\
    );
\g1_b2__23_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_94,
      O => \g1_b2__23_i_72_n_0\
    );
\g1_b2__23_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_93,
      I1 => gamescore0_n_91,
      I2 => gamescore0_n_96,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_90,
      I5 => gamescore0_n_95,
      O => \g1_b2__23_i_73_n_0\
    );
\g1_b2__23_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_92,
      I2 => gamescore0_n_97,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_96,
      O => \g1_b2__23_i_74_n_0\
    );
\g1_b2__23_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_98,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_97,
      O => \g1_b2__23_i_75_n_0\
    );
\g1_b2__23_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_99,
      I3 => gamescore0_n_95,
      I4 => gamescore0_n_93,
      I5 => gamescore0_n_98,
      O => \g1_b2__23_i_76_n_0\
    );
\g1_b2__23_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gamescore0_n_88,
      O => \g1_b2__23_i_77_n_0\
    );
\g1_b2__23_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_80_n_0\,
      CO(3) => \g1_b2__23_i_79_n_0\,
      CO(2) => \g1_b2__23_i_79_n_1\,
      CO(1) => \g1_b2__23_i_79_n_2\,
      CO(0) => \g1_b2__23_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_133_n_0\,
      DI(2) => \g0_b0__5_i_134_n_0\,
      DI(1) => \g0_b0__5_i_135_n_0\,
      DI(0) => \g0_b0__5_i_136_n_0\,
      O(3) => \g1_b2__23_i_79_n_4\,
      O(2) => \g1_b2__23_i_79_n_5\,
      O(1) => \g1_b2__23_i_79_n_6\,
      O(0) => \^gamescore0_14\(2),
      S(3) => \g1_b2__23_i_103_n_0\,
      S(2) => \g1_b2__23_i_104_n_0\,
      S(1) => \g1_b2__23_i_105_n_0\,
      S(0) => \g1_b2__23_i_106_n_0\
    );
\g1_b2__23_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_98_n_0\,
      CO(3) => \g1_b2__23_i_80_n_0\,
      CO(2) => \g1_b2__23_i_80_n_1\,
      CO(1) => \g1_b2__23_i_80_n_2\,
      CO(0) => \g1_b2__23_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_142_n_0\,
      DI(2) => \g0_b0__5_i_143_n_0\,
      DI(1) => \g0_b0__5_i_144_n_0\,
      DI(0) => \g0_b0__5_i_145_n_0\,
      O(3 downto 2) => \^gamescore0_14\(1 downto 0),
      O(1 downto 0) => gamescore0_13(3 downto 2),
      S(3) => \g1_b2__23_i_107_n_0\,
      S(2) => \g1_b2__23_i_108_n_0\,
      S(1) => \g1_b2__23_i_109_n_0\,
      S(0) => \g1_b2__23_i_110_n_0\
    );
\g1_b2__23_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \g1_b2__23_i_85_n_4\,
      I1 => \g1_b2__23_i_79_n_6\,
      I2 => gamescore0_n_105,
      O => \g1_b2__23_i_81_n_0\
    );
\g1_b2__23_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \g1_b2__23_i_111_n_0\,
      CO(3) => \g1_b2__23_i_85_n_0\,
      CO(2) => \g1_b2__23_i_85_n_1\,
      CO(1) => \g1_b2__23_i_85_n_2\,
      CO(0) => \g1_b2__23_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \g1_b2__23_i_112_n_0\,
      DI(2) => \g1_b2__23_i_113_n_0\,
      DI(1) => gamescore0_n_102,
      DI(0) => gamescore0_n_103,
      O(3) => \g1_b2__23_i_85_n_4\,
      O(2 downto 0) => gamescore0_16(2 downto 0),
      S(3) => \g1_b2__23_i_114_n_0\,
      S(2) => \g1_b2__23_i_115_n_0\,
      S(1) => \g1_b2__23_i_116_n_0\,
      S(0) => \g1_b2__23_i_117_n_0\
    );
\g1_b2__23_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_91,
      I1 => gamescore0_n_89,
      I2 => gamescore0_n_93,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_90,
      I5 => gamescore0_n_88,
      O => \g1_b2__23_i_86_n_0\
    );
\g1_b2__23_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_92,
      I1 => gamescore0_n_90,
      I2 => gamescore0_n_94,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_89,
      O => \g1_b2__23_i_87_n_0\
    );
\g1_b2__23_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_93,
      I2 => gamescore0_n_91,
      I3 => gamescore0_n_92,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_90,
      O => \g1_b2__23_i_88_n_0\
    );
\g1_b2__23_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_94,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_92,
      I3 => gamescore0_n_93,
      I4 => gamescore0_n_91,
      I5 => gamescore0_n_95,
      O => \g1_b2__23_i_89_n_0\
    );
\g1_b2__23_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => \g1_b2__23_i_4_0\(2),
      O => \g1_b2__23_i_9_n_0\
    );
\g1_b2__23_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_100,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_95,
      O => \g1_b2__23_i_90_n_0\
    );
\g1_b2__23_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_101,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_98,
      O => \g1_b2__23_i_91_n_0\
    );
\g1_b2__23_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => gamescore0_n_102,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_99,
      O => \g1_b2__23_i_92_n_0\
    );
\g1_b2__23_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => gamescore0_n_103,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_98,
      O => \g1_b2__23_i_93_n_0\
    );
\g1_b2__23_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_95,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_100,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_94,
      I5 => gamescore0_n_99,
      O => \g1_b2__23_i_94_n_0\
    );
\g1_b2__23_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_96,
      I2 => gamescore0_n_101,
      I3 => gamescore0_n_97,
      I4 => gamescore0_n_95,
      I5 => gamescore0_n_100,
      O => \g1_b2__23_i_95_n_0\
    );
\g1_b2__23_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => gamescore0_n_99,
      I1 => gamescore0_n_97,
      I2 => gamescore0_n_102,
      I3 => gamescore0_n_96,
      I4 => gamescore0_n_98,
      I5 => gamescore0_n_101,
      O => \g1_b2__23_i_96_n_0\
    );
\g1_b2__23_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => gamescore0_n_98,
      I1 => gamescore0_n_100,
      I2 => gamescore0_n_103,
      I3 => gamescore0_n_99,
      I4 => gamescore0_n_97,
      I5 => gamescore0_n_102,
      O => \g1_b2__23_i_97_n_0\
    );
\g1_b2__23_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g1_b2__23_i_98_n_0\,
      CO(2) => \g1_b2__23_i_98_n_1\,
      CO(1) => \g1_b2__23_i_98_n_2\,
      CO(0) => \g1_b2__23_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__5_i_150_n_0\,
      DI(2) => \g1_b2__23_i_118_n_0\,
      DI(1) => \g1_b2__23_i_119_n_0\,
      DI(0) => '0',
      O(3 downto 2) => gamescore0_13(1 downto 0),
      O(1 downto 0) => \NLW_g1_b2__23_i_98_O_UNCONNECTED\(1 downto 0),
      S(3) => \g1_b2__23_i_120_n_0\,
      S(2) => \g1_b2__23_i_121_n_0\,
      S(1) => \g1_b2__23_i_122_n_0\,
      S(0) => \g1_b2__23_i_123_n_0\
    );
gamescore0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gamescore0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 7) => B"00000000000",
      B(6) => lives,
      B(5) => lives,
      B(4 downto 3) => B"00",
      B(2) => lives,
      B(1) => '0',
      B(0) => lives,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gamescore0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000001101111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gamescore0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gamescore0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gamescore0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0011111",
      OVERFLOW => NLW_gamescore0_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_gamescore0_P_UNCONNECTED(47 downto 18),
      P(17) => gamescore0_n_88,
      P(16) => gamescore0_n_89,
      P(15) => gamescore0_n_90,
      P(14) => gamescore0_n_91,
      P(13) => gamescore0_n_92,
      P(12) => gamescore0_n_93,
      P(11) => gamescore0_n_94,
      P(10) => gamescore0_n_95,
      P(9) => gamescore0_n_96,
      P(8) => gamescore0_n_97,
      P(7) => gamescore0_n_98,
      P(6) => gamescore0_n_99,
      P(5) => gamescore0_n_100,
      P(4) => gamescore0_n_101,
      P(3) => gamescore0_n_102,
      P(2) => gamescore0_n_103,
      P(1) => gamescore0_n_104,
      P(0) => gamescore0_n_105,
      PATTERNBDETECT => NLW_gamescore0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gamescore0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => brickscore_n_106,
      PCIN(46) => brickscore_n_107,
      PCIN(45) => brickscore_n_108,
      PCIN(44) => brickscore_n_109,
      PCIN(43) => brickscore_n_110,
      PCIN(42) => brickscore_n_111,
      PCIN(41) => brickscore_n_112,
      PCIN(40) => brickscore_n_113,
      PCIN(39) => brickscore_n_114,
      PCIN(38) => brickscore_n_115,
      PCIN(37) => brickscore_n_116,
      PCIN(36) => brickscore_n_117,
      PCIN(35) => brickscore_n_118,
      PCIN(34) => brickscore_n_119,
      PCIN(33) => brickscore_n_120,
      PCIN(32) => brickscore_n_121,
      PCIN(31) => brickscore_n_122,
      PCIN(30) => brickscore_n_123,
      PCIN(29) => brickscore_n_124,
      PCIN(28) => brickscore_n_125,
      PCIN(27) => brickscore_n_126,
      PCIN(26) => brickscore_n_127,
      PCIN(25) => brickscore_n_128,
      PCIN(24) => brickscore_n_129,
      PCIN(23) => brickscore_n_130,
      PCIN(22) => brickscore_n_131,
      PCIN(21) => brickscore_n_132,
      PCIN(20) => brickscore_n_133,
      PCIN(19) => brickscore_n_134,
      PCIN(18) => brickscore_n_135,
      PCIN(17) => brickscore_n_136,
      PCIN(16) => brickscore_n_137,
      PCIN(15) => brickscore_n_138,
      PCIN(14) => brickscore_n_139,
      PCIN(13) => brickscore_n_140,
      PCIN(12) => brickscore_n_141,
      PCIN(11) => brickscore_n_142,
      PCIN(10) => brickscore_n_143,
      PCIN(9) => brickscore_n_144,
      PCIN(8) => brickscore_n_145,
      PCIN(7) => brickscore_n_146,
      PCIN(6) => brickscore_n_147,
      PCIN(5) => brickscore_n_148,
      PCIN(4) => brickscore_n_149,
      PCIN(3) => brickscore_n_150,
      PCIN(2) => brickscore_n_151,
      PCIN(1) => brickscore_n_152,
      PCIN(0) => brickscore_n_153,
      PCOUT(47 downto 0) => NLW_gamescore0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gamescore0_UNDERFLOW_UNCONNECTED
    );
one: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_ball_animate
     port map (
      CO(0) => R0_0_n_0,
      D(1) => one_n_168,
      D(0) => direction(1),
      DI(2) => zero_n_22,
      DI(1) => zero_n_23,
      DI(0) => zero_n_24,
      E(0) => brick_lives0,
      Q(0) => ball_y_t(0),
      S(2) => zero_n_14,
      S(1) => zero_n_15,
      S(0) => zero_n_16,
      \ball_x_reg_reg[2]_0\ => one_n_162,
      \ball_x_reg_reg[3]_0\ => one_n_94,
      \ball_x_reg_reg[4]_0\ => one_n_93,
      \ball_x_reg_reg[6]_0\ => one_n_92,
      \ball_x_reg_reg[6]_1\(3) => one_n_156,
      \ball_x_reg_reg[6]_1\(2) => one_n_157,
      \ball_x_reg_reg[6]_1\(1) => one_n_158,
      \ball_x_reg_reg[6]_1\(0) => one_n_159,
      \ball_x_reg_reg[7]_0\(1) => ball_x_r(7),
      \ball_x_reg_reg[7]_0\(0) => ball_x_r(5),
      \ball_x_reg_reg[7]_1\(2) => one_n_95,
      \ball_x_reg_reg[7]_1\(1) => one_n_96,
      \ball_x_reg_reg[7]_1\(0) => one_n_97,
      \ball_x_reg_reg[8]_0\(0) => one_n_4,
      \ball_x_reg_reg[8]_1\(0) => one_n_31,
      \ball_x_reg_reg[8]_2\(1) => one_n_176,
      \ball_x_reg_reg[8]_2\(0) => one_n_177,
      \ball_x_reg_reg[8]_3\(1) => one_n_214,
      \ball_x_reg_reg[8]_3\(0) => one_n_215,
      \ball_x_reg_reg[9]_0\(0) => one_n_1,
      \ball_x_reg_reg[9]_1\(0) => one_n_13,
      \ball_x_reg_reg[9]_10\(1) => one_n_170,
      \ball_x_reg_reg[9]_10\(0) => one_n_171,
      \ball_x_reg_reg[9]_11\(1) => one_n_178,
      \ball_x_reg_reg[9]_11\(0) => one_n_179,
      \ball_x_reg_reg[9]_12\(1) => one_n_188,
      \ball_x_reg_reg[9]_12\(0) => one_n_189,
      \ball_x_reg_reg[9]_13\(1) => one_n_196,
      \ball_x_reg_reg[9]_13\(0) => one_n_197,
      \ball_x_reg_reg[9]_14\(1) => one_n_206,
      \ball_x_reg_reg[9]_14\(0) => one_n_207,
      \ball_x_reg_reg[9]_15\(1) => one_n_208,
      \ball_x_reg_reg[9]_15\(0) => one_n_209,
      \ball_x_reg_reg[9]_16\(1) => one_n_210,
      \ball_x_reg_reg[9]_16\(0) => one_n_211,
      \ball_x_reg_reg[9]_17\(1) => one_n_216,
      \ball_x_reg_reg[9]_17\(0) => one_n_217,
      \ball_x_reg_reg[9]_2\(0) => one_n_18,
      \ball_x_reg_reg[9]_3\(0) => one_n_22,
      \ball_x_reg_reg[9]_4\(0) => one_n_27,
      \ball_x_reg_reg[9]_5\(0) => one_n_28,
      \ball_x_reg_reg[9]_6\(0) => one_n_29,
      \ball_x_reg_reg[9]_7\(0) => one_n_32,
      \ball_x_reg_reg[9]_8\(9) => one_n_48,
      \ball_x_reg_reg[9]_8\(8) => one_n_49,
      \ball_x_reg_reg[9]_8\(7) => one_n_50,
      \ball_x_reg_reg[9]_8\(6) => one_n_51,
      \ball_x_reg_reg[9]_8\(5) => one_n_52,
      \ball_x_reg_reg[9]_8\(4) => one_n_53,
      \ball_x_reg_reg[9]_8\(3) => one_n_54,
      \ball_x_reg_reg[9]_8\(2) => one_n_55,
      \ball_x_reg_reg[9]_8\(1) => one_n_56,
      \ball_x_reg_reg[9]_8\(0) => one_n_57,
      \ball_x_reg_reg[9]_9\(1) => one_n_160,
      \ball_x_reg_reg[9]_9\(0) => one_n_161,
      \ball_y_reg_reg[0]_0\(0) => thirteen_n_6,
      \ball_y_reg_reg[2]_0\(3) => one_n_99,
      \ball_y_reg_reg[2]_0\(2) => one_n_100,
      \ball_y_reg_reg[2]_0\(1) => one_n_101,
      \ball_y_reg_reg[2]_0\(0) => one_n_102,
      \ball_y_reg_reg[2]_1\(3) => one_n_109,
      \ball_y_reg_reg[2]_1\(2) => one_n_110,
      \ball_y_reg_reg[2]_1\(1) => one_n_111,
      \ball_y_reg_reg[2]_1\(0) => one_n_112,
      \ball_y_reg_reg[2]_2\(3) => one_n_118,
      \ball_y_reg_reg[2]_2\(2) => one_n_119,
      \ball_y_reg_reg[2]_2\(1) => one_n_120,
      \ball_y_reg_reg[2]_2\(0) => one_n_121,
      \ball_y_reg_reg[2]_3\(2) => one_n_152,
      \ball_y_reg_reg[2]_3\(1) => one_n_153,
      \ball_y_reg_reg[2]_3\(0) => one_n_154,
      \ball_y_reg_reg[3]_0\(1) => one_n_131,
      \ball_y_reg_reg[3]_0\(0) => one_n_132,
      \ball_y_reg_reg[3]_1\(1) => one_n_137,
      \ball_y_reg_reg[3]_1\(0) => one_n_138,
      \ball_y_reg_reg[3]_2\(0) => one_n_143,
      \ball_y_reg_reg[4]_0\(3) => one_n_5,
      \ball_y_reg_reg[4]_0\(2) => one_n_6,
      \ball_y_reg_reg[4]_0\(1) => ball_y_b(2),
      \ball_y_reg_reg[4]_0\(0) => one_n_8,
      \ball_y_reg_reg[4]_1\(3) => one_n_9,
      \ball_y_reg_reg[4]_1\(2) => one_n_10,
      \ball_y_reg_reg[4]_1\(1) => one_n_11,
      \ball_y_reg_reg[4]_1\(0) => ball_y_b(1),
      \ball_y_reg_reg[4]_2\(1) => one_n_103,
      \ball_y_reg_reg[4]_2\(0) => one_n_104,
      \ball_y_reg_reg[4]_3\(0) => one_n_113,
      \ball_y_reg_reg[4]_4\(0) => one_n_122,
      \ball_y_reg_reg[4]_5\(3) => one_n_127,
      \ball_y_reg_reg[4]_5\(2) => one_n_128,
      \ball_y_reg_reg[4]_5\(1) => one_n_129,
      \ball_y_reg_reg[4]_5\(0) => one_n_130,
      \ball_y_reg_reg[6]_0\ => one_n_38,
      \ball_y_reg_reg[6]_1\(3) => one_n_86,
      \ball_y_reg_reg[6]_1\(2) => one_n_87,
      \ball_y_reg_reg[6]_1\(1) => one_n_88,
      \ball_y_reg_reg[6]_1\(0) => one_n_89,
      \ball_y_reg_reg[6]_2\(3) => one_n_164,
      \ball_y_reg_reg[6]_2\(2) => one_n_165,
      \ball_y_reg_reg[6]_2\(1) => one_n_166,
      \ball_y_reg_reg[6]_2\(0) => one_n_167,
      \ball_y_reg_reg[8]_0\(0) => one_n_33,
      \ball_y_reg_reg[8]_1\(0) => one_n_34,
      \ball_y_reg_reg[8]_10\(3) => one_n_148,
      \ball_y_reg_reg[8]_10\(2) => one_n_149,
      \ball_y_reg_reg[8]_10\(1) => one_n_150,
      \ball_y_reg_reg[8]_10\(0) => one_n_151,
      \ball_y_reg_reg[8]_11\(1) => one_n_218,
      \ball_y_reg_reg[8]_11\(0) => one_n_219,
      \ball_y_reg_reg[8]_12\(1) => one_n_220,
      \ball_y_reg_reg[8]_12\(0) => one_n_221,
      \ball_y_reg_reg[8]_13\(1) => one_n_222,
      \ball_y_reg_reg[8]_13\(0) => one_n_223,
      \ball_y_reg_reg[8]_14\(1) => one_n_224,
      \ball_y_reg_reg[8]_14\(0) => one_n_225,
      \ball_y_reg_reg[8]_15\(1) => one_n_226,
      \ball_y_reg_reg[8]_15\(0) => one_n_227,
      \ball_y_reg_reg[8]_16\(1) => one_n_228,
      \ball_y_reg_reg[8]_16\(0) => one_n_229,
      \ball_y_reg_reg[8]_17\(1) => one_n_230,
      \ball_y_reg_reg[8]_17\(0) => one_n_231,
      \ball_y_reg_reg[8]_18\(1) => one_n_232,
      \ball_y_reg_reg[8]_18\(0) => one_n_233,
      \ball_y_reg_reg[8]_19\(1) => one_n_234,
      \ball_y_reg_reg[8]_19\(0) => one_n_235,
      \ball_y_reg_reg[8]_2\(0) => one_n_35,
      \ball_y_reg_reg[8]_20\(1) => one_n_236,
      \ball_y_reg_reg[8]_20\(0) => one_n_237,
      \ball_y_reg_reg[8]_3\(0) => one_n_36,
      \ball_y_reg_reg[8]_4\(3) => one_n_105,
      \ball_y_reg_reg[8]_4\(2) => one_n_106,
      \ball_y_reg_reg[8]_4\(1) => one_n_107,
      \ball_y_reg_reg[8]_4\(0) => one_n_108,
      \ball_y_reg_reg[8]_5\(3) => one_n_114,
      \ball_y_reg_reg[8]_5\(2) => one_n_115,
      \ball_y_reg_reg[8]_5\(1) => one_n_116,
      \ball_y_reg_reg[8]_5\(0) => one_n_117,
      \ball_y_reg_reg[8]_6\(3) => one_n_123,
      \ball_y_reg_reg[8]_6\(2) => one_n_124,
      \ball_y_reg_reg[8]_6\(1) => one_n_125,
      \ball_y_reg_reg[8]_6\(0) => one_n_126,
      \ball_y_reg_reg[8]_7\(3) => one_n_133,
      \ball_y_reg_reg[8]_7\(2) => one_n_134,
      \ball_y_reg_reg[8]_7\(1) => one_n_135,
      \ball_y_reg_reg[8]_7\(0) => one_n_136,
      \ball_y_reg_reg[8]_8\(3) => one_n_139,
      \ball_y_reg_reg[8]_8\(2) => one_n_140,
      \ball_y_reg_reg[8]_8\(1) => one_n_141,
      \ball_y_reg_reg[8]_8\(0) => one_n_142,
      \ball_y_reg_reg[8]_9\(3) => one_n_144,
      \ball_y_reg_reg[8]_9\(2) => one_n_145,
      \ball_y_reg_reg[8]_9\(1) => one_n_146,
      \ball_y_reg_reg[8]_9\(0) => one_n_147,
      \ball_y_reg_reg[9]_0\(0) => one_n_163,
      bar_x_r(0) => bar_x_r(10),
      \brick_lives_reg[6]\(0) => one_n_20,
      \brick_lives_reg[6]_0\(0) => one_n_21,
      \brick_lives_reg[6]_1\(1) => one_n_192,
      \brick_lives_reg[6]_1\(0) => one_n_193,
      \brick_lives_reg[6]_2\(1) => one_n_194,
      \brick_lives_reg[6]_2\(0) => one_n_195,
      \brick_lives_reg[7]\(0) => one_n_2,
      \brick_lives_reg[7]_0\(0) => one_n_3,
      \brick_lives_reg[7]_1\(0) => one_n_14,
      \brick_lives_reg[7]_10\(0) => one_n_30,
      \brick_lives_reg[7]_11\(1) => one_n_172,
      \brick_lives_reg[7]_11\(0) => one_n_173,
      \brick_lives_reg[7]_12\(1) => one_n_174,
      \brick_lives_reg[7]_12\(0) => one_n_175,
      \brick_lives_reg[7]_13\(1) => one_n_180,
      \brick_lives_reg[7]_13\(0) => one_n_181,
      \brick_lives_reg[7]_14\(1) => one_n_182,
      \brick_lives_reg[7]_14\(0) => one_n_183,
      \brick_lives_reg[7]_15\(1) => one_n_184,
      \brick_lives_reg[7]_15\(0) => one_n_185,
      \brick_lives_reg[7]_16\(1) => one_n_186,
      \brick_lives_reg[7]_16\(0) => one_n_187,
      \brick_lives_reg[7]_17\(1) => one_n_190,
      \brick_lives_reg[7]_17\(0) => one_n_191,
      \brick_lives_reg[7]_18\(1) => one_n_198,
      \brick_lives_reg[7]_18\(0) => one_n_199,
      \brick_lives_reg[7]_19\(1) => one_n_200,
      \brick_lives_reg[7]_19\(0) => one_n_201,
      \brick_lives_reg[7]_2\(0) => one_n_15,
      \brick_lives_reg[7]_20\(1) => one_n_202,
      \brick_lives_reg[7]_20\(0) => one_n_203,
      \brick_lives_reg[7]_21\(1) => one_n_204,
      \brick_lives_reg[7]_21\(0) => one_n_205,
      \brick_lives_reg[7]_22\(1) => one_n_212,
      \brick_lives_reg[7]_22\(0) => one_n_213,
      \brick_lives_reg[7]_23\ => R0_4_n_1,
      \brick_lives_reg[7]_24\ => R1_4_n_0,
      \brick_lives_reg[7]_25\ => R1_3_n_1,
      \brick_lives_reg[7]_26\ => R1_2_n_1,
      \brick_lives_reg[7]_27\ => R2_4_n_0,
      \brick_lives_reg[7]_28\ => R2_2_n_0,
      \brick_lives_reg[7]_29\ => R2_1_n_2,
      \brick_lives_reg[7]_3\(0) => one_n_16,
      \brick_lives_reg[7]_30\ => R4_4_n_0,
      \brick_lives_reg[7]_31\ => R4_1_n_0,
      \brick_lives_reg[7]_32\ => R4_0_n_1,
      \brick_lives_reg[7]_33\ => R5_4_n_1,
      \brick_lives_reg[7]_34\ => R5_2_n_1,
      \brick_lives_reg[7]_35\ => R3_4_n_0,
      \brick_lives_reg[7]_36\ => R3_2_n_1,
      \brick_lives_reg[7]_37\ => R3_1_n_0,
      \brick_lives_reg[7]_38\ => R3_0_n_1,
      \brick_lives_reg[7]_39\(0) => R2_0_n_1,
      \brick_lives_reg[7]_4\(0) => one_n_17,
      \brick_lives_reg[7]_40\(0) => brick_lives3,
      \brick_lives_reg[7]_5\(0) => one_n_19,
      \brick_lives_reg[7]_6\(0) => one_n_23,
      \brick_lives_reg[7]_7\(0) => one_n_24,
      \brick_lives_reg[7]_8\(0) => one_n_25,
      \brick_lives_reg[7]_9\(0) => one_n_26,
      brick_p => brick_p,
      brick_p1 => brick_p1,
      brick_p10 => brick_p10,
      brick_p13 => brick_p13,
      brick_p18 => brick_p18,
      brick_p2 => brick_p2,
      brick_p22 => brick_p22,
      brick_p23 => brick_p23,
      brick_p25 => brick_p25,
      brick_p26 => brick_p26,
      brick_p28 => brick_p28,
      brick_p3 => brick_p3,
      brick_p5 => brick_p5,
      brick_p6 => brick_p6,
      btn1 => btn1,
      clk => clk,
      \direction_reg[1]\(0) => R1_0_n_0,
      \direction_reg[1]_0\(0) => R2_1_n_0,
      \direction_reg[1]_1\(0) => R4_0_n_0,
      \direction_reg[1]_2\(0) => R5_0_n_0,
      \direction_reg[1]_3\(0) => R3_0_n_0,
      \direction_reg[2]\(0) => R2_0_n_3,
      gameover_letter_on => gameover_letter_on,
      graph_rgb(5) => graph_rgb(23),
      graph_rgb(4) => graph_rgb(21),
      graph_rgb(3) => graph_rgb(15),
      graph_rgb(2) => graph_rgb(13),
      graph_rgb(1 downto 0) => graph_rgb(7 downto 6),
      h_video => h_video,
      lives => lives,
      \lives_reg[2]_0\ => \^lives_reg[2]\,
      \lives_reg[2]_1\ => one_n_84,
      n_l_on => n_l_on,
      p_0_in(6 downto 5) => p_0_in(10 downto 9),
      p_0_in(4 downto 0) => p_0_in(7 downto 3),
      pixel_x(11 downto 0) => pixel_x(11 downto 0),
      pixel_x_9_sp_1 => one_n_85,
      pixel_y(11 downto 0) => pixel_y(11 downto 0),
      pixel_y_6_sp_1 => one_n_81,
      \q_reg[2]\(0) => brick_lives0_0,
      \q_reg[2]_0\(1) => one_n_238,
      \q_reg[2]_0\(0) => one_n_239,
      reset => reset,
      rgb_next(22 downto 0) => rgb_next(22 downto 0),
      \rgb_next[0]_0\ => twelve_n_2,
      \rgb_next[0]_1\ => thirteen_n_1,
      \rgb_next[10]_0\ => thirteen_n_7,
      \rgb_next[18]_0\ => \rgb_next[18]_0\,
      \rgb_next[18]_1\ => \rgb_next[18]_1\,
      \rgb_next[18]_2\ => R4_2_n_0,
      \rgb_next[18]_INST_0_i_2_0\ => \rgb_next[23]_INST_0_i_4\,
      \rgb_next[18]_INST_0_i_2_1\ => \rgb_next[23]_INST_0_i_4_0\,
      \rgb_next[19]_0\ => twelve_n_0,
      \rgb_next[21]_0\ => R1_2_n_0,
      \rgb_next[21]_1\ => R1_3_n_0,
      \rgb_next[21]_2\ => thirteen_n_9,
      \rgb_next[23]\ => thirteen_n_10,
      \rgb_next[23]_INST_0_i_15\ => \rgb_next[18]_INST_0_i_1\,
      \rgb_next[23]_INST_0_i_15_0\ => \rgb_next[23]_INST_0_i_15\,
      \rgb_next[23]_INST_0_i_16_0\ => \rgb_next[23]_INST_0_i_16\,
      \rgb_next[23]_INST_0_i_16_1\ => \rgb_next[23]_INST_0_i_6\,
      \rgb_next[8]_0\ => R5_1_n_0,
      \rgb_next[8]_1\ => rgb_next_8_sn_1,
      \rgb_next[8]_2\ => thirteen_n_8,
      \rgb_next[9]_0\ => R1_0_n_1,
      \rgb_next[9]_1\ => R1_1_n_0,
      \rgb_next[9]_2\ => zero_n_26,
      \rgb_next[9]_INST_0_i_1_0\ => \rgb_next[9]_INST_0_i_1\,
      \rgb_next[9]_INST_0_i_1_1\ => \rgb_next[9]_INST_0_i_1_0\,
      rgb_next_0_sp_1 => thirteen_n_3,
      rgb_next_10_sp_1 => zero_n_21,
      rgb_next_11_sp_1 => zero_n_20,
      rgb_next_13_sp_1 => rgb_next_13_sn_1,
      rgb_next_15_sp_1 => R0_2_n_0,
      rgb_next_16_sp_1 => twelve_n_3,
      rgb_next_17_sp_1 => thirteen_n_2,
      rgb_next_18_sp_1 => rgb_next_18_sn_1,
      rgb_next_19_sp_1 => thirteen_n_12,
      rgb_next_20_sp_1 => thirteen_n_13,
      rgb_next_21_sp_1 => rgb_next_21_sn_1,
      rgb_next_2_sp_1 => rgb_next_2_sn_1,
      rgb_next_7_sp_1 => thirteen_n_11,
      rgb_next_8_sp_1 => zero_n_27,
      rgb_next_9_sp_1 => rgb_next_9_sn_1,
      speed(3 downto 0) => speed(3 downto 0),
      startGame => startGame,
      tick_75 => tick_75,
      tick_color => tick_color,
      titleScreen => titleScreen,
      titleScreen_reg => one_n_82,
      titleScreen_reg_0 => one_n_83,
      titleScreen_reg_1 => one_n_98,
      titlescreen_letter_on => titlescreen_letter_on,
      v_video => v_video,
      \x_delta_next2_carry__0_0\(3) => zero_n_10,
      \x_delta_next2_carry__0_0\(2) => zero_n_11,
      \x_delta_next2_carry__0_0\(1) => zero_n_12,
      \x_delta_next2_carry__0_0\(0) => zero_n_13,
      \x_delta_next2_carry__0_1\ => zero_n_18,
      \x_delta_next2_carry__0_2\ => zero_n_19,
      \x_delta_next3_carry__0_0\(9 downto 0) => bar_x_l(9 downto 0),
      \x_delta_reg[9]_i_11_0\(0) => zero_n_25,
      \y_delta_reg_reg[0]_0\ => R1_0_n_3,
      \y_delta_reg_reg[0]_1\ => R1_1_n_2
    );
ten: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameover
     port map (
      gameover_letter_on => gameover_letter_on,
      graph_rgb(5) => graph_rgb(23),
      graph_rgb(4) => graph_rgb(21),
      graph_rgb(3) => graph_rgb(15),
      graph_rgb(2) => graph_rgb(13),
      graph_rgb(1 downto 0) => graph_rgb(7 downto 6),
      n_l_on => n_l_on,
      na_l_on => na_l_on,
      pixel_x(1 downto 0) => pixel_x(1 downto 0),
      pixel_y(3 downto 0) => pixel_y(3 downto 0),
      \rgb_next[10]\ => twelve_n_2,
      \rgb_next[16]_INST_0_i_1\ => \rgb_next[16]_INST_0_i_1\,
      \rgb_next[16]_INST_0_i_1_0\ => \rgb_next[16]_INST_0_i_1_0\,
      \rgb_next[20]_INST_0_i_205_0\ => \rgb_next[20]_INST_0_i_205\,
      \rgb_next[20]_INST_0_i_205_1\(0) => \rgb_next[20]_INST_0_i_205_0\(0),
      \rgb_next[20]_INST_0_i_205_2\(0) => \rgb_next[20]_INST_0_i_205_1\(0),
      \rgb_next[20]_INST_0_i_215_0\(0) => \rgb_next[20]_INST_0_i_215\(0),
      \rgb_next[20]_INST_0_i_215_1\(0) => \rgb_next[20]_INST_0_i_215_0\(0),
      \rgb_next[20]_INST_0_i_22_0\(0) => \rgb_next[20]_INST_0_i_22\(0),
      \rgb_next[20]_INST_0_i_22_1\(0) => \rgb_next[20]_INST_0_i_22_0\(0),
      \rgb_next[20]_INST_0_i_22_2\(0) => \rgb_next[20]_INST_0_i_22_1\(0),
      \rgb_next[20]_INST_0_i_22_3\(0) => \rgb_next[20]_INST_0_i_22_2\(0),
      \rgb_next[20]_INST_0_i_22_4\ => \rgb_next[20]_INST_0_i_22_3\,
      \rgb_next[20]_INST_0_i_23_0\(0) => \rgb_next[20]_INST_0_i_23\(0),
      \rgb_next[20]_INST_0_i_23_1\(0) => \rgb_next[20]_INST_0_i_23_0\(0),
      \rgb_next[20]_INST_0_i_429_0\(0) => \rgb_next[20]_INST_0_i_429\(0),
      \rgb_next[20]_INST_0_i_429_1\(0) => \rgb_next[20]_INST_0_i_429_0\(0),
      \rgb_next[20]_INST_0_i_429_2\(0) => \rgb_next[20]_INST_0_i_429_1\(0),
      \rgb_next[20]_INST_0_i_429_3\(0) => \rgb_next[20]_INST_0_i_429_2\(0),
      \rgb_next[20]_INST_0_i_6_0\(0) => \rgb_next[20]_INST_0_i_6\(0),
      \rgb_next[20]_INST_0_i_6_1\(0) => \rgb_next[20]_INST_0_i_6_0\(0),
      \rgb_next[20]_INST_0_i_6_2\ => \rgb_next[20]_INST_0_i_6_1\,
      \rgb_next[20]_INST_0_i_6_3\(0) => \rgb_next[20]_INST_0_i_6_2\(0),
      \rgb_next[20]_INST_0_i_6_4\(0) => \rgb_next[20]_INST_0_i_6_3\(0),
      \rgb_next[20]_INST_0_i_75_0\ => \rgb_next[20]_INST_0_i_75\,
      \rgb_next[20]_INST_0_i_75_1\(0) => \rgb_next[20]_INST_0_i_75_0\(0),
      \rgb_next[20]_INST_0_i_75_2\(0) => \rgb_next[20]_INST_0_i_75_1\(0),
      \rgb_next[20]_INST_0_i_75_3\ => \rgb_next[20]_INST_0_i_75_2\,
      \rgb_next[20]_INST_0_i_78_0\(0) => \rgb_next[20]_INST_0_i_78\(0),
      \rgb_next[20]_INST_0_i_78_1\(0) => \rgb_next[20]_INST_0_i_78_0\(0),
      \rgb_next[20]_INST_0_i_78_2\(0) => \rgb_next[20]_INST_0_i_78_1\(0),
      \rgb_next[20]_INST_0_i_78_3\(0) => \rgb_next[20]_INST_0_i_78_2\(0),
      \rgb_next[23]_INST_0_i_5\ => twelve_n_3,
      tick_color => tick_color
    );
thirteen: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_TitleScreen
     port map (
      CO(0) => brick_on1,
      DI(0) => rom_addr1_out(1),
      \ball_y_reg_reg[0]\ => one_n_38,
      \brick_on2__7\ => \brick_on2__7\,
      brick_p10 => brick_p10,
      btn1 => btn1,
      btn1_0(0) => thirteen_n_6,
      clk => clk,
      paddle_on => paddle_on,
      pixel_x(11 downto 0) => pixel_x(11 downto 0),
      pixel_y(11 downto 0) => pixel_y(11 downto 0),
      reset => reset,
      \rgb_next[0]\ => one_n_83,
      \rgb_next[13]_INST_0_i_6_0\ => \rgb_next[13]_INST_0_i_6\,
      \rgb_next[14]_INST_0_i_2\ => \^lives_reg[2]\,
      \rgb_next[14]_INST_0_i_2_0\(0) => CO(0),
      \rgb_next[14]_INST_0_i_3\(0) => \rgb_next[14]_INST_0_i_3\(0),
      \rgb_next[20]_INST_0_i_12_0\(0) => \rgb_next[20]_INST_0_i_12\(0),
      \rgb_next[20]_INST_0_i_13_0\(0) => \rgb_next[20]_INST_0_i_13\(0),
      \rgb_next[20]_INST_0_i_13_1\(0) => \rgb_next[20]_INST_0_i_13_0\(0),
      \rgb_next[20]_INST_0_i_13_2\(0) => \rgb_next[20]_INST_0_i_13_1\(0),
      \rgb_next[20]_INST_0_i_13_3\(0) => \rgb_next[20]_INST_0_i_13_2\(0),
      \rgb_next[20]_INST_0_i_13_4\(0) => \rgb_next[20]_INST_0_i_13_3\(0),
      \rgb_next[20]_INST_0_i_145_0\ => \rgb_next[20]_INST_0_i_145\,
      \rgb_next[20]_INST_0_i_32_0\ => \rgb_next[20]_INST_0_i_32\,
      \rgb_next[20]_INST_0_i_4_0\ => thirteen_n_8,
      \rgb_next[20]_INST_0_i_4_1\(0) => \rgb_next[20]_INST_0_i_4\(0),
      \rgb_next[20]_INST_0_i_4_2\(0) => \rgb_next[20]_INST_0_i_4_0\(0),
      \rgb_next[20]_INST_0_i_4_3\(0) => \rgb_next[20]_INST_0_i_4_1\(0),
      \rgb_next[20]_INST_0_i_4_4\(0) => \rgb_next[20]_INST_0_i_4_2\(0),
      \rgb_next[20]_INST_0_i_4_5\(0) => \rgb_next[20]_INST_0_i_4_3\(0),
      \rgb_next[20]_INST_0_i_4_6\(0) => \rgb_next[20]_INST_0_i_4_4\(0),
      \rgb_next[21]\ => zero_n_27,
      \rgb_next[21]_0\ => one_n_84,
      startGame => startGame,
      tick_75 => tick_75,
      titleScreen => titleScreen,
      titleScreen_reg_0 => thirteen_n_1,
      titleScreen_reg_1 => thirteen_n_2,
      titleScreen_reg_2 => thirteen_n_3,
      titleScreen_reg_3 => thirteen_n_7,
      titleScreen_reg_4 => thirteen_n_9,
      titleScreen_reg_5 => thirteen_n_10,
      titleScreen_reg_6 => thirteen_n_11,
      titleScreen_reg_7 => thirteen_n_12,
      titleScreen_reg_8 => thirteen_n_13,
      titlescreen_letter_on => titlescreen_letter_on
    );
twelve: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_gameoverName
     port map (
      gameover_letter_on => gameover_letter_on,
      n_l_on => n_l_on,
      na_l_on => na_l_on,
      on_reg => twelve_n_0,
      on_reg_0 => twelve_n_2,
      p1_on24_in => p1_on24_in,
      pixel_x(4 downto 2) => pixel_x(11 downto 9),
      pixel_x(1 downto 0) => pixel_x(1 downto 0),
      pixel_y(3 downto 0) => pixel_y(3 downto 0),
      player_name(23 downto 0) => player_name(23 downto 0),
      \rgb_next[15]_INST_0_i_4\ => \rgb_next[15]_INST_0_i_4\,
      \rgb_next[19]_INST_0_i_6_0\ => \rgb_next[19]_INST_0_i_6\,
      \rgb_next[19]_INST_0_i_6_1\ => \rgb_next[19]_INST_0_i_6_0\,
      \rgb_next[19]_INST_0_i_6_2\ => \rgb_next[19]_INST_0_i_6_1\,
      \rgb_next[19]_INST_0_i_7_0\ => \rgb_next[19]_INST_0_i_7\,
      \rgb_next[20]_INST_0_i_7\ => twelve_n_3,
      tick_color => tick_color
    );
zero: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_bar_animate
     port map (
      DI(2) => zero_n_22,
      DI(1) => zero_n_23,
      DI(0) => zero_n_24,
      LR(1 downto 0) => LR(1 downto 0),
      Q(9 downto 0) => bar_x_l(9 downto 0),
      S(2) => zero_n_14,
      S(1) => zero_n_15,
      S(0) => zero_n_16,
      bar_x_r(0) => bar_x_r(10),
      \bar_x_reg_reg[5]_0\(3) => zero_n_10,
      \bar_x_reg_reg[5]_0\(2) => zero_n_11,
      \bar_x_reg_reg[5]_0\(1) => zero_n_12,
      \bar_x_reg_reg[5]_0\(0) => zero_n_13,
      \bar_x_reg_reg[8]_0\ => zero_n_19,
      \bar_x_reg_reg[9]_0\ => zero_n_18,
      \bar_x_reg_reg[9]_1\(0) => zero_n_25,
      clk => clk,
      h_video => h_video,
      h_video_0 => zero_n_20,
      h_video_1 => zero_n_21,
      pixel_x(11 downto 0) => pixel_x(11 downto 0),
      pixel_y(3) => pixel_y(9),
      pixel_y(2 downto 0) => pixel_y(6 downto 4),
      \pixel_y[5]\ => zero_n_26,
      \pixel_y[5]_0\ => zero_n_27,
      reset => reset,
      \rgb_next[11]\ => one_n_81,
      \rgb_next[23]_INST_0_i_1\ => one_n_98,
      \rgb_next[8]\ => \rgb_next[8]_0\,
      \rgb_next[8]_0\ => \rgb_next[8]_1\,
      \rgb_next[8]_INST_0_i_3_0\ => \rgb_next[8]_INST_0_i_3\,
      \rgb_next[8]_INST_0_i_3_1\ => \rgb_next[8]_INST_0_i_3_0\,
      \rgb_next[8]_INST_0_i_3_2\ => one_n_82,
      tick_75 => tick_75,
      v_video => v_video,
      x_delta_next2_carry(1) => ball_x_r(7),
      x_delta_next2_carry(0) => ball_x_r(5),
      x_delta_next2_carry_0 => one_n_92,
      x_delta_next2_carry_1 => one_n_94,
      x_delta_next2_carry_2 => one_n_162,
      x_delta_next2_carry_3 => one_n_93,
      \x_delta_next3_carry__0\(9) => one_n_48,
      \x_delta_next3_carry__0\(8) => one_n_49,
      \x_delta_next3_carry__0\(7) => one_n_50,
      \x_delta_next3_carry__0\(6) => one_n_51,
      \x_delta_next3_carry__0\(5) => one_n_52,
      \x_delta_next3_carry__0\(4) => one_n_53,
      \x_delta_next3_carry__0\(3) => one_n_54,
      \x_delta_next3_carry__0\(2) => one_n_55,
      \x_delta_next3_carry__0\(1) => one_n_56,
      \x_delta_next3_carry__0\(0) => one_n_57
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0_BreakoutPixelGenerator is
  port (
    \lives_reg[2]\ : out STD_LOGIC;
    rgb_next : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_131\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_75\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_85\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_85_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_82\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_111\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gamescore0_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gamescore0_13 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gamescore0_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gamescore0_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    brickstaken : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    speed : in STD_LOGIC_VECTOR ( 3 downto 0 );
    btn1 : in STD_LOGIC;
    LR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    v_video : in STD_LOGIC;
    h_video : in STD_LOGIC;
    rgb_next_18_sp_1 : in STD_LOGIC;
    \rgb_next[18]_0\ : in STD_LOGIC;
    rgb_next_2_sp_1 : in STD_LOGIC;
    rgb_next_9_sp_1 : in STD_LOGIC;
    rgb_next_21_sp_1 : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_6\ : in STD_LOGIC;
    rgb_next_13_sp_1 : in STD_LOGIC;
    rgb_next_8_sp_1 : in STD_LOGIC;
    \rgb_next[18]_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_16\ : in STD_LOGIC;
    \rgb_next[18]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_15\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_4\ : in STD_LOGIC;
    \rgb_next[23]_INST_0_i_4_0\ : in STD_LOGIC;
    \rgb_next[9]_INST_0_i_1_0\ : in STD_LOGIC;
    \rgb_next[8]_0\ : in STD_LOGIC;
    \rgb_next[8]_1\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3\ : in STD_LOGIC;
    \rgb_next[8]_INST_0_i_3_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brick_on2__7\ : in STD_LOGIC;
    paddle_on : in STD_LOGIC;
    \rgb_next[14]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    player_name : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_on24_in : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6\ : in STD_LOGIC;
    \rgb_next[15]_INST_0_i_4\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_0\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[19]_INST_0_i_7\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_13_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_145\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_32\ : in STD_LOGIC;
    \rgb_next[13]_INST_0_i_6\ : in STD_LOGIC;
    \rgb_next[0]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_25_2\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_7_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_7_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__15_i_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g1_b2__23_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b0__5_i_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_29_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b1__1_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b1__1_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b1__1_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_66\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_66_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__5_i_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b0__5_i_39\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \g0_b0__5_i_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g1_b2__23_i_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g1_b2__23_i_31_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rgb_next[20]_INST_0_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[16]_INST_0_i_1\ : in STD_LOGIC;
    \rgb_next[16]_INST_0_i_1_0\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_1\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_6_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_22_3\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_75_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_75_2\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205\ : in STD_LOGIC;
    \rgb_next[20]_INST_0_i_205_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_205_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_429_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_215_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_next[20]_INST_0_i_78_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \g0_b0__5_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \g0_b0__15_i_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_BreakoutPixelGenerator : entity is "BreakoutPixelGenerator";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0_BreakoutPixelGenerator;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0_BreakoutPixelGenerator is
  signal rgb_next_13_sn_1 : STD_LOGIC;
  signal rgb_next_18_sn_1 : STD_LOGIC;
  signal rgb_next_21_sn_1 : STD_LOGIC;
  signal rgb_next_2_sn_1 : STD_LOGIC;
  signal rgb_next_8_sn_1 : STD_LOGIC;
  signal rgb_next_9_sn_1 : STD_LOGIC;
  signal tick_75 : STD_LOGIC;
begin
  rgb_next_13_sn_1 <= rgb_next_13_sp_1;
  rgb_next_18_sn_1 <= rgb_next_18_sp_1;
  rgb_next_21_sn_1 <= rgb_next_21_sp_1;
  rgb_next_2_sn_1 <= rgb_next_2_sp_1;
  rgb_next_8_sn_1 <= rgb_next_8_sp_1;
  rgb_next_9_sn_1 <= rgb_next_9_sp_1;
one: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_breakout_animate
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      LR(1 downto 0) => LR(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \brick_on2__7\ => \brick_on2__7\,
      brickstaken(4 downto 0) => brickstaken(4 downto 0),
      btn1 => btn1,
      clk => clk,
      \g0_b0__15_i_22_0\(3 downto 0) => \g0_b0__15_i_22\(3 downto 0),
      \g0_b0__15_i_33\(1 downto 0) => \g0_b0__15_i_33\(1 downto 0),
      \g0_b0__5_i_111\(2 downto 0) => \g0_b0__5_i_111\(2 downto 0),
      \g0_b0__5_i_12_0\(1 downto 0) => \g0_b0__5_i_12\(1 downto 0),
      \g0_b0__5_i_131\(1 downto 0) => \g0_b0__5_i_131\(1 downto 0),
      \g0_b0__5_i_26\(0) => \g0_b0__5_i_26\(0),
      \g0_b0__5_i_26_0\(0) => \g0_b0__5_i_26_0\(0),
      \g0_b0__5_i_29_0\(0) => \g0_b0__5_i_29\(0),
      \g0_b0__5_i_29_1\(0) => \g0_b0__5_i_29_0\(0),
      \g0_b0__5_i_39_0\(2 downto 0) => \g0_b0__5_i_39\(2 downto 0),
      \g0_b0__5_i_63_0\(1 downto 0) => \g0_b0__5_i_63\(1 downto 0),
      \g0_b0__5_i_66\(1 downto 0) => \g0_b0__5_i_66\(1 downto 0),
      \g0_b0__5_i_66_0\(2 downto 0) => \g0_b0__5_i_66_0\(2 downto 0),
      \g0_b0__5_i_75\(1 downto 0) => \g0_b0__5_i_75\(1 downto 0),
      \g0_b0__5_i_7_0\(3 downto 0) => \g0_b0__5_i_7\(3 downto 0),
      \g0_b0__5_i_82_0\(1 downto 0) => \g0_b0__5_i_82\(1 downto 0),
      \g0_b0__5_i_85_0\(0) => \g0_b0__5_i_85\(0),
      \g0_b0__5_i_85_1\(1 downto 0) => \g0_b0__5_i_85_0\(1 downto 0),
      \g0_b0__5_i_96\(0) => \g0_b0__5_i_96\(0),
      \g0_b1__1\(0) => \g0_b1__1\(0),
      \g0_b1__1_i_2_0\(1 downto 0) => \g0_b1__1_i_2\(1 downto 0),
      \g0_b1__1_i_2_1\(3 downto 0) => \g0_b1__1_i_2_0\(3 downto 0),
      \g0_b1__1_i_3_0\(1 downto 0) => \g0_b1__1_i_3\(1 downto 0),
      \g1_b2__23_i_31_0\(0) => \g1_b2__23_i_31\(0),
      \g1_b2__23_i_31_1\(2 downto 0) => \g1_b2__23_i_31_0\(2 downto 0),
      \g1_b2__23_i_4_0\(2 downto 0) => \g1_b2__23_i_4\(2 downto 0),
      gamescore0_0(0) => gamescore0(0),
      gamescore0_1(2 downto 0) => gamescore0_0(2 downto 0),
      gamescore0_10(2 downto 0) => gamescore0_9(2 downto 0),
      gamescore0_11(3 downto 0) => gamescore0_10(3 downto 0),
      gamescore0_12(0) => gamescore0_11(0),
      gamescore0_13(3 downto 0) => gamescore0_12(3 downto 0),
      gamescore0_14(2 downto 0) => gamescore0_13(2 downto 0),
      gamescore0_15(2 downto 0) => gamescore0_14(2 downto 0),
      gamescore0_16(2 downto 0) => gamescore0_15(2 downto 0),
      gamescore0_17(1 downto 0) => gamescore0_16(1 downto 0),
      gamescore0_18(3 downto 0) => gamescore0_17(3 downto 0),
      gamescore0_2(0) => gamescore0_1(0),
      gamescore0_3(2 downto 0) => gamescore0_2(2 downto 0),
      gamescore0_4(3 downto 0) => gamescore0_3(3 downto 0),
      gamescore0_5(3 downto 0) => gamescore0_4(3 downto 0),
      gamescore0_6(1 downto 0) => gamescore0_5(1 downto 0),
      gamescore0_7(1 downto 0) => gamescore0_6(1 downto 0),
      gamescore0_8(0) => gamescore0_7(0),
      gamescore0_9(0) => gamescore0_8(0),
      h_video => h_video,
      \lives_reg[2]\ => \lives_reg[2]\,
      p1_on24_in => p1_on24_in,
      paddle_on => paddle_on,
      pixel_x(11 downto 0) => pixel_x(11 downto 0),
      pixel_y(11 downto 0) => pixel_y(11 downto 0),
      player_name(23 downto 0) => player_name(23 downto 0),
      reset => reset,
      rgb_next(22 downto 0) => rgb_next(22 downto 0),
      \rgb_next[0]_INST_0_i_3\(0) => \rgb_next[0]_INST_0_i_3\(0),
      \rgb_next[13]_INST_0_i_6\ => \rgb_next[13]_INST_0_i_6\,
      \rgb_next[14]_INST_0_i_3\(0) => \rgb_next[14]_INST_0_i_3\(0),
      \rgb_next[15]_INST_0_i_4\ => \rgb_next[15]_INST_0_i_4\,
      \rgb_next[16]_INST_0_i_1\ => \rgb_next[16]_INST_0_i_1\,
      \rgb_next[16]_INST_0_i_1_0\ => \rgb_next[16]_INST_0_i_1_0\,
      \rgb_next[18]_0\ => \rgb_next[18]_0\,
      \rgb_next[18]_1\ => \rgb_next[18]_1\,
      \rgb_next[18]_INST_0_i_1\ => \rgb_next[18]_INST_0_i_1\,
      \rgb_next[19]_INST_0_i_6\ => \rgb_next[19]_INST_0_i_6\,
      \rgb_next[19]_INST_0_i_6_0\ => \rgb_next[19]_INST_0_i_6_0\,
      \rgb_next[19]_INST_0_i_6_1\ => \rgb_next[19]_INST_0_i_6_1\,
      \rgb_next[19]_INST_0_i_7\ => \rgb_next[19]_INST_0_i_7\,
      \rgb_next[20]_INST_0_i_12\(0) => \rgb_next[20]_INST_0_i_12\(0),
      \rgb_next[20]_INST_0_i_13\(0) => \rgb_next[20]_INST_0_i_13\(0),
      \rgb_next[20]_INST_0_i_13_0\(0) => \rgb_next[20]_INST_0_i_13_0\(0),
      \rgb_next[20]_INST_0_i_13_1\(0) => \rgb_next[20]_INST_0_i_13_1\(0),
      \rgb_next[20]_INST_0_i_13_2\(0) => \rgb_next[20]_INST_0_i_13_2\(0),
      \rgb_next[20]_INST_0_i_13_3\(0) => \rgb_next[20]_INST_0_i_13_3\(0),
      \rgb_next[20]_INST_0_i_145\ => \rgb_next[20]_INST_0_i_145\,
      \rgb_next[20]_INST_0_i_205\ => \rgb_next[20]_INST_0_i_205\,
      \rgb_next[20]_INST_0_i_205_0\(0) => \rgb_next[20]_INST_0_i_205_0\(0),
      \rgb_next[20]_INST_0_i_205_1\(0) => \rgb_next[20]_INST_0_i_205_1\(0),
      \rgb_next[20]_INST_0_i_215\(0) => \rgb_next[20]_INST_0_i_215\(0),
      \rgb_next[20]_INST_0_i_215_0\(0) => \rgb_next[20]_INST_0_i_215_0\(0),
      \rgb_next[20]_INST_0_i_22\(0) => \rgb_next[20]_INST_0_i_22\(0),
      \rgb_next[20]_INST_0_i_22_0\(0) => \rgb_next[20]_INST_0_i_22_0\(0),
      \rgb_next[20]_INST_0_i_22_1\(0) => \rgb_next[20]_INST_0_i_22_1\(0),
      \rgb_next[20]_INST_0_i_22_2\(0) => \rgb_next[20]_INST_0_i_22_2\(0),
      \rgb_next[20]_INST_0_i_22_3\ => \rgb_next[20]_INST_0_i_22_3\,
      \rgb_next[20]_INST_0_i_23\(0) => \rgb_next[20]_INST_0_i_23\(0),
      \rgb_next[20]_INST_0_i_23_0\(0) => \rgb_next[20]_INST_0_i_23_0\(0),
      \rgb_next[20]_INST_0_i_25\(0) => \rgb_next[20]_INST_0_i_25\(0),
      \rgb_next[20]_INST_0_i_25_0\(0) => \rgb_next[20]_INST_0_i_25_0\(0),
      \rgb_next[20]_INST_0_i_25_1\(0) => \rgb_next[20]_INST_0_i_25_1\(0),
      \rgb_next[20]_INST_0_i_25_2\ => \rgb_next[20]_INST_0_i_25_2\,
      \rgb_next[20]_INST_0_i_26\(0) => \rgb_next[20]_INST_0_i_26\(0),
      \rgb_next[20]_INST_0_i_26_0\(0) => \rgb_next[20]_INST_0_i_26_0\(0),
      \rgb_next[20]_INST_0_i_32\ => \rgb_next[20]_INST_0_i_32\,
      \rgb_next[20]_INST_0_i_4\(0) => \rgb_next[20]_INST_0_i_4\(0),
      \rgb_next[20]_INST_0_i_429\(0) => \rgb_next[20]_INST_0_i_429\(0),
      \rgb_next[20]_INST_0_i_429_0\(0) => \rgb_next[20]_INST_0_i_429_0\(0),
      \rgb_next[20]_INST_0_i_429_1\(0) => \rgb_next[20]_INST_0_i_429_1\(0),
      \rgb_next[20]_INST_0_i_429_2\(0) => \rgb_next[20]_INST_0_i_429_2\(0),
      \rgb_next[20]_INST_0_i_4_0\(0) => \rgb_next[20]_INST_0_i_4_0\(0),
      \rgb_next[20]_INST_0_i_4_1\(0) => \rgb_next[20]_INST_0_i_4_1\(0),
      \rgb_next[20]_INST_0_i_4_2\(0) => \rgb_next[20]_INST_0_i_4_2\(0),
      \rgb_next[20]_INST_0_i_4_3\(0) => \rgb_next[20]_INST_0_i_4_3\(0),
      \rgb_next[20]_INST_0_i_4_4\(0) => \rgb_next[20]_INST_0_i_4_4\(0),
      \rgb_next[20]_INST_0_i_6\(0) => \rgb_next[20]_INST_0_i_6\(0),
      \rgb_next[20]_INST_0_i_6_0\(0) => \rgb_next[20]_INST_0_i_6_0\(0),
      \rgb_next[20]_INST_0_i_6_1\ => \rgb_next[20]_INST_0_i_6_1\,
      \rgb_next[20]_INST_0_i_6_2\(0) => \rgb_next[20]_INST_0_i_6_2\(0),
      \rgb_next[20]_INST_0_i_6_3\(0) => \rgb_next[20]_INST_0_i_6_3\(0),
      \rgb_next[20]_INST_0_i_7\(0) => \rgb_next[20]_INST_0_i_7\(0),
      \rgb_next[20]_INST_0_i_75\ => \rgb_next[20]_INST_0_i_75\,
      \rgb_next[20]_INST_0_i_75_0\(0) => \rgb_next[20]_INST_0_i_75_0\(0),
      \rgb_next[20]_INST_0_i_75_1\(0) => \rgb_next[20]_INST_0_i_75_1\(0),
      \rgb_next[20]_INST_0_i_75_2\ => \rgb_next[20]_INST_0_i_75_2\,
      \rgb_next[20]_INST_0_i_78\(0) => \rgb_next[20]_INST_0_i_78\(0),
      \rgb_next[20]_INST_0_i_78_0\(0) => \rgb_next[20]_INST_0_i_78_0\(0),
      \rgb_next[20]_INST_0_i_78_1\(0) => \rgb_next[20]_INST_0_i_78_1\(0),
      \rgb_next[20]_INST_0_i_78_2\(0) => \rgb_next[20]_INST_0_i_78_2\(0),
      \rgb_next[20]_INST_0_i_7_0\(0) => \rgb_next[20]_INST_0_i_7_0\(0),
      \rgb_next[20]_INST_0_i_7_1\(0) => \rgb_next[20]_INST_0_i_7_1\(0),
      \rgb_next[20]_INST_0_i_7_2\(0) => \rgb_next[20]_INST_0_i_7_2\(0),
      \rgb_next[20]_INST_0_i_7_3\(0) => \rgb_next[20]_INST_0_i_7_3\(0),
      \rgb_next[20]_INST_0_i_7_4\(0) => \rgb_next[20]_INST_0_i_7_4\(0),
      \rgb_next[20]_INST_0_i_7_5\(0) => \rgb_next[20]_INST_0_i_7_5\(0),
      \rgb_next[20]_INST_0_i_7_6\(0) => \rgb_next[20]_INST_0_i_7_6\(0),
      \rgb_next[23]_INST_0_i_15\ => \rgb_next[23]_INST_0_i_15\,
      \rgb_next[23]_INST_0_i_16\ => \rgb_next[23]_INST_0_i_16\,
      \rgb_next[23]_INST_0_i_4\ => \rgb_next[23]_INST_0_i_4\,
      \rgb_next[23]_INST_0_i_4_0\ => \rgb_next[23]_INST_0_i_4_0\,
      \rgb_next[23]_INST_0_i_6\ => \rgb_next[23]_INST_0_i_6\,
      \rgb_next[8]_0\ => \rgb_next[8]_0\,
      \rgb_next[8]_1\ => \rgb_next[8]_1\,
      \rgb_next[8]_INST_0_i_3\ => \rgb_next[8]_INST_0_i_3\,
      \rgb_next[8]_INST_0_i_3_0\ => \rgb_next[8]_INST_0_i_3_0\,
      \rgb_next[9]_INST_0_i_1\ => \rgb_next[9]_INST_0_i_1\,
      \rgb_next[9]_INST_0_i_1_0\ => \rgb_next[9]_INST_0_i_1_0\,
      rgb_next_13_sp_1 => rgb_next_13_sn_1,
      rgb_next_18_sp_1 => rgb_next_18_sn_1,
      rgb_next_21_sp_1 => rgb_next_21_sn_1,
      rgb_next_2_sp_1 => rgb_next_2_sn_1,
      rgb_next_8_sp_1 => rgb_next_8_sn_1,
      rgb_next_9_sp_1 => rgb_next_9_sn_1,
      speed(3 downto 0) => speed(3 downto 0),
      tick_75 => tick_75,
      v_video => v_video
    );
zero: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_refr_tick
     port map (
      clk => clk,
      reset => reset,
      tick_75 => tick_75
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity HDMIZYBOZ7_BreakoutPixelGenerat_0_0 is
  port (
    clk : in STD_LOGIC;
    tick : in STD_LOGIC;
    reset : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    LR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    h_video : in STD_LOGIC;
    v_video : in STD_LOGIC;
    pixel_x : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pixel_y : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rgb_next : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gameover : out STD_LOGIC;
    status : out STD_LOGIC;
    speed : in STD_LOGIC_VECTOR ( 3 downto 0 );
    brickstaken : out STD_LOGIC_VECTOR ( 4 downto 0 );
    player_name : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 : entity is "HDMIZYBOZ7_BreakoutPixelGenerat_0_0,BreakoutPixelGenerator,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 : entity is "BreakoutPixelGenerator,Vivado 2019.1";
end HDMIZYBOZ7_BreakoutPixelGenerat_0_0;

architecture STRUCTURE of HDMIZYBOZ7_BreakoutPixelGenerat_0_0 is
  signal \g0_b0__15_i_103_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_104_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_105_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_4\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_5\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_62_n_7\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_1\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_2\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_4\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_5\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_68_n_7\ : STD_LOGIC;
  signal \g0_b0__15_i_70_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_71_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_72_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_73_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_74_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_75_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_76_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_77_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_78_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_79_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_80_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_81_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_82_n_0\ : STD_LOGIC;
  signal \g0_b0__15_i_92_n_3\ : STD_LOGIC;
  signal \g0_b0__15_i_92_n_6\ : STD_LOGIC;
  signal \g0_b0__15_i_92_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_108_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_109_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_110_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_111_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_131_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_24_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_25_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_26_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_46_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_47_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_1\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_2\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_3\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_4\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_5\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_6\ : STD_LOGIC;
  signal \g0_b0__5_i_57_n_7\ : STD_LOGIC;
  signal \g0_b0__5_i_65_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_66_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_71_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_72_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_73_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_74_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_75_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_83_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_84_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_94_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_96_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_97_n_0\ : STD_LOGIC;
  signal \g0_b0__5_i_98_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_10_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_11_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_12_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_13_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_14_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_15_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_17_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_4_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_8_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_9_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_100_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_101_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_102_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_17_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_17_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_17_n_5\ : STD_LOGIC;
  signal \g1_b2__23_i_17_n_6\ : STD_LOGIC;
  signal \g1_b2__23_i_17_n_7\ : STD_LOGIC;
  signal \g1_b2__23_i_20_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_21_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_22_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_23_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_78_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_78_n_1\ : STD_LOGIC;
  signal \g1_b2__23_i_78_n_2\ : STD_LOGIC;
  signal \g1_b2__23_i_78_n_3\ : STD_LOGIC;
  signal \g1_b2__23_i_82_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_83_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_84_n_0\ : STD_LOGIC;
  signal \g1_b2__23_i_99_n_0\ : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal inst_n_28 : STD_LOGIC;
  signal inst_n_29 : STD_LOGIC;
  signal inst_n_30 : STD_LOGIC;
  signal inst_n_31 : STD_LOGIC;
  signal inst_n_32 : STD_LOGIC;
  signal inst_n_33 : STD_LOGIC;
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_36 : STD_LOGIC;
  signal inst_n_37 : STD_LOGIC;
  signal inst_n_38 : STD_LOGIC;
  signal inst_n_39 : STD_LOGIC;
  signal inst_n_40 : STD_LOGIC;
  signal inst_n_41 : STD_LOGIC;
  signal inst_n_42 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_46 : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_49 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal inst_n_52 : STD_LOGIC;
  signal inst_n_53 : STD_LOGIC;
  signal inst_n_54 : STD_LOGIC;
  signal inst_n_55 : STD_LOGIC;
  signal inst_n_56 : STD_LOGIC;
  signal inst_n_57 : STD_LOGIC;
  signal inst_n_58 : STD_LOGIC;
  signal inst_n_59 : STD_LOGIC;
  signal inst_n_60 : STD_LOGIC;
  signal inst_n_61 : STD_LOGIC;
  signal inst_n_62 : STD_LOGIC;
  signal inst_n_63 : STD_LOGIC;
  signal inst_n_64 : STD_LOGIC;
  signal inst_n_65 : STD_LOGIC;
  signal inst_n_66 : STD_LOGIC;
  signal inst_n_67 : STD_LOGIC;
  signal inst_n_68 : STD_LOGIC;
  signal inst_n_69 : STD_LOGIC;
  signal inst_n_70 : STD_LOGIC;
  signal inst_n_71 : STD_LOGIC;
  signal inst_n_72 : STD_LOGIC;
  signal inst_n_73 : STD_LOGIC;
  signal inst_n_74 : STD_LOGIC;
  signal inst_n_75 : STD_LOGIC;
  signal inst_n_76 : STD_LOGIC;
  signal inst_n_77 : STD_LOGIC;
  signal inst_n_78 : STD_LOGIC;
  signal inst_n_79 : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal \one/R2_0/brick_on2__7\ : STD_LOGIC;
  signal \one/R2_0/brick_on3\ : STD_LOGIC;
  signal \one/eleven/f_on2\ : STD_LOGIC;
  signal \one/eleven/f_on21_in\ : STD_LOGIC;
  signal \one/eleven/fi_on0\ : STD_LOGIC;
  signal \one/eleven/fi_on1\ : STD_LOGIC;
  signal \one/eleven/fi_on2\ : STD_LOGIC;
  signal \one/eleven/fi_on20_in\ : STD_LOGIC;
  signal \one/eleven/o_on2\ : STD_LOGIC;
  signal \one/eleven/o_on24_in\ : STD_LOGIC;
  signal \one/eleven/t_on2\ : STD_LOGIC;
  signal \one/eleven/t_on23_in\ : STD_LOGIC;
  signal \one/eleven/th_on2\ : STD_LOGIC;
  signal \one/eleven/th_on22_in\ : STD_LOGIC;
  signal \one/eleven/z_on2\ : STD_LOGIC;
  signal \one/eleven/z_on25_in\ : STD_LOGIC;
  signal \one/p1_on24_in\ : STD_LOGIC;
  signal \one/paddle_on\ : STD_LOGIC;
  signal \one/paddle_on1\ : STD_LOGIC;
  signal \one/ten/a1_on2\ : STD_LOGIC;
  signal \one/ten/a1_on20_in\ : STD_LOGIC;
  signal \one/ten/a_on2\ : STD_LOGIC;
  signal \one/ten/a_on26_in\ : STD_LOGIC;
  signal \one/ten/c_on2\ : STD_LOGIC;
  signal \one/ten/c_on212_in\ : STD_LOGIC;
  signal \one/ten/e1_on2\ : STD_LOGIC;
  signal \one/ten/e1_on23_in\ : STD_LOGIC;
  signal \one/ten/e2_on0\ : STD_LOGIC;
  signal \one/ten/e2_on1\ : STD_LOGIC;
  signal \one/ten/e3_on0\ : STD_LOGIC;
  signal \one/ten/e3_on1\ : STD_LOGIC;
  signal \one/ten/e3_on2\ : STD_LOGIC;
  signal \one/ten/e3_on29_in\ : STD_LOGIC;
  signal \one/ten/e_on2\ : STD_LOGIC;
  signal \one/ten/g_on2\ : STD_LOGIC;
  signal \one/ten/g_on27_in\ : STD_LOGIC;
  signal \one/ten/m1_on2\ : STD_LOGIC;
  signal \one/ten/m1_on28_in\ : STD_LOGIC;
  signal \one/ten/m_on2\ : STD_LOGIC;
  signal \one/ten/m_on25_in\ : STD_LOGIC;
  signal \one/ten/o1_on2\ : STD_LOGIC;
  signal \one/ten/o1_on211_in\ : STD_LOGIC;
  signal \one/ten/o_on2\ : STD_LOGIC;
  signal \one/ten/r1_on2\ : STD_LOGIC;
  signal \one/ten/r1_on210_in\ : STD_LOGIC;
  signal \one/ten/r_on0\ : STD_LOGIC;
  signal \one/ten/r_on1\ : STD_LOGIC;
  signal \one/ten/r_on2\ : STD_LOGIC;
  signal \one/ten/r_on22_in\ : STD_LOGIC;
  signal \one/ten/s_on2\ : STD_LOGIC;
  signal \one/ten/s_on21_in\ : STD_LOGIC;
  signal \one/ten/v_on2\ : STD_LOGIC;
  signal \one/ten/v_on24_in\ : STD_LOGIC;
  signal \one/thirteen/A_on2\ : STD_LOGIC;
  signal \one/thirteen/A_on27_in\ : STD_LOGIC;
  signal \one/thirteen/B_on210_in\ : STD_LOGIC;
  signal \one/thirteen/E_on2\ : STD_LOGIC;
  signal \one/thirteen/K_on2\ : STD_LOGIC;
  signal \one/thirteen/K_on26_in\ : STD_LOGIC;
  signal \one/thirteen/O_on2\ : STD_LOGIC;
  signal \one/thirteen/O_on25_in\ : STD_LOGIC;
  signal \one/thirteen/R_on2\ : STD_LOGIC;
  signal \one/thirteen/R_on29_in\ : STD_LOGIC;
  signal \one/thirteen/T_on0\ : STD_LOGIC;
  signal \one/thirteen/U_on2\ : STD_LOGIC;
  signal \one/thirteen/U_on24_in\ : STD_LOGIC;
  signal \one/thirteen/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rgb_next\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rgb_next[13]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \rgb_next[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \rgb_next[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_100_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_100_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_100_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_104_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_104_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_104_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_108_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_108_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_108_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_120_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_120_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_120_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_135_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_135_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_135_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_141_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_141_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_141_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_146_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_147_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_149_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_168_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_168_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_168_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_173_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_173_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_173_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_179_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_179_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_179_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_183_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_183_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_183_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_189_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_18_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_190_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_192_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_194_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_194_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_194_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_198_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_198_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_198_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_202_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_203_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_206_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_206_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_206_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_209_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_209_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_209_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_216_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_233_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_234_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_235_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_235_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_235_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_239_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_239_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_239_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_243_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_243_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_243_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_247_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_247_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_247_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_252_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_253_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_254_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_254_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_254_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_258_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_258_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_258_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_262_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_262_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_262_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_266_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_266_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_266_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_28_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_29_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_305_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_305_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_305_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_336_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_336_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_336_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_340_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_340_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_340_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_346_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_346_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_346_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_350_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_350_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_350_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_355_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_355_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_355_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_371_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_372_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_373_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_374_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_375_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_376_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_377_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_378_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_381_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_385_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_389_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_391_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_391_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_391_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_393_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_395_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_395_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_395_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_397_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_399_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_399_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_399_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_401_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_403_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_403_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_403_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_403_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_405_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_407_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_411_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_415_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_418_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_418_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_418_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_419_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_422_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_422_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_422_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_423_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_426_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_427_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_431_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_433_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_435_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_437_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_441_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_443_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_444_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_446_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_447_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_448_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_448_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_448_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_449_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_453_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_457_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_459_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_45_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_461_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_465_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_466_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_466_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_466_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_468_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_469_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_470_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_470_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_470_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_470_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_471_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_472_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_473_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_474_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_475_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_476_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_477_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_478_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_479_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_480_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_481_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_482_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_483_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_484_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_485_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_486_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_487_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_488_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_489_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_490_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_491_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_492_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_493_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_494_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_495_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_496_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_497_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_498_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_499_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_500_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_501_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_501_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_501_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_501_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_502_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_503_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_504_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_505_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_505_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_505_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_505_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_506_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_507_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_508_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_509_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_510_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_511_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_512_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_513_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_514_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_515_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_516_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_517_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_518_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_519_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_520_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_521_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_522_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_523_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_524_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_525_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_526_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_527_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_528_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_529_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_530_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_531_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_532_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_533_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_534_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_535_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_536_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_537_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_538_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_539_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_540_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_542_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_547_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_548_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_549_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_550_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_551_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_552_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_553_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_554_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_555_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_556_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_557_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_558_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_559_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_560_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_561_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_562_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_563_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_564_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_565_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_566_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_567_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_568_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_569_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_570_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_571_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_572_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_573_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_574_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_575_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_576_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_579_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_579_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_579_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_579_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_580_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_581_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_582_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_583_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_583_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_583_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_583_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_584_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_585_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_586_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_587_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_587_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_587_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_587_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_588_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_589_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_590_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_591_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_592_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_593_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_594_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_595_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_596_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_597_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_598_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_599_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_600_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_601_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_602_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_603_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_604_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_605_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_606_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_607_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_608_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_609_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_610_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_611_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_612_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_613_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_614_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_615_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_616_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_617_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_618_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_619_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_61_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_620_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_621_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_622_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_623_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_624_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_625_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_626_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_627_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_628_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_629_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_630_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_631_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_632_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_633_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_634_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_634_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_634_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_634_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_635_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_636_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_637_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_638_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_639_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_639_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_639_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_639_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_640_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_641_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_644_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_645_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_646_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_647_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_647_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_647_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_647_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_648_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_649_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_650_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_651_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_651_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_651_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_651_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_652_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_653_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_654_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_655_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_656_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_657_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_657_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_657_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_657_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_658_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_659_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_660_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_661_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_661_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_661_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_661_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_662_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_663_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_664_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_665_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_666_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_667_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_668_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_669_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_66_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_670_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_671_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_672_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_673_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_674_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_675_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_676_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_677_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_678_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_679_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_67_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_680_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_681_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_682_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_683_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_684_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_685_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_686_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_687_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_688_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_689_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_690_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_691_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_692_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_693_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_694_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_695_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_696_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_697_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_698_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_699_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_700_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_701_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_702_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_703_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_704_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_705_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_706_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_707_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_708_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_709_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_710_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_711_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_712_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_713_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_714_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_715_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_716_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_717_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_718_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_719_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_720_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_721_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_722_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_723_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_724_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_725_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_726_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_727_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_728_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_729_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_72_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_730_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_731_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_732_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_733_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_734_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_735_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_736_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_736_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_736_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_736_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_737_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_738_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_739_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_73_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_740_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_740_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_740_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_740_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_741_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_742_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_743_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_744_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_745_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_746_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_747_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_748_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_749_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_750_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_751_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_752_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_753_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_754_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_755_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_756_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_757_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_757_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_757_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_757_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_758_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_759_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_760_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_761_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_761_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_761_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_761_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_762_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_763_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_764_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_765_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_766_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_767_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_768_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_769_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_76_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_770_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_771_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_772_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_773_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_774_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_775_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_776_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_777_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_778_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_778_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_778_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_778_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_779_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_77_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_780_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_781_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_782_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_782_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_782_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_782_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_783_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_784_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_785_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_786_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_787_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_788_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_789_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_790_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_791_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_792_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_793_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_794_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_795_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_796_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_797_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_798_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_799_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_800_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_801_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_802_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_803_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_804_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_805_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_806_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_807_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_808_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_809_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_810_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_811_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_812_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_813_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_814_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_816_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_817_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_818_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_819_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_820_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_821_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_822_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_823_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_824_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_82_n_1\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_82_n_2\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_82_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_90_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_95_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_96_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_97_n_3\ : STD_LOGIC;
  signal \rgb_next[20]_INST_0_i_98_n_3\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_8_n_1\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_8_n_2\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_8_n_3\ : STD_LOGIC;
  signal \rgb_next[21]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \rgb_next[23]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \rgb_next[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \rgb_next[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \rgb_next[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \^status\ : STD_LOGIC;
  signal \NLW_g0_b0__15_i_62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g0_b0__15_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g0_b0__15_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g1_b2__23_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g1_b2__23_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_g1_b2__23_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_131_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_146_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_147_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_149_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_149_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_150_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_151_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_179_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_189_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_190_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_190_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_192_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_192_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_193_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_198_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_202_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_202_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_203_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_216_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_218_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_233_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_234_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_243_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_252_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_252_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_253_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_253_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_254_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_258_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_266_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_336_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_340_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_346_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_350_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_355_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_374_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_374_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_375_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_375_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_376_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_376_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_391_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_395_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_399_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_403_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_418_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_422_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_426_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_426_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_427_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_427_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_443_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_443_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_444_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_444_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_446_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_446_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_447_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_447_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_448_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_466_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_470_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_501_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_505_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_579_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_583_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_587_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_634_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_639_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_645_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_645_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_646_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_646_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_647_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_651_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_655_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_655_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_656_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_656_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_657_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_66_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_661_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_67_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_72_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_73_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_734_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_734_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_735_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_735_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_736_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_740_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_757_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_761_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_778_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_782_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_79_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_87_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_96_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_97_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[20]_INST_0_i_98_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[20]_INST_0_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[21]_INST_0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rgb_next[21]_INST_0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rgb_next[21]_INST_0_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_14\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_15\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_17\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_18\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_20\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \rgb_next[18]_INST_0_i_22\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_23\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_24\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_26\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rgb_next[19]_INST_0_i_28\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_15\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_153\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_176\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_187\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_188\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_217\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_48\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_644\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rgb_next[20]_INST_0_i_69\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_24\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_25\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_26\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_27\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_33\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_35\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_36\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_39\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_40\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_41\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rgb_next[23]_INST_0_i_42\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rgb_next[2]_INST_0_i_11\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_10\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_12\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_13\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rgb_next[8]_INST_0_i_15\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rgb_next[9]_INST_0_i_5\ : label is "soft_lutpair391";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  gameover <= \^status\;
  rgb_next(23 downto 7) <= \^rgb_next\(23 downto 7);
  rgb_next(6) <= \^rgb_next\(2);
  rgb_next(5 downto 0) <= \^rgb_next\(5 downto 0);
  status <= \^status\;
\g0_b0__15_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => inst_n_66,
      I1 => inst_n_63,
      I2 => inst_n_68,
      O => \g0_b0__15_i_103_n_0\
    );
\g0_b0__15_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_62,
      I2 => inst_n_67,
      I3 => inst_n_66,
      I4 => inst_n_68,
      I5 => inst_n_69,
      O => \g0_b0__15_i_104_n_0\
    );
\g0_b0__15_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => inst_n_68,
      I1 => inst_n_63,
      I2 => inst_n_66,
      I3 => inst_n_62,
      I4 => inst_n_67,
      I5 => inst_n_65,
      O => \g0_b0__15_i_105_n_0\
    );
\g0_b0__15_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_g0_b0__15_i_62_CO_UNCONNECTED\(3),
      CO(2) => \g0_b0__15_i_62_n_1\,
      CO(1) => \g0_b0__15_i_62_n_2\,
      CO(0) => \g0_b0__15_i_62_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \g0_b0__15_i_70_n_0\,
      DI(1) => \g0_b0__15_i_71_n_0\,
      DI(0) => '0',
      O(3) => \g0_b0__15_i_62_n_4\,
      O(2) => \g0_b0__15_i_62_n_5\,
      O(1) => \g0_b0__15_i_62_n_6\,
      O(0) => \g0_b0__15_i_62_n_7\,
      S(3) => \g0_b0__15_i_72_n_0\,
      S(2) => \g0_b0__15_i_73_n_0\,
      S(1) => \g0_b0__15_i_74_n_0\,
      S(0) => \g0_b0__15_i_75_n_0\
    );
\g0_b0__15_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__15_i_68_n_0\,
      CO(2) => \g0_b0__15_i_68_n_1\,
      CO(1) => \g0_b0__15_i_68_n_2\,
      CO(0) => \g0_b0__15_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \g0_b0__15_i_76_n_0\,
      DI(2) => \g0_b0__15_i_77_n_0\,
      DI(1) => \g0_b0__15_i_78_n_0\,
      DI(0) => '0',
      O(3) => \g0_b0__15_i_68_n_4\,
      O(2) => \g0_b0__15_i_68_n_5\,
      O(1) => \g0_b0__15_i_68_n_6\,
      O(0) => \g0_b0__15_i_68_n_7\,
      S(3) => \g0_b0__15_i_79_n_0\,
      S(2) => \g0_b0__15_i_80_n_0\,
      S(1) => \g0_b0__15_i_81_n_0\,
      S(0) => \g0_b0__15_i_82_n_0\
    );
\g0_b0__15_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \g0_b0__15_i_68_n_4\,
      I1 => inst_n_63,
      O => \g0_b0__15_i_70_n_0\
    );
\g0_b0__15_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \g0_b0__15_i_68_n_5\,
      I1 => inst_n_64,
      O => \g0_b0__15_i_71_n_0\
    );
\g0_b0__15_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \g0_b0__15_i_92_n_7\,
      I1 => inst_n_62,
      I2 => \g0_b0__15_i_92_n_6\,
      I3 => inst_n_64,
      I4 => inst_n_68,
      O => \g0_b0__15_i_72_n_0\
    );
\g0_b0__15_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_63,
      I1 => \g0_b0__15_i_68_n_4\,
      I2 => \g0_b0__15_i_92_n_7\,
      I3 => inst_n_62,
      O => \g0_b0__15_i_73_n_0\
    );
\g0_b0__15_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => inst_n_64,
      I1 => \g0_b0__15_i_68_n_5\,
      I2 => \g0_b0__15_i_68_n_4\,
      I3 => inst_n_63,
      O => \g0_b0__15_i_74_n_0\
    );
\g0_b0__15_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_64,
      I1 => \g0_b0__15_i_68_n_5\,
      O => \g0_b0__15_i_75_n_0\
    );
\g0_b0__15_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_67,
      I2 => inst_n_62,
      O => \g0_b0__15_i_76_n_0\
    );
\g0_b0__15_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_67,
      I2 => inst_n_62,
      O => \g0_b0__15_i_77_n_0\
    );
\g0_b0__15_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_64,
      O => \g0_b0__15_i_78_n_0\
    );
\g0_b0__15_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_67,
      I2 => inst_n_64,
      I3 => inst_n_66,
      I4 => inst_n_68,
      I5 => inst_n_63,
      O => \g0_b0__15_i_79_n_0\
    );
\g0_b0__15_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_67,
      I2 => inst_n_64,
      I3 => inst_n_68,
      I4 => inst_n_63,
      O => \g0_b0__15_i_80_n_0\
    );
\g0_b0__15_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_62,
      I2 => inst_n_63,
      I3 => inst_n_68,
      O => \g0_b0__15_i_81_n_0\
    );
\g0_b0__15_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_64,
      O => \g0_b0__15_i_82_n_0\
    );
\g0_b0__15_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \g0_b0__15_i_68_n_0\,
      CO(3 downto 1) => \NLW_g0_b0__15_i_92_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g0_b0__15_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \g0_b0__15_i_103_n_0\,
      O(3 downto 2) => \NLW_g0_b0__15_i_92_O_UNCONNECTED\(3 downto 2),
      O(1) => \g0_b0__15_i_92_n_6\,
      O(0) => \g0_b0__15_i_92_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \g0_b0__15_i_104_n_0\,
      S(0) => \g0_b0__15_i_105_n_0\
    );
\g0_b0__5_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_27,
      I1 => inst_n_25,
      O => \g0_b0__5_i_108_n_0\
    );
\g0_b0__5_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_28,
      I1 => inst_n_26,
      O => \g0_b0__5_i_109_n_0\
    );
\g0_b0__5_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => inst_n_28,
      I1 => inst_n_24,
      I2 => inst_n_27,
      O => \g0_b0__5_i_110_n_0\
    );
\g0_b0__5_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_28,
      O => \g0_b0__5_i_111_n_0\
    );
\g0_b0__5_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_26,
      I1 => inst_n_24,
      O => \g0_b0__5_i_131_n_0\
    );
\g0_b0__5_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C999CCC"
    )
        port map (
      I0 => inst_n_53,
      I1 => inst_n_52,
      I2 => inst_n_50,
      I3 => inst_n_36,
      I4 => inst_n_48,
      O => \g0_b0__5_i_24_n_0\
    );
\g0_b0__5_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C999CCC"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_53,
      I2 => inst_n_50,
      I3 => inst_n_36,
      I4 => inst_n_48,
      O => \g0_b0__5_i_25_n_0\
    );
\g0_b0__5_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C999CCC"
    )
        port map (
      I0 => inst_n_55,
      I1 => inst_n_54,
      I2 => inst_n_50,
      I3 => inst_n_36,
      I4 => inst_n_48,
      O => \g0_b0__5_i_26_n_0\
    );
\g0_b0__5_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C999CCC"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_55,
      I2 => inst_n_50,
      I3 => inst_n_36,
      I4 => inst_n_48,
      O => \g0_b0__5_i_46_n_0\
    );
\g0_b0__5_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => inst_n_48,
      I1 => inst_n_36,
      I2 => inst_n_50,
      I3 => inst_n_56,
      O => \g0_b0__5_i_47_n_0\
    );
\g0_b0__5_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g0_b0__5_i_57_n_0\,
      CO(2) => \g0_b0__5_i_57_n_1\,
      CO(1) => \g0_b0__5_i_57_n_2\,
      CO(0) => \g0_b0__5_i_57_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_26,
      DI(2) => inst_n_27,
      DI(1) => inst_n_28,
      DI(0) => '0',
      O(3) => \g0_b0__5_i_57_n_4\,
      O(2) => \g0_b0__5_i_57_n_5\,
      O(1) => \g0_b0__5_i_57_n_6\,
      O(0) => \g0_b0__5_i_57_n_7\,
      S(3) => \g0_b0__5_i_96_n_0\,
      S(2) => \g0_b0__5_i_97_n_0\,
      S(1) => \g0_b0__5_i_98_n_0\,
      S(0) => inst_n_60
    );
\g0_b0__5_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD22D2D2DD2D2D2"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_32,
      I2 => inst_n_31,
      I3 => inst_n_39,
      I4 => inst_n_36,
      I5 => inst_n_35,
      O => \g0_b0__5_i_65_n_0\
    );
\g0_b0__5_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_32,
      O => \g0_b0__5_i_66_n_0\
    );
\g0_b0__5_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_44,
      I1 => inst_n_36,
      I2 => inst_n_40,
      O => \g0_b0__5_i_71_n_0\
    );
\g0_b0__5_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_45,
      I1 => inst_n_36,
      I2 => inst_n_41,
      O => \g0_b0__5_i_72_n_0\
    );
\g0_b0__5_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => inst_n_49,
      I1 => inst_n_51,
      I2 => inst_n_41,
      I3 => inst_n_36,
      I4 => inst_n_45,
      O => \g0_b0__5_i_73_n_0\
    );
\g0_b0__5_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_44,
      I1 => inst_n_36,
      I2 => inst_n_40,
      O => \g0_b0__5_i_74_n_0\
    );
\g0_b0__5_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_45,
      I1 => inst_n_36,
      I2 => inst_n_41,
      O => \g0_b0__5_i_75_n_0\
    );
\g0_b0__5_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_51,
      I1 => inst_n_36,
      I2 => inst_n_49,
      O => \g0_b0__5_i_83_n_0\
    );
\g0_b0__5_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55300030"
    )
        port map (
      I0 => inst_n_44,
      I1 => inst_n_40,
      I2 => inst_n_49,
      I3 => inst_n_36,
      I4 => inst_n_51,
      O => \g0_b0__5_i_84_n_0\
    );
\g0_b0__5_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_29,
      I1 => inst_n_28,
      I2 => inst_n_25,
      O => \g0_b0__5_i_94_n_0\
    );
\g0_b0__5_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_26,
      I1 => inst_n_30,
      O => \g0_b0__5_i_96_n_0\
    );
\g0_b0__5_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_27,
      I1 => inst_n_58,
      O => \g0_b0__5_i_97_n_0\
    );
\g0_b0__5_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_28,
      I1 => inst_n_59,
      O => \g0_b0__5_i_98_n_0\
    );
\g0_b1__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => inst_n_41,
      I1 => inst_n_45,
      I2 => inst_n_40,
      I3 => inst_n_36,
      I4 => inst_n_44,
      O => \g0_b1__1_i_10_n_0\
    );
\g0_b1__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => inst_n_42,
      I1 => inst_n_46,
      I2 => inst_n_41,
      I3 => inst_n_36,
      I4 => inst_n_45,
      O => \g0_b1__1_i_11_n_0\
    );
\g0_b1__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => inst_n_43,
      I1 => inst_n_47,
      I2 => inst_n_42,
      I3 => inst_n_36,
      I4 => inst_n_46,
      O => \g0_b1__1_i_12_n_0\
    );
\g0_b1__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_47,
      I1 => inst_n_36,
      I2 => inst_n_43,
      O => \g0_b1__1_i_13_n_0\
    );
\g0_b1__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inst_n_38,
      I1 => inst_n_36,
      I2 => inst_n_34,
      O => \g0_b1__1_i_14_n_0\
    );
\g0_b1__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_36,
      I2 => inst_n_33,
      O => \g0_b1__1_i_15_n_0\
    );
\g0_b1__1_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => inst_n_35,
      I1 => inst_n_39,
      I2 => inst_n_34,
      I3 => inst_n_36,
      I4 => inst_n_38,
      O => \g0_b1__1_i_17_n_0\
    );
\g0_b1__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_50,
      I1 => inst_n_36,
      I2 => inst_n_48,
      O => \g0_b1__1_i_4_n_0\
    );
\g0_b1__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_45,
      I1 => inst_n_36,
      I2 => inst_n_41,
      O => \g0_b1__1_i_8_n_0\
    );
\g0_b1__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_46,
      I1 => inst_n_36,
      I2 => inst_n_42,
      O => \g0_b1__1_i_9_n_0\
    );
\g1_b2__23_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_71,
      I1 => inst_n_78,
      O => \g1_b2__23_i_100_n_0\
    );
\g1_b2__23_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_72,
      I1 => inst_n_79,
      O => \g1_b2__23_i_101_n_0\
    );
\g1_b2__23_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_73,
      I1 => inst_n_61,
      O => \g1_b2__23_i_102_n_0\
    );
\g1_b2__23_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_g1_b2__23_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g1_b2__23_i_17_n_2\,
      CO(0) => \g1_b2__23_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \g1_b2__23_i_20_n_0\,
      DI(0) => '0',
      O(3) => \NLW_g1_b2__23_i_17_O_UNCONNECTED\(3),
      O(2) => \g1_b2__23_i_17_n_5\,
      O(1) => \g1_b2__23_i_17_n_6\,
      O(0) => \g1_b2__23_i_17_n_7\,
      S(3) => '0',
      S(2) => \g1_b2__23_i_21_n_0\,
      S(1) => \g1_b2__23_i_22_n_0\,
      S(0) => \g1_b2__23_i_23_n_0\
    );
\g1_b2__23_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_87,
      I1 => inst_n_84,
      O => \g1_b2__23_i_20_n_0\
    );
\g1_b2__23_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => inst_n_86,
      I1 => inst_n_83,
      I2 => inst_n_85,
      I3 => inst_n_88,
      I4 => inst_n_84,
      O => \g1_b2__23_i_21_n_0\
    );
\g1_b2__23_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => inst_n_84,
      I1 => inst_n_87,
      I2 => inst_n_83,
      I3 => inst_n_86,
      O => \g1_b2__23_i_22_n_0\
    );
\g1_b2__23_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_87,
      I1 => inst_n_84,
      O => \g1_b2__23_i_23_n_0\
    );
\g1_b2__23_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g1_b2__23_i_78_n_0\,
      CO(2) => \g1_b2__23_i_78_n_1\,
      CO(1) => \g1_b2__23_i_78_n_2\,
      CO(0) => \g1_b2__23_i_78_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_70,
      DI(2) => inst_n_71,
      DI(1) => inst_n_72,
      DI(0) => inst_n_73,
      O(3 downto 0) => \NLW_g1_b2__23_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \g1_b2__23_i_99_n_0\,
      S(2) => \g1_b2__23_i_100_n_0\,
      S(1) => \g1_b2__23_i_101_n_0\,
      S(0) => \g1_b2__23_i_102_n_0\
    );
\g1_b2__23_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_74,
      I1 => inst_n_80,
      O => \g1_b2__23_i_82_n_0\
    );
\g1_b2__23_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_75,
      I1 => inst_n_81,
      O => \g1_b2__23_i_83_n_0\
    );
\g1_b2__23_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_76,
      I1 => inst_n_82,
      O => \g1_b2__23_i_84_n_0\
    );
\g1_b2__23_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_70,
      I1 => inst_n_77,
      O => \g1_b2__23_i_99_n_0\
    );
inst: entity work.HDMIZYBOZ7_BreakoutPixelGenerat_0_0_BreakoutPixelGenerator
     port map (
      CO(0) => \one/R2_0/brick_on3\,
      DI(0) => \g0_b1__1_i_14_n_0\,
      LR(1 downto 0) => LR(1 downto 0),
      O(3) => inst_n_24,
      O(2) => inst_n_25,
      O(1) => inst_n_26,
      O(0) => inst_n_27,
      S(3) => \g0_b0__5_i_108_n_0\,
      S(2) => \g0_b0__5_i_109_n_0\,
      S(1) => \g0_b0__5_i_110_n_0\,
      S(0) => \g0_b0__5_i_111_n_0\,
      \brick_on2__7\ => \one/R2_0/brick_on2__7\,
      brickstaken(4 downto 0) => brickstaken(4 downto 0),
      btn1 => btn1,
      clk => clk,
      \g0_b0__15_i_22\(3) => \g0_b0__15_i_62_n_4\,
      \g0_b0__15_i_22\(2) => \g0_b0__15_i_62_n_5\,
      \g0_b0__15_i_22\(1) => \g0_b0__15_i_62_n_6\,
      \g0_b0__15_i_22\(0) => \g0_b0__15_i_62_n_7\,
      \g0_b0__15_i_33\(1) => \g0_b0__15_i_68_n_6\,
      \g0_b0__15_i_33\(0) => \g0_b0__15_i_68_n_7\,
      \g0_b0__5_i_111\(2) => inst_n_58,
      \g0_b0__5_i_111\(1) => inst_n_59,
      \g0_b0__5_i_111\(0) => inst_n_60,
      \g0_b0__5_i_12\(1) => \g0_b0__5_i_65_n_0\,
      \g0_b0__5_i_12\(0) => \g0_b0__5_i_66_n_0\,
      \g0_b0__5_i_131\(1) => inst_n_29,
      \g0_b0__5_i_131\(0) => inst_n_30,
      \g0_b0__5_i_26\(0) => \g0_b0__5_i_83_n_0\,
      \g0_b0__5_i_26_0\(0) => \g0_b0__5_i_84_n_0\,
      \g0_b0__5_i_29\(0) => \g0_b0__5_i_57_n_0\,
      \g0_b0__5_i_29_0\(0) => \g0_b0__5_i_94_n_0\,
      \g0_b0__5_i_39\(2) => \g0_b0__5_i_24_n_0\,
      \g0_b0__5_i_39\(1) => \g0_b0__5_i_25_n_0\,
      \g0_b0__5_i_39\(0) => \g0_b0__5_i_26_n_0\,
      \g0_b0__5_i_63\(1) => \g0_b0__5_i_46_n_0\,
      \g0_b0__5_i_63\(0) => \g0_b0__5_i_47_n_0\,
      \g0_b0__5_i_66\(1) => \g0_b0__5_i_71_n_0\,
      \g0_b0__5_i_66\(0) => \g0_b0__5_i_72_n_0\,
      \g0_b0__5_i_66_0\(2) => \g0_b0__5_i_73_n_0\,
      \g0_b0__5_i_66_0\(1) => \g0_b0__5_i_74_n_0\,
      \g0_b0__5_i_66_0\(0) => \g0_b0__5_i_75_n_0\,
      \g0_b0__5_i_7\(3) => \g0_b0__5_i_57_n_4\,
      \g0_b0__5_i_7\(2) => \g0_b0__5_i_57_n_5\,
      \g0_b0__5_i_7\(1) => \g0_b0__5_i_57_n_6\,
      \g0_b0__5_i_7\(0) => \g0_b0__5_i_57_n_7\,
      \g0_b0__5_i_75\(1) => inst_n_31,
      \g0_b0__5_i_75\(0) => inst_n_32,
      \g0_b0__5_i_82\(1) => inst_n_55,
      \g0_b0__5_i_82\(0) => inst_n_56,
      \g0_b0__5_i_85\(0) => inst_n_52,
      \g0_b0__5_i_85_0\(1) => inst_n_53,
      \g0_b0__5_i_85_0\(0) => inst_n_54,
      \g0_b0__5_i_96\(0) => \g0_b0__5_i_131_n_0\,
      \g0_b1__1\(0) => \g0_b1__1_i_4_n_0\,
      \g0_b1__1_i_2\(1) => \g0_b1__1_i_8_n_0\,
      \g0_b1__1_i_2\(0) => \g0_b1__1_i_9_n_0\,
      \g0_b1__1_i_2_0\(3) => \g0_b1__1_i_10_n_0\,
      \g0_b1__1_i_2_0\(2) => \g0_b1__1_i_11_n_0\,
      \g0_b1__1_i_2_0\(1) => \g0_b1__1_i_12_n_0\,
      \g0_b1__1_i_2_0\(0) => \g0_b1__1_i_13_n_0\,
      \g0_b1__1_i_3\(1) => \g0_b1__1_i_15_n_0\,
      \g0_b1__1_i_3\(0) => \g0_b1__1_i_17_n_0\,
      \g1_b2__23_i_31\(0) => \g1_b2__23_i_78_n_0\,
      \g1_b2__23_i_31_0\(2) => \g1_b2__23_i_82_n_0\,
      \g1_b2__23_i_31_0\(1) => \g1_b2__23_i_83_n_0\,
      \g1_b2__23_i_31_0\(0) => \g1_b2__23_i_84_n_0\,
      \g1_b2__23_i_4\(2) => \g1_b2__23_i_17_n_5\,
      \g1_b2__23_i_4\(1) => \g1_b2__23_i_17_n_6\,
      \g1_b2__23_i_4\(0) => \g1_b2__23_i_17_n_7\,
      gamescore0(0) => inst_n_28,
      gamescore0_0(2) => inst_n_33,
      gamescore0_0(1) => inst_n_34,
      gamescore0_0(0) => inst_n_35,
      gamescore0_1(0) => inst_n_36,
      gamescore0_10(3) => inst_n_65,
      gamescore0_10(2) => inst_n_66,
      gamescore0_10(1) => inst_n_67,
      gamescore0_10(0) => inst_n_68,
      gamescore0_11(0) => inst_n_69,
      gamescore0_12(3) => inst_n_70,
      gamescore0_12(2) => inst_n_71,
      gamescore0_12(1) => inst_n_72,
      gamescore0_12(0) => inst_n_73,
      gamescore0_13(2) => inst_n_74,
      gamescore0_13(1) => inst_n_75,
      gamescore0_13(0) => inst_n_76,
      gamescore0_14(2) => inst_n_77,
      gamescore0_14(1) => inst_n_78,
      gamescore0_14(0) => inst_n_79,
      gamescore0_15(2) => inst_n_80,
      gamescore0_15(1) => inst_n_81,
      gamescore0_15(0) => inst_n_82,
      gamescore0_16(1) => inst_n_83,
      gamescore0_16(0) => inst_n_84,
      gamescore0_17(3) => inst_n_85,
      gamescore0_17(2) => inst_n_86,
      gamescore0_17(1) => inst_n_87,
      gamescore0_17(0) => inst_n_88,
      gamescore0_2(2) => inst_n_37,
      gamescore0_2(1) => inst_n_38,
      gamescore0_2(0) => inst_n_39,
      gamescore0_3(3) => inst_n_40,
      gamescore0_3(2) => inst_n_41,
      gamescore0_3(1) => inst_n_42,
      gamescore0_3(0) => inst_n_43,
      gamescore0_4(3) => inst_n_44,
      gamescore0_4(2) => inst_n_45,
      gamescore0_4(1) => inst_n_46,
      gamescore0_4(0) => inst_n_47,
      gamescore0_5(1) => inst_n_48,
      gamescore0_5(0) => inst_n_49,
      gamescore0_6(1) => inst_n_50,
      gamescore0_6(0) => inst_n_51,
      gamescore0_7(0) => inst_n_57,
      gamescore0_8(0) => inst_n_61,
      gamescore0_9(2) => inst_n_62,
      gamescore0_9(1) => inst_n_63,
      gamescore0_9(0) => inst_n_64,
      h_video => h_video,
      \lives_reg[2]\ => \^status\,
      p1_on24_in => \one/p1_on24_in\,
      paddle_on => \one/paddle_on\,
      pixel_x(11 downto 0) => pixel_x(11 downto 0),
      pixel_y(11 downto 0) => pixel_y(11 downto 0),
      player_name(23 downto 0) => player_name(23 downto 0),
      reset => reset,
      rgb_next(22 downto 6) => \^rgb_next\(23 downto 7),
      rgb_next(5) => \^rgb_next\(2),
      rgb_next(4 downto 2) => \^rgb_next\(5 downto 3),
      rgb_next(1 downto 0) => \^rgb_next\(1 downto 0),
      \rgb_next[0]_INST_0_i_3\(0) => \one/eleven/fi_on0\,
      \rgb_next[13]_INST_0_i_6\ => \rgb_next[13]_INST_0_i_9_n_0\,
      \rgb_next[14]_INST_0_i_3\(0) => \one/thirteen/O_on2\,
      \rgb_next[15]_INST_0_i_4\ => \rgb_next[19]_INST_0_i_12_n_0\,
      \rgb_next[16]_INST_0_i_1\ => \rgb_next[20]_INST_0_i_20_n_0\,
      \rgb_next[16]_INST_0_i_1_0\ => \rgb_next[20]_INST_0_i_21_n_0\,
      \rgb_next[18]_0\ => \rgb_next[18]_INST_0_i_11_n_0\,
      \rgb_next[18]_1\ => \rgb_next[18]_INST_0_i_7_n_0\,
      \rgb_next[18]_INST_0_i_1\ => \rgb_next[18]_INST_0_i_12_n_0\,
      \rgb_next[19]_INST_0_i_6\ => \rgb_next[19]_INST_0_i_9_n_0\,
      \rgb_next[19]_INST_0_i_6_0\ => \rgb_next[19]_INST_0_i_13_n_0\,
      \rgb_next[19]_INST_0_i_6_1\ => \rgb_next[19]_INST_0_i_18_n_0\,
      \rgb_next[19]_INST_0_i_7\ => \rgb_next[19]_INST_0_i_22_n_0\,
      \rgb_next[20]_INST_0_i_12\(0) => \one/thirteen/B_on210_in\,
      \rgb_next[20]_INST_0_i_13\(0) => \one/thirteen/K_on26_in\,
      \rgb_next[20]_INST_0_i_13_0\(0) => \one/thirteen/K_on2\,
      \rgb_next[20]_INST_0_i_13_1\(0) => \one/thirteen/E_on2\,
      \rgb_next[20]_INST_0_i_13_2\(0) => \one/thirteen/R_on29_in\,
      \rgb_next[20]_INST_0_i_13_3\(0) => \one/thirteen/R_on2\,
      \rgb_next[20]_INST_0_i_145\ => \rgb_next[20]_INST_0_i_542_n_0\,
      \rgb_next[20]_INST_0_i_205\ => \rgb_next[20]_INST_0_i_644_n_0\,
      \rgb_next[20]_INST_0_i_205_0\(0) => \one/ten/a1_on2\,
      \rgb_next[20]_INST_0_i_205_1\(0) => \one/ten/a1_on20_in\,
      \rgb_next[20]_INST_0_i_215\(0) => \one/ten/o1_on211_in\,
      \rgb_next[20]_INST_0_i_215_0\(0) => \one/ten/o1_on2\,
      \rgb_next[20]_INST_0_i_22\(0) => \one/ten/r_on1\,
      \rgb_next[20]_INST_0_i_22_0\(0) => \one/ten/r_on0\,
      \rgb_next[20]_INST_0_i_22_1\(0) => \one/ten/a_on26_in\,
      \rgb_next[20]_INST_0_i_22_2\(0) => \one/ten/a_on2\,
      \rgb_next[20]_INST_0_i_22_3\ => \rgb_next[20]_INST_0_i_204_n_0\,
      \rgb_next[20]_INST_0_i_23\(0) => \one/ten/e3_on29_in\,
      \rgb_next[20]_INST_0_i_23_0\(0) => \one/ten/e3_on2\,
      \rgb_next[20]_INST_0_i_25\(0) => \one/eleven/fi_on1\,
      \rgb_next[20]_INST_0_i_25_0\(0) => \one/eleven/o_on24_in\,
      \rgb_next[20]_INST_0_i_25_1\(0) => \one/eleven/o_on2\,
      \rgb_next[20]_INST_0_i_25_2\ => \rgb_next[23]_INST_0_i_36_n_0\,
      \rgb_next[20]_INST_0_i_26\(0) => \one/eleven/f_on2\,
      \rgb_next[20]_INST_0_i_26_0\(0) => \one/eleven/f_on21_in\,
      \rgb_next[20]_INST_0_i_32\ => \rgb_next[20]_INST_0_i_297_n_0\,
      \rgb_next[20]_INST_0_i_4\(0) => \one/thirteen/T_on0\,
      \rgb_next[20]_INST_0_i_429\(0) => \one/ten/s_on2\,
      \rgb_next[20]_INST_0_i_429_0\(0) => \one/ten/s_on21_in\,
      \rgb_next[20]_INST_0_i_429_1\(0) => \one/ten/m1_on2\,
      \rgb_next[20]_INST_0_i_429_2\(0) => \one/ten/m1_on28_in\,
      \rgb_next[20]_INST_0_i_4_0\(0) => \one/thirteen/A_on2\,
      \rgb_next[20]_INST_0_i_4_1\(0) => \one/thirteen/A_on27_in\,
      \rgb_next[20]_INST_0_i_4_2\(0) => \one/thirteen/O_on25_in\,
      \rgb_next[20]_INST_0_i_4_3\(0) => \one/thirteen/U_on24_in\,
      \rgb_next[20]_INST_0_i_4_4\(0) => \one/thirteen/U_on2\,
      \rgb_next[20]_INST_0_i_6\(0) => \one/ten/v_on2\,
      \rgb_next[20]_INST_0_i_6_0\(0) => \one/ten/v_on24_in\,
      \rgb_next[20]_INST_0_i_6_1\ => \rgb_next[20]_INST_0_i_74_n_0\,
      \rgb_next[20]_INST_0_i_6_2\(0) => \one/ten/e3_on0\,
      \rgb_next[20]_INST_0_i_6_3\(0) => \one/ten/e3_on1\,
      \rgb_next[20]_INST_0_i_7\(0) => \one/eleven/fi_on20_in\,
      \rgb_next[20]_INST_0_i_75\ => \rgb_next[20]_INST_0_i_217_n_0\,
      \rgb_next[20]_INST_0_i_75_0\(0) => \one/ten/e2_on1\,
      \rgb_next[20]_INST_0_i_75_1\(0) => \one/ten/e2_on0\,
      \rgb_next[20]_INST_0_i_75_2\ => \rgb_next[20]_INST_0_i_428_n_0\,
      \rgb_next[20]_INST_0_i_78\(0) => \one/ten/c_on2\,
      \rgb_next[20]_INST_0_i_78_0\(0) => \one/ten/c_on212_in\,
      \rgb_next[20]_INST_0_i_78_1\(0) => \one/ten/r1_on2\,
      \rgb_next[20]_INST_0_i_78_2\(0) => \one/ten/r1_on210_in\,
      \rgb_next[20]_INST_0_i_7_0\(0) => \one/eleven/fi_on2\,
      \rgb_next[20]_INST_0_i_7_1\(0) => \one/eleven/z_on25_in\,
      \rgb_next[20]_INST_0_i_7_2\(0) => \one/eleven/z_on2\,
      \rgb_next[20]_INST_0_i_7_3\(0) => \one/eleven/t_on2\,
      \rgb_next[20]_INST_0_i_7_4\(0) => \one/eleven/t_on23_in\,
      \rgb_next[20]_INST_0_i_7_5\(0) => \one/eleven/th_on2\,
      \rgb_next[20]_INST_0_i_7_6\(0) => \one/eleven/th_on22_in\,
      \rgb_next[23]_INST_0_i_15\ => \rgb_next[18]_INST_0_i_14_n_0\,
      \rgb_next[23]_INST_0_i_16\ => \rgb_next[23]_INST_0_i_38_n_0\,
      \rgb_next[23]_INST_0_i_4\ => \rgb_next[23]_INST_0_i_26_n_0\,
      \rgb_next[23]_INST_0_i_4_0\ => \rgb_next[23]_INST_0_i_27_n_0\,
      \rgb_next[23]_INST_0_i_6\ => \rgb_next[23]_INST_0_i_28_n_0\,
      \rgb_next[8]_0\ => \rgb_next[8]_INST_0_i_10_n_0\,
      \rgb_next[8]_1\ => \rgb_next[8]_INST_0_i_12_n_0\,
      \rgb_next[8]_INST_0_i_3\ => \rgb_next[8]_INST_0_i_14_n_0\,
      \rgb_next[8]_INST_0_i_3_0\ => \rgb_next[8]_INST_0_i_15_n_0\,
      \rgb_next[9]_INST_0_i_1\ => \rgb_next[9]_INST_0_i_5_n_0\,
      \rgb_next[9]_INST_0_i_1_0\ => \rgb_next[23]_INST_0_i_24_n_0\,
      rgb_next_13_sp_1 => \rgb_next[23]_INST_0_i_20_n_0\,
      rgb_next_18_sp_1 => \rgb_next[18]_INST_0_i_10_n_0\,
      rgb_next_21_sp_1 => \rgb_next[23]_INST_0_i_10_n_0\,
      rgb_next_2_sp_1 => \rgb_next[2]_INST_0_i_6_n_0\,
      rgb_next_8_sp_1 => \rgb_next[8]_INST_0_i_8_n_0\,
      rgb_next_9_sp_1 => \rgb_next[9]_INST_0_i_2_n_0\,
      speed(3 downto 0) => speed(3 downto 0),
      v_video => v_video
    );
\rgb_next[13]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[13]_INST_0_i_9_n_0\
    );
\rgb_next[18]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFD00"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_17_n_0\,
      I1 => pixel_x(2),
      I2 => \rgb_next[18]_INST_0_i_15_n_0\,
      I3 => pixel_x(8),
      I4 => \rgb_next[18]_INST_0_i_18_n_0\,
      I5 => \rgb_next[18]_INST_0_i_19_n_0\,
      O => \rgb_next[18]_INST_0_i_10_n_0\
    );
\rgb_next[18]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(4),
      I4 => \rgb_next[18]_INST_0_i_20_n_0\,
      I5 => \rgb_next[18]_INST_0_i_21_n_0\,
      O => \rgb_next[18]_INST_0_i_11_n_0\
    );
\rgb_next[18]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_16_n_0\,
      I1 => pixel_x(9),
      I2 => \rgb_next[18]_INST_0_i_14_n_0\,
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => pixel_x(2),
      O => \rgb_next[18]_INST_0_i_12_n_0\
    );
\rgb_next[18]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAEE"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_22_n_0\,
      I1 => pixel_x(7),
      I2 => pixel_x(2),
      I3 => \rgb_next[23]_INST_0_i_36_n_0\,
      I4 => pixel_x(8),
      I5 => \rgb_next[18]_INST_0_i_14_n_0\,
      O => \rgb_next[18]_INST_0_i_13_n_0\
    );
\rgb_next[18]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[18]_INST_0_i_14_n_0\
    );
\rgb_next[18]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[18]_INST_0_i_15_n_0\
    );
\rgb_next[18]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      I2 => pixel_x(8),
      I3 => pixel_x(3),
      I4 => pixel_x(4),
      I5 => pixel_x(5),
      O => \rgb_next[18]_INST_0_i_16_n_0\
    );
\rgb_next[18]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(4),
      I2 => pixel_x(5),
      I3 => pixel_x(3),
      I4 => pixel_x(7),
      O => \rgb_next[18]_INST_0_i_17_n_0\
    );
\rgb_next[18]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(10),
      I2 => pixel_x(11),
      O => \rgb_next[18]_INST_0_i_18_n_0\
    );
\rgb_next[18]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010111FFFFFFFF"
    )
        port map (
      I0 => pixel_x(6),
      I1 => \rgb_next[23]_INST_0_i_26_n_0\,
      I2 => pixel_x(3),
      I3 => pixel_x(2),
      I4 => pixel_x(1),
      I5 => pixel_x(7),
      O => \rgb_next[18]_INST_0_i_19_n_0\
    );
\rgb_next[18]_INST_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(11),
      I2 => pixel_y(10),
      I3 => pixel_y(9),
      O => \rgb_next[18]_INST_0_i_20_n_0\
    );
\rgb_next[18]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFDFDFDFF"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(5),
      I2 => pixel_y(6),
      I3 => \rgb_next[23]_INST_0_i_33_n_0\,
      I4 => pixel_y(3),
      I5 => pixel_y(4),
      O => \rgb_next[18]_INST_0_i_21_n_0\
    );
\rgb_next[18]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      I2 => pixel_x(4),
      I3 => pixel_x(5),
      I4 => pixel_x(3),
      O => \rgb_next[18]_INST_0_i_22_n_0\
    );
\rgb_next[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABA8A8A8AB"
    )
        port map (
      I0 => \rgb_next[18]_INST_0_i_13_n_0\,
      I1 => pixel_x(9),
      I2 => \rgb_next[18]_INST_0_i_14_n_0\,
      I3 => \rgb_next[18]_INST_0_i_15_n_0\,
      I4 => pixel_x(2),
      I5 => \rgb_next[18]_INST_0_i_16_n_0\,
      O => \rgb_next[18]_INST_0_i_7_n_0\
    );
\rgb_next[19]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => \rgb_next[19]_INST_0_i_19_n_0\,
      I1 => pixel_x(9),
      I2 => pixel_x(11),
      I3 => pixel_x(10),
      I4 => \rgb_next[19]_INST_0_i_20_n_0\,
      I5 => pixel_x(8),
      O => \rgb_next[19]_INST_0_i_12_n_0\
    );
\rgb_next[19]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA88888"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(7),
      I2 => pixel_x(4),
      I3 => \rgb_next[19]_INST_0_i_21_n_0\,
      I4 => pixel_x(5),
      I5 => pixel_x(6),
      O => \rgb_next[19]_INST_0_i_13_n_0\
    );
\rgb_next[19]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA88888"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(5),
      I2 => pixel_x(2),
      I3 => pixel_x(1),
      I4 => pixel_x(3),
      I5 => pixel_x(4),
      O => \rgb_next[19]_INST_0_i_15_n_0\
    );
\rgb_next[19]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10555555FFFFFFFF"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(3),
      I2 => \rgb_next[19]_INST_0_i_23_n_0\,
      I3 => pixel_y(5),
      I4 => pixel_y(4),
      I5 => pixel_y(7),
      O => \rgb_next[19]_INST_0_i_16_n_0\
    );
\rgb_next[19]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888000"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(5),
      I2 => pixel_y(3),
      I3 => \rgb_next[19]_INST_0_i_24_n_0\,
      I4 => pixel_y(4),
      I5 => pixel_y(6),
      O => \rgb_next[19]_INST_0_i_17_n_0\
    );
\rgb_next[19]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => pixel_x(8),
      I1 => \rgb_next[19]_INST_0_i_25_n_0\,
      I2 => pixel_x(7),
      I3 => pixel_x(10),
      I4 => pixel_x(11),
      I5 => pixel_x(9),
      O => \rgb_next[19]_INST_0_i_18_n_0\
    );
\rgb_next[19]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88800000"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(5),
      I2 => pixel_x(4),
      I3 => pixel_x(3),
      I4 => pixel_x(6),
      I5 => pixel_x(7),
      O => \rgb_next[19]_INST_0_i_19_n_0\
    );
\rgb_next[19]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0057"
    )
        port map (
      I0 => pixel_x(3),
      I1 => \rgb_next[18]_INST_0_i_15_n_0\,
      I2 => pixel_x(2),
      I3 => pixel_x(4),
      I4 => \rgb_next[19]_INST_0_i_26_n_0\,
      I5 => pixel_x(7),
      O => \rgb_next[19]_INST_0_i_20_n_0\
    );
\rgb_next[19]_INST_0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[19]_INST_0_i_21_n_0\
    );
\rgb_next[19]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
        port map (
      I0 => pixel_x(8),
      I1 => \rgb_next[19]_INST_0_i_27_n_0\,
      I2 => \rgb_next[19]_INST_0_i_28_n_0\,
      I3 => pixel_x(10),
      I4 => pixel_x(11),
      I5 => pixel_x(9),
      O => \rgb_next[19]_INST_0_i_22_n_0\
    );
\rgb_next[19]_INST_0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(1),
      O => \rgb_next[19]_INST_0_i_23_n_0\
    );
\rgb_next[19]_INST_0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(1),
      O => \rgb_next[19]_INST_0_i_24_n_0\
    );
\rgb_next[19]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011111FFFFFFFF"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      I2 => pixel_x(0),
      I3 => pixel_x(1),
      I4 => \rgb_next[19]_INST_0_i_21_n_0\,
      I5 => pixel_x(6),
      O => \rgb_next[19]_INST_0_i_25_n_0\
    );
\rgb_next[19]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(6),
      O => \rgb_next[19]_INST_0_i_26_n_0\
    );
\rgb_next[19]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(2),
      I2 => pixel_x(3),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => pixel_x(5),
      O => \rgb_next[19]_INST_0_i_27_n_0\
    );
\rgb_next[19]_INST_0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[19]_INST_0_i_28_n_0\
    );
\rgb_next[19]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(9),
      I2 => pixel_x(8),
      I3 => \rgb_next[19]_INST_0_i_15_n_0\,
      I4 => pixel_x(7),
      I5 => pixel_x(11),
      O => \one/p1_on24_in\
    );
\rgb_next[19]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \rgb_next[19]_INST_0_i_16_n_0\,
      I1 => pixel_y(10),
      I2 => pixel_y(9),
      I3 => \rgb_next[19]_INST_0_i_17_n_0\,
      I4 => pixel_y(11),
      I5 => pixel_y(8),
      O => \rgb_next[19]_INST_0_i_9_n_0\
    );
\rgb_next[20]_INST_0_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_100_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_100_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_100_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_100_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_270_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_271_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_272_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_100_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_273_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_274_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_275_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_276_n_0\
    );
\rgb_next[20]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \rgb_next[20]_INST_0_i_101_n_0\
    );
\rgb_next[20]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_102_n_0\
    );
\rgb_next[20]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_103_n_0\
    );
\rgb_next[20]_INST_0_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_104_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_104_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_104_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_104_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_277_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_278_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_279_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_104_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_280_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_281_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_282_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_283_n_0\
    );
\rgb_next[20]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_105_n_0\
    );
\rgb_next[20]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_106_n_0\
    );
\rgb_next[20]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_107_n_0\
    );
\rgb_next[20]_INST_0_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_108_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_108_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_108_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_108_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_284_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_285_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_286_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_287_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_108_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_288_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_289_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_290_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_291_n_0\
    );
\rgb_next[20]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_109_n_0\
    );
\rgb_next[20]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_37_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/O_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_38_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_39_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_40_n_0\
    );
\rgb_next[20]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_110_n_0\
    );
\rgb_next[20]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_111_n_0\
    );
\rgb_next[20]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_112_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_112_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_112_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_112_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_292_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_293_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_294_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_295_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_296_n_0\
    );
\rgb_next[20]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_113_n_0\
    );
\rgb_next[20]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_114_n_0\
    );
\rgb_next[20]_INST_0_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_115_n_0\
    );
\rgb_next[20]_INST_0_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_120_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_120_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_120_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_120_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => pixel_x(5),
      DI(1) => pixel_x(3),
      DI(0) => \rgb_next[20]_INST_0_i_300_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_120_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_301_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_302_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_303_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_304_n_0\
    );
\rgb_next[20]_INST_0_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_121_n_0\
    );
\rgb_next[20]_INST_0_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_122_n_0\
    );
\rgb_next[20]_INST_0_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_123_n_0\
    );
\rgb_next[20]_INST_0_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_124_n_0\
    );
\rgb_next[20]_INST_0_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_125_n_0\
    );
\rgb_next[20]_INST_0_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_126_n_0\
    );
\rgb_next[20]_INST_0_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_127_n_0\
    );
\rgb_next[20]_INST_0_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_128_n_0\
    );
\rgb_next[20]_INST_0_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_129_n_0\
    );
\rgb_next[20]_INST_0_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_130_n_0\
    );
\rgb_next[20]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_305_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_131_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/B_on210_in\,
      CO(0) => \rgb_next[20]_INST_0_i_131_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_306_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_307_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_131_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_308_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_309_n_0\
    );
\rgb_next[20]_INST_0_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_135_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_135_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_135_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_135_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_315_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_316_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_317_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_135_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_318_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_319_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_320_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_321_n_0\
    );
\rgb_next[20]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_136_n_0\
    );
\rgb_next[20]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_137_n_0\
    );
\rgb_next[20]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_138_n_0\
    );
\rgb_next[20]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800000000"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(5),
      I2 => pixel_x(3),
      I3 => \rgb_next[20]_INST_0_i_48_n_0\,
      I4 => pixel_x(4),
      I5 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_14_n_0\
    );
\rgb_next[20]_INST_0_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_141_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_141_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_141_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_141_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_326_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_327_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_328_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_329_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_141_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_330_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_331_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_332_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_333_n_0\
    );
\rgb_next[20]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_142_n_0\
    );
\rgb_next[20]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_143_n_0\
    );
\rgb_next[20]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_144_n_0\
    );
\rgb_next[20]_INST_0_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_336_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_146_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/K_on26_in\,
      CO(0) => \rgb_next[20]_INST_0_i_146_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_337_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_146_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_338_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_339_n_0\
    );
\rgb_next[20]_INST_0_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_340_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_147_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/K_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_147_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_341_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_147_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_342_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_343_n_0\
    );
\rgb_next[20]_INST_0_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_346_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_149_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/E_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_149_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_347_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_149_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_348_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_349_n_0\
    );
\rgb_next[20]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_15_n_0\
    );
\rgb_next[20]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_350_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_150_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/R_on29_in\,
      CO(0) => \rgb_next[20]_INST_0_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_351_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_352_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_150_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_353_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_354_n_0\
    );
\rgb_next[20]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_355_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_151_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/R_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_356_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_151_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_357_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_358_n_0\
    );
\rgb_next[20]_INST_0_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(11),
      I2 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_153_n_0\
    );
\rgb_next[20]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_154_n_0\
    );
\rgb_next[20]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_155_n_0\
    );
\rgb_next[20]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_156_n_0\
    );
\rgb_next[20]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_157_n_0\
    );
\rgb_next[20]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_158_n_0\
    );
\rgb_next[20]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_159_n_0\
    );
\rgb_next[20]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(9),
      I2 => pixel_y(8),
      I3 => \rgb_next[20]_INST_0_i_49_n_0\,
      I4 => pixel_y(4),
      I5 => pixel_y(11),
      O => \one/paddle_on1\
    );
\rgb_next[20]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_160_n_0\
    );
\rgb_next[20]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_161_n_0\
    );
\rgb_next[20]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_162_n_0\
    );
\rgb_next[20]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_163_n_0\
    );
\rgb_next[20]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_164_n_0\
    );
\rgb_next[20]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_165_n_0\
    );
\rgb_next[20]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_166_n_0\
    );
\rgb_next[20]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_167_n_0\
    );
\rgb_next[20]_INST_0_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_168_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_168_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_168_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_168_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_360_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_361_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_168_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_362_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_363_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_364_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_365_n_0\
    );
\rgb_next[20]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_169_n_0\
    );
\rgb_next[20]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_50_n_0\,
      I1 => pixel_y(9),
      I2 => pixel_y(11),
      I3 => pixel_y(10),
      I4 => \rgb_next[20]_INST_0_i_51_n_0\,
      I5 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_17_n_0\
    );
\rgb_next[20]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_170_n_0\
    );
\rgb_next[20]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_171_n_0\
    );
\rgb_next[20]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_172_n_0\
    );
\rgb_next[20]_INST_0_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_173_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_173_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_173_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_173_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_366_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_367_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_368_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_369_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_370_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_371_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_372_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_373_n_0\
    );
\rgb_next[20]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_174_n_0\
    );
\rgb_next[20]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_175_n_0\
    );
\rgb_next[20]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_176_n_0\
    );
\rgb_next[20]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \one/ten/e1_on2\,
      I1 => \one/ten/e1_on23_in\,
      O => \rgb_next[20]_INST_0_i_177_n_0\
    );
\rgb_next[20]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \one/ten/s_on21_in\,
      I1 => \one/ten/e_on2\,
      O => \rgb_next[20]_INST_0_i_178_n_0\
    );
\rgb_next[20]_INST_0_i_179\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_179_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_179_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_179_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_179_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_377_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_378_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_379_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_179_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_380_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_381_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_382_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_383_n_0\
    );
\rgb_next[20]_INST_0_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_52_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r_on1\,
      CO(0) => \rgb_next[20]_INST_0_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_53_n_0\,
      DI(0) => pixel_y(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_54_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_55_n_0\
    );
\rgb_next[20]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_180_n_0\
    );
\rgb_next[20]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_181_n_0\
    );
\rgb_next[20]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_182_n_0\
    );
\rgb_next[20]_INST_0_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_183_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_183_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_183_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_183_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_384_n_0\,
      DI(2) => pixel_x(5),
      DI(1) => \rgb_next[20]_INST_0_i_385_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_386_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_183_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_387_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_388_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_389_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_390_n_0\
    );
\rgb_next[20]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_184_n_0\
    );
\rgb_next[20]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_185_n_0\
    );
\rgb_next[20]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_186_n_0\
    );
\rgb_next[20]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_187_n_0\
    );
\rgb_next[20]_INST_0_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007C"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_188_n_0\
    );
\rgb_next[20]_INST_0_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_391_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_189_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/o_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_392_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_189_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_393_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_394_n_0\
    );
\rgb_next[20]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_56_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r_on0\,
      CO(0) => \rgb_next[20]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_57_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_58_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_59_n_0\
    );
\rgb_next[20]_INST_0_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_395_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_190_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e3_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_190_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_396_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_190_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_397_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_398_n_0\
    );
\rgb_next[20]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555FFFD7D7DFD"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_y(2),
      I2 => pixel_y(0),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_191_n_0\
    );
\rgb_next[20]_INST_0_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_399_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_192_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r_on22_in\,
      CO(0) => \rgb_next[20]_INST_0_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_400_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_192_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_401_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_402_n_0\
    );
\rgb_next[20]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_403_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_193_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_404_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_193_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_405_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_406_n_0\
    );
\rgb_next[20]_INST_0_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_194_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_194_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_194_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_194_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_407_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_408_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_194_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_409_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_410_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_411_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_412_n_0\
    );
\rgb_next[20]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_195_n_0\
    );
\rgb_next[20]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_196_n_0\
    );
\rgb_next[20]_INST_0_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_197_n_0\
    );
\rgb_next[20]_INST_0_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_198_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_198_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_198_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_198_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_413_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_198_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_414_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_415_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_416_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_417_n_0\
    );
\rgb_next[20]_INST_0_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_199_n_0\
    );
\rgb_next[20]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0800"
    )
        port map (
      I0 => \one/ten/g_on27_in\,
      I1 => \one/ten/g_on2\,
      I2 => \rgb_next[20]_INST_0_i_62_n_0\,
      I3 => \rgb_next[20]_INST_0_i_63_n_0\,
      I4 => \rgb_next[20]_INST_0_i_64_n_0\,
      I5 => \rgb_next[20]_INST_0_i_65_n_0\,
      O => \rgb_next[20]_INST_0_i_20_n_0\
    );
\rgb_next[20]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_200_n_0\
    );
\rgb_next[20]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_201_n_0\
    );
\rgb_next[20]_INST_0_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_418_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_202_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/a_on26_in\,
      CO(0) => \rgb_next[20]_INST_0_i_202_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_419_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_202_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_420_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_421_n_0\
    );
\rgb_next[20]_INST_0_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_422_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_203_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/a_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_203_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_423_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_203_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_424_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_425_n_0\
    );
\rgb_next[20]_INST_0_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030303FE020202"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_x(1),
      I2 => pixel_x(0),
      I3 => pixel_x(2),
      I4 => pixel_y(0),
      I5 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_204_n_0\
    );
\rgb_next[20]_INST_0_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_206_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_206_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_206_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_206_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_430_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_431_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_432_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_433_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_206_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_434_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_435_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_436_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_437_n_0\
    );
\rgb_next[20]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_207_n_0\
    );
\rgb_next[20]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_208_n_0\
    );
\rgb_next[20]_INST_0_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_209_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_209_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_209_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_209_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => pixel_y(5),
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_438_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_209_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_439_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_440_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_441_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_442_n_0\
    );
\rgb_next[20]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \one/ten/m_on2\,
      I1 => \one/ten/m_on25_in\,
      I2 => \rgb_next[20]_INST_0_i_68_n_0\,
      I3 => \rgb_next[20]_INST_0_i_69_n_0\,
      I4 => \rgb_next[20]_INST_0_i_70_n_0\,
      I5 => \rgb_next[20]_INST_0_i_71_n_0\,
      O => \rgb_next[20]_INST_0_i_21_n_0\
    );
\rgb_next[20]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \rgb_next[20]_INST_0_i_210_n_0\
    );
\rgb_next[20]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_211_n_0\
    );
\rgb_next[20]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_212_n_0\
    );
\rgb_next[20]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_213_n_0\
    );
\rgb_next[20]_INST_0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_448_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_216_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e3_on29_in\,
      CO(0) => \rgb_next[20]_INST_0_i_216_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_449_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_216_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_450_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_451_n_0\
    );
\rgb_next[20]_INST_0_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_217_n_0\
    );
\rgb_next[20]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_218_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_218_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_218_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_218_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_452_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_453_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_454_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_218_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_455_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_456_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_457_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_458_n_0\
    );
\rgb_next[20]_INST_0_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_219_n_0\
    );
\rgb_next[20]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_220_n_0\
    );
\rgb_next[20]_INST_0_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_221_n_0\
    );
\rgb_next[20]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_222_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_222_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_222_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_222_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_459_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_460_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_461_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_222_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_462_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_463_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_464_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_465_n_0\
    );
\rgb_next[20]_INST_0_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_223_n_0\
    );
\rgb_next[20]_INST_0_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_224_n_0\
    );
\rgb_next[20]_INST_0_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_225_n_0\
    );
\rgb_next[20]_INST_0_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_226_n_0\
    );
\rgb_next[20]_INST_0_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_227_n_0\
    );
\rgb_next[20]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_228_n_0\
    );
\rgb_next[20]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_229_n_0\
    );
\rgb_next[20]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_230_n_0\
    );
\rgb_next[20]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_231_n_0\
    );
\rgb_next[20]_INST_0_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_232_n_0\
    );
\rgb_next[20]_INST_0_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_466_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_233_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/o_on24_in\,
      CO(0) => \rgb_next[20]_INST_0_i_233_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_467_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_233_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_468_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_469_n_0\
    );
\rgb_next[20]_INST_0_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_470_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_234_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/o_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_234_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_471_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_234_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_472_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_473_n_0\
    );
\rgb_next[20]_INST_0_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_235_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_235_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_235_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_235_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_474_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_475_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_476_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_235_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_477_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_478_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_479_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_480_n_0\
    );
\rgb_next[20]_INST_0_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_236_n_0\
    );
\rgb_next[20]_INST_0_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_237_n_0\
    );
\rgb_next[20]_INST_0_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_238_n_0\
    );
\rgb_next[20]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_239_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_239_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_239_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_239_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_481_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_482_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_483_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_239_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_484_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_485_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_486_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_487_n_0\
    );
\rgb_next[20]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_82_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/fi_on0\,
      CO(0) => \rgb_next[20]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_83_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_84_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_85_n_0\
    );
\rgb_next[20]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_240_n_0\
    );
\rgb_next[20]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_241_n_0\
    );
\rgb_next[20]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_242_n_0\
    );
\rgb_next[20]_INST_0_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_243_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_243_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_243_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_243_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_488_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_243_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_489_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_490_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_491_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_492_n_0\
    );
\rgb_next[20]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_244_n_0\
    );
\rgb_next[20]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_245_n_0\
    );
\rgb_next[20]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_246_n_0\
    );
\rgb_next[20]_INST_0_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_247_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_247_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_247_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_247_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_493_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_494_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_495_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_496_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_497_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_498_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_499_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_500_n_0\
    );
\rgb_next[20]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_248_n_0\
    );
\rgb_next[20]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_249_n_0\
    );
\rgb_next[20]_INST_0_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_250_n_0\
    );
\rgb_next[20]_INST_0_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_501_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_252_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/f_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_252_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_502_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_252_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_503_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_504_n_0\
    );
\rgb_next[20]_INST_0_i_253\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_505_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_253_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/f_on21_in\,
      CO(0) => \rgb_next[20]_INST_0_i_253_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_506_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_253_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_507_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_508_n_0\
    );
\rgb_next[20]_INST_0_i_254\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_254_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_254_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_254_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_254_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_509_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_510_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_254_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_511_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_512_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_513_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_514_n_0\
    );
\rgb_next[20]_INST_0_i_255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_255_n_0\
    );
\rgb_next[20]_INST_0_i_256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_256_n_0\
    );
\rgb_next[20]_INST_0_i_257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_257_n_0\
    );
\rgb_next[20]_INST_0_i_258\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_258_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_258_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_258_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_258_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_515_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_516_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_517_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_258_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_518_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_519_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_520_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_521_n_0\
    );
\rgb_next[20]_INST_0_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_259_n_0\
    );
\rgb_next[20]_INST_0_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_260_n_0\
    );
\rgb_next[20]_INST_0_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_261_n_0\
    );
\rgb_next[20]_INST_0_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_262_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_262_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_262_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_262_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_522_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_523_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_524_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_525_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_262_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_526_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_527_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_528_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_529_n_0\
    );
\rgb_next[20]_INST_0_i_263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_263_n_0\
    );
\rgb_next[20]_INST_0_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_264_n_0\
    );
\rgb_next[20]_INST_0_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_265_n_0\
    );
\rgb_next[20]_INST_0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_266_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_266_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_266_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_266_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => pixel_x(5),
      DI(1) => \rgb_next[20]_INST_0_i_530_n_0\,
      DI(0) => pixel_x(1),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_266_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_531_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_532_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_533_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_534_n_0\
    );
\rgb_next[20]_INST_0_i_267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_267_n_0\
    );
\rgb_next[20]_INST_0_i_268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_268_n_0\
    );
\rgb_next[20]_INST_0_i_269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_269_n_0\
    );
\rgb_next[20]_INST_0_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_270_n_0\
    );
\rgb_next[20]_INST_0_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_271_n_0\
    );
\rgb_next[20]_INST_0_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_272_n_0\
    );
\rgb_next[20]_INST_0_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_273_n_0\
    );
\rgb_next[20]_INST_0_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_274_n_0\
    );
\rgb_next[20]_INST_0_i_275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_275_n_0\
    );
\rgb_next[20]_INST_0_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_276_n_0\
    );
\rgb_next[20]_INST_0_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_277_n_0\
    );
\rgb_next[20]_INST_0_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_278_n_0\
    );
\rgb_next[20]_INST_0_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_279_n_0\
    );
\rgb_next[20]_INST_0_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_100_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/fi_on1\,
      CO(0) => \rgb_next[20]_INST_0_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_101_n_0\,
      DI(0) => pixel_y(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_28_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_102_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_103_n_0\
    );
\rgb_next[20]_INST_0_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_280_n_0\
    );
\rgb_next[20]_INST_0_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_281_n_0\
    );
\rgb_next[20]_INST_0_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_282_n_0\
    );
\rgb_next[20]_INST_0_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_283_n_0\
    );
\rgb_next[20]_INST_0_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_284_n_0\
    );
\rgb_next[20]_INST_0_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_285_n_0\
    );
\rgb_next[20]_INST_0_i_286\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_286_n_0\
    );
\rgb_next[20]_INST_0_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_287_n_0\
    );
\rgb_next[20]_INST_0_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_288_n_0\
    );
\rgb_next[20]_INST_0_i_289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_289_n_0\
    );
\rgb_next[20]_INST_0_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_104_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/U_on24_in\,
      CO(0) => \rgb_next[20]_INST_0_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_105_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_29_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_106_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_107_n_0\
    );
\rgb_next[20]_INST_0_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_290_n_0\
    );
\rgb_next[20]_INST_0_i_291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_291_n_0\
    );
\rgb_next[20]_INST_0_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_292_n_0\
    );
\rgb_next[20]_INST_0_i_293\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_293_n_0\
    );
\rgb_next[20]_INST_0_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_294_n_0\
    );
\rgb_next[20]_INST_0_i_295\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_295_n_0\
    );
\rgb_next[20]_INST_0_i_296\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_296_n_0\
    );
\rgb_next[20]_INST_0_i_297\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_297_n_0\
    );
\rgb_next[20]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_108_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_30_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/U_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_109_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_110_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_111_n_0\
    );
\rgb_next[20]_INST_0_i_300\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_300_n_0\
    );
\rgb_next[20]_INST_0_i_301\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_301_n_0\
    );
\rgb_next[20]_INST_0_i_302\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_302_n_0\
    );
\rgb_next[20]_INST_0_i_303\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_303_n_0\
    );
\rgb_next[20]_INST_0_i_304\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_304_n_0\
    );
\rgb_next[20]_INST_0_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_305_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_305_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_305_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_305_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_535_n_0\,
      DI(1) => pixel_x(3),
      DI(0) => \rgb_next[20]_INST_0_i_536_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_305_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_537_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_538_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_539_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_540_n_0\
    );
\rgb_next[20]_INST_0_i_306\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_306_n_0\
    );
\rgb_next[20]_INST_0_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_307_n_0\
    );
\rgb_next[20]_INST_0_i_308\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_308_n_0\
    );
\rgb_next[20]_INST_0_i_309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_309_n_0\
    );
\rgb_next[20]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_112_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_31_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/T_on0\,
      CO(0) => \rgb_next[20]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_113_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_114_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_115_n_0\
    );
\rgb_next[20]_INST_0_i_315\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_315_n_0\
    );
\rgb_next[20]_INST_0_i_316\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_316_n_0\
    );
\rgb_next[20]_INST_0_i_317\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_317_n_0\
    );
\rgb_next[20]_INST_0_i_318\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_318_n_0\
    );
\rgb_next[20]_INST_0_i_319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_319_n_0\
    );
\rgb_next[20]_INST_0_i_320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_320_n_0\
    );
\rgb_next[20]_INST_0_i_321\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_321_n_0\
    );
\rgb_next[20]_INST_0_i_326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_326_n_0\
    );
\rgb_next[20]_INST_0_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_327_n_0\
    );
\rgb_next[20]_INST_0_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_328_n_0\
    );
\rgb_next[20]_INST_0_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_329_n_0\
    );
\rgb_next[20]_INST_0_i_330\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_330_n_0\
    );
\rgb_next[20]_INST_0_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_331_n_0\
    );
\rgb_next[20]_INST_0_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_332_n_0\
    );
\rgb_next[20]_INST_0_i_333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_333_n_0\
    );
\rgb_next[20]_INST_0_i_336\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_336_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_336_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_336_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_336_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_547_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_548_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_336_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_549_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_550_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_551_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_552_n_0\
    );
\rgb_next[20]_INST_0_i_337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_337_n_0\
    );
\rgb_next[20]_INST_0_i_338\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_338_n_0\
    );
\rgb_next[20]_INST_0_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_339_n_0\
    );
\rgb_next[20]_INST_0_i_340\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_340_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_340_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_340_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_340_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_553_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_554_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_555_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_340_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_556_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_557_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_558_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_559_n_0\
    );
\rgb_next[20]_INST_0_i_341\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_341_n_0\
    );
\rgb_next[20]_INST_0_i_342\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_342_n_0\
    );
\rgb_next[20]_INST_0_i_343\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_343_n_0\
    );
\rgb_next[20]_INST_0_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_346_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_346_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_346_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_346_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_560_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_561_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_346_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_562_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_563_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_564_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_565_n_0\
    );
\rgb_next[20]_INST_0_i_347\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_347_n_0\
    );
\rgb_next[20]_INST_0_i_348\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_348_n_0\
    );
\rgb_next[20]_INST_0_i_349\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_349_n_0\
    );
\rgb_next[20]_INST_0_i_350\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_350_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_350_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_350_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_350_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_566_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_350_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_567_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_568_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_569_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_570_n_0\
    );
\rgb_next[20]_INST_0_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_351_n_0\
    );
\rgb_next[20]_INST_0_i_352\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_352_n_0\
    );
\rgb_next[20]_INST_0_i_353\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_353_n_0\
    );
\rgb_next[20]_INST_0_i_354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_354_n_0\
    );
\rgb_next[20]_INST_0_i_355\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_355_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_355_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_355_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_355_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_571_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_572_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_355_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_573_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_574_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_575_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_576_n_0\
    );
\rgb_next[20]_INST_0_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_356_n_0\
    );
\rgb_next[20]_INST_0_i_357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_357_n_0\
    );
\rgb_next[20]_INST_0_i_358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_358_n_0\
    );
\rgb_next[20]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_120_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/O_on25_in\,
      CO(0) => \rgb_next[20]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_121_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_36_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_122_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_123_n_0\
    );
\rgb_next[20]_INST_0_i_360\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_360_n_0\
    );
\rgb_next[20]_INST_0_i_361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_361_n_0\
    );
\rgb_next[20]_INST_0_i_362\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_362_n_0\
    );
\rgb_next[20]_INST_0_i_363\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_363_n_0\
    );
\rgb_next[20]_INST_0_i_364\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_364_n_0\
    );
\rgb_next[20]_INST_0_i_365\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_365_n_0\
    );
\rgb_next[20]_INST_0_i_366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_366_n_0\
    );
\rgb_next[20]_INST_0_i_367\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_367_n_0\
    );
\rgb_next[20]_INST_0_i_368\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_368_n_0\
    );
\rgb_next[20]_INST_0_i_369\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_369_n_0\
    );
\rgb_next[20]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_37_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_37_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_37_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_37_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_124_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_125_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_126_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_127_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_128_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_129_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_130_n_0\
    );
\rgb_next[20]_INST_0_i_370\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_370_n_0\
    );
\rgb_next[20]_INST_0_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_371_n_0\
    );
\rgb_next[20]_INST_0_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_372_n_0\
    );
\rgb_next[20]_INST_0_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_373_n_0\
    );
\rgb_next[20]_INST_0_i_374\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_579_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_374_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e1_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_374_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_580_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_374_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_581_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_582_n_0\
    );
\rgb_next[20]_INST_0_i_375\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_583_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_375_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e1_on23_in\,
      CO(0) => \rgb_next[20]_INST_0_i_375_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_584_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_375_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_585_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_586_n_0\
    );
\rgb_next[20]_INST_0_i_376\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_587_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_376_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_376_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_588_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_376_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_589_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_590_n_0\
    );
\rgb_next[20]_INST_0_i_377\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_377_n_0\
    );
\rgb_next[20]_INST_0_i_378\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_378_n_0\
    );
\rgb_next[20]_INST_0_i_379\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_379_n_0\
    );
\rgb_next[20]_INST_0_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_38_n_0\
    );
\rgb_next[20]_INST_0_i_380\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_380_n_0\
    );
\rgb_next[20]_INST_0_i_381\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_381_n_0\
    );
\rgb_next[20]_INST_0_i_382\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_382_n_0\
    );
\rgb_next[20]_INST_0_i_383\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_383_n_0\
    );
\rgb_next[20]_INST_0_i_384\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_384_n_0\
    );
\rgb_next[20]_INST_0_i_385\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_385_n_0\
    );
\rgb_next[20]_INST_0_i_386\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_386_n_0\
    );
\rgb_next[20]_INST_0_i_387\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_387_n_0\
    );
\rgb_next[20]_INST_0_i_388\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_388_n_0\
    );
\rgb_next[20]_INST_0_i_389\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_389_n_0\
    );
\rgb_next[20]_INST_0_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_39_n_0\
    );
\rgb_next[20]_INST_0_i_390\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_390_n_0\
    );
\rgb_next[20]_INST_0_i_391\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_391_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_391_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_391_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_391_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_591_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_592_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_593_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_594_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_391_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_595_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_596_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_597_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_598_n_0\
    );
\rgb_next[20]_INST_0_i_392\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_392_n_0\
    );
\rgb_next[20]_INST_0_i_393\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_393_n_0\
    );
\rgb_next[20]_INST_0_i_394\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_394_n_0\
    );
\rgb_next[20]_INST_0_i_395\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_395_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_395_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_395_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_395_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_599_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_600_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_601_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_395_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_602_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_603_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_604_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_605_n_0\
    );
\rgb_next[20]_INST_0_i_396\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_396_n_0\
    );
\rgb_next[20]_INST_0_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_397_n_0\
    );
\rgb_next[20]_INST_0_i_398\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_398_n_0\
    );
\rgb_next[20]_INST_0_i_399\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_399_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_399_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_399_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_399_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_606_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_607_n_0\,
      DI(1) => pixel_x(3),
      DI(0) => \rgb_next[20]_INST_0_i_608_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_399_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_609_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_610_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_611_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_612_n_0\
    );
\rgb_next[20]_INST_0_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_40_n_0\
    );
\rgb_next[20]_INST_0_i_400\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_400_n_0\
    );
\rgb_next[20]_INST_0_i_401\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_401_n_0\
    );
\rgb_next[20]_INST_0_i_402\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_402_n_0\
    );
\rgb_next[20]_INST_0_i_403\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_403_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_403_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_403_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_403_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_613_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_614_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_615_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_616_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_403_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_617_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_618_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_619_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_620_n_0\
    );
\rgb_next[20]_INST_0_i_404\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_404_n_0\
    );
\rgb_next[20]_INST_0_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_405_n_0\
    );
\rgb_next[20]_INST_0_i_406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_406_n_0\
    );
\rgb_next[20]_INST_0_i_407\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_407_n_0\
    );
\rgb_next[20]_INST_0_i_408\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_408_n_0\
    );
\rgb_next[20]_INST_0_i_409\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_409_n_0\
    );
\rgb_next[20]_INST_0_i_410\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_410_n_0\
    );
\rgb_next[20]_INST_0_i_411\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_411_n_0\
    );
\rgb_next[20]_INST_0_i_412\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_412_n_0\
    );
\rgb_next[20]_INST_0_i_413\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_413_n_0\
    );
\rgb_next[20]_INST_0_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_414_n_0\
    );
\rgb_next[20]_INST_0_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_415_n_0\
    );
\rgb_next[20]_INST_0_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_416_n_0\
    );
\rgb_next[20]_INST_0_i_417\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_417_n_0\
    );
\rgb_next[20]_INST_0_i_418\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_418_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_418_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_418_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_418_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_621_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_622_n_0\,
      DI(1) => pixel_x(3),
      DI(0) => \rgb_next[20]_INST_0_i_623_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_418_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_624_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_625_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_626_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_627_n_0\
    );
\rgb_next[20]_INST_0_i_419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_419_n_0\
    );
\rgb_next[20]_INST_0_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_420_n_0\
    );
\rgb_next[20]_INST_0_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_421_n_0\
    );
\rgb_next[20]_INST_0_i_422\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_422_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_422_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_422_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_422_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_628_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_629_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_422_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_630_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_631_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_632_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_633_n_0\
    );
\rgb_next[20]_INST_0_i_423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_423_n_0\
    );
\rgb_next[20]_INST_0_i_424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_424_n_0\
    );
\rgb_next[20]_INST_0_i_425\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_425_n_0\
    );
\rgb_next[20]_INST_0_i_426\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_634_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_426_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e2_on1\,
      CO(0) => \rgb_next[20]_INST_0_i_426_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_635_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_636_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_426_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_637_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_638_n_0\
    );
\rgb_next[20]_INST_0_i_427\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_639_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_427_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e2_on0\,
      CO(0) => \rgb_next[20]_INST_0_i_427_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_427_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_640_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_641_n_0\
    );
\rgb_next[20]_INST_0_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \one/ten/e3_on2\,
      I1 => \one/ten/e3_on29_in\,
      O => \rgb_next[20]_INST_0_i_428_n_0\
    );
\rgb_next[20]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_135_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/A_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_136_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_137_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_138_n_0\
    );
\rgb_next[20]_INST_0_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_430_n_0\
    );
\rgb_next[20]_INST_0_i_431\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_431_n_0\
    );
\rgb_next[20]_INST_0_i_432\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_432_n_0\
    );
\rgb_next[20]_INST_0_i_433\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_433_n_0\
    );
\rgb_next[20]_INST_0_i_434\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_434_n_0\
    );
\rgb_next[20]_INST_0_i_435\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_435_n_0\
    );
\rgb_next[20]_INST_0_i_436\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_436_n_0\
    );
\rgb_next[20]_INST_0_i_437\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_437_n_0\
    );
\rgb_next[20]_INST_0_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_438_n_0\
    );
\rgb_next[20]_INST_0_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_439_n_0\
    );
\rgb_next[20]_INST_0_i_440\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_440_n_0\
    );
\rgb_next[20]_INST_0_i_441\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_441_n_0\
    );
\rgb_next[20]_INST_0_i_442\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_442_n_0\
    );
\rgb_next[20]_INST_0_i_443\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_647_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_443_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r1_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_443_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_648_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_443_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_649_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_650_n_0\
    );
\rgb_next[20]_INST_0_i_444\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_651_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_444_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/r1_on210_in\,
      CO(0) => \rgb_next[20]_INST_0_i_444_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_652_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_444_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_653_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_654_n_0\
    );
\rgb_next[20]_INST_0_i_446\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_657_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_446_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/c_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_446_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_658_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_446_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_659_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_660_n_0\
    );
\rgb_next[20]_INST_0_i_447\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_661_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_447_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/c_on212_in\,
      CO(0) => \rgb_next[20]_INST_0_i_447_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_662_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_447_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_663_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_664_n_0\
    );
\rgb_next[20]_INST_0_i_448\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_448_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_448_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_448_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_448_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_665_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_666_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_667_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_668_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_448_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_669_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_670_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_671_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_672_n_0\
    );
\rgb_next[20]_INST_0_i_449\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_449_n_0\
    );
\rgb_next[20]_INST_0_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_141_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_45_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/thirteen/A_on27_in\,
      CO(0) => \rgb_next[20]_INST_0_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_142_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_143_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_144_n_0\
    );
\rgb_next[20]_INST_0_i_450\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_450_n_0\
    );
\rgb_next[20]_INST_0_i_451\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_451_n_0\
    );
\rgb_next[20]_INST_0_i_452\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_452_n_0\
    );
\rgb_next[20]_INST_0_i_453\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_453_n_0\
    );
\rgb_next[20]_INST_0_i_454\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_454_n_0\
    );
\rgb_next[20]_INST_0_i_455\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_455_n_0\
    );
\rgb_next[20]_INST_0_i_456\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_456_n_0\
    );
\rgb_next[20]_INST_0_i_457\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_457_n_0\
    );
\rgb_next[20]_INST_0_i_458\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_458_n_0\
    );
\rgb_next[20]_INST_0_i_459\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_459_n_0\
    );
\rgb_next[20]_INST_0_i_460\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_460_n_0\
    );
\rgb_next[20]_INST_0_i_461\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_461_n_0\
    );
\rgb_next[20]_INST_0_i_462\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_462_n_0\
    );
\rgb_next[20]_INST_0_i_463\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_463_n_0\
    );
\rgb_next[20]_INST_0_i_464\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_464_n_0\
    );
\rgb_next[20]_INST_0_i_465\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_465_n_0\
    );
\rgb_next[20]_INST_0_i_466\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_466_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_466_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_466_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_466_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_673_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_674_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_466_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_675_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_676_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_677_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_678_n_0\
    );
\rgb_next[20]_INST_0_i_467\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_467_n_0\
    );
\rgb_next[20]_INST_0_i_468\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_468_n_0\
    );
\rgb_next[20]_INST_0_i_469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_469_n_0\
    );
\rgb_next[20]_INST_0_i_470\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_470_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_470_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_470_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_470_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_679_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_680_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_681_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_470_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_682_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_683_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_684_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_685_n_0\
    );
\rgb_next[20]_INST_0_i_471\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_471_n_0\
    );
\rgb_next[20]_INST_0_i_472\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_472_n_0\
    );
\rgb_next[20]_INST_0_i_473\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_473_n_0\
    );
\rgb_next[20]_INST_0_i_474\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_474_n_0\
    );
\rgb_next[20]_INST_0_i_475\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_475_n_0\
    );
\rgb_next[20]_INST_0_i_476\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_476_n_0\
    );
\rgb_next[20]_INST_0_i_477\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_477_n_0\
    );
\rgb_next[20]_INST_0_i_478\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_478_n_0\
    );
\rgb_next[20]_INST_0_i_479\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_479_n_0\
    );
\rgb_next[20]_INST_0_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_48_n_0\
    );
\rgb_next[20]_INST_0_i_480\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_480_n_0\
    );
\rgb_next[20]_INST_0_i_481\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_481_n_0\
    );
\rgb_next[20]_INST_0_i_482\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_482_n_0\
    );
\rgb_next[20]_INST_0_i_483\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_483_n_0\
    );
\rgb_next[20]_INST_0_i_484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_484_n_0\
    );
\rgb_next[20]_INST_0_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_485_n_0\
    );
\rgb_next[20]_INST_0_i_486\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_486_n_0\
    );
\rgb_next[20]_INST_0_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_487_n_0\
    );
\rgb_next[20]_INST_0_i_488\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_488_n_0\
    );
\rgb_next[20]_INST_0_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_489_n_0\
    );
\rgb_next[20]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(5),
      I2 => pixel_y(1),
      I3 => pixel_y(3),
      I4 => pixel_y(2),
      I5 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_49_n_0\
    );
\rgb_next[20]_INST_0_i_490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_490_n_0\
    );
\rgb_next[20]_INST_0_i_491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_491_n_0\
    );
\rgb_next[20]_INST_0_i_492\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_492_n_0\
    );
\rgb_next[20]_INST_0_i_493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_493_n_0\
    );
\rgb_next[20]_INST_0_i_494\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_494_n_0\
    );
\rgb_next[20]_INST_0_i_495\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_495_n_0\
    );
\rgb_next[20]_INST_0_i_496\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_496_n_0\
    );
\rgb_next[20]_INST_0_i_497\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_497_n_0\
    );
\rgb_next[20]_INST_0_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_498_n_0\
    );
\rgb_next[20]_INST_0_i_499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_499_n_0\
    );
\rgb_next[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(11),
      I2 => \rgb_next[20]_INST_0_i_14_n_0\,
      I3 => \rgb_next[20]_INST_0_i_15_n_0\,
      I4 => \one/paddle_on1\,
      I5 => \rgb_next[20]_INST_0_i_17_n_0\,
      O => \one/paddle_on\
    );
\rgb_next[20]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(6),
      I2 => pixel_x(5),
      I3 => pixel_x(7),
      I4 => pixel_x(8),
      I5 => \rgb_next[20]_INST_0_i_153_n_0\,
      O => \rgb_next[20]_INST_0_i_50_n_0\
    );
\rgb_next[20]_INST_0_i_500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_500_n_0\
    );
\rgb_next[20]_INST_0_i_501\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_501_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_501_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_501_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_501_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_686_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_687_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_688_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_689_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_501_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_690_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_691_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_692_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_693_n_0\
    );
\rgb_next[20]_INST_0_i_502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_502_n_0\
    );
\rgb_next[20]_INST_0_i_503\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_503_n_0\
    );
\rgb_next[20]_INST_0_i_504\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_504_n_0\
    );
\rgb_next[20]_INST_0_i_505\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_505_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_505_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_505_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_505_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_694_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_695_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_696_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_505_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_697_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_698_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_699_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_700_n_0\
    );
\rgb_next[20]_INST_0_i_506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_506_n_0\
    );
\rgb_next[20]_INST_0_i_507\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_507_n_0\
    );
\rgb_next[20]_INST_0_i_508\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_508_n_0\
    );
\rgb_next[20]_INST_0_i_509\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_509_n_0\
    );
\rgb_next[20]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => \rgb_next[2]_INST_0_i_11_n_0\,
      I1 => \rgb_next[23]_INST_0_i_33_n_0\,
      I2 => pixel_y(0),
      I3 => pixel_y(6),
      I4 => pixel_y(7),
      I5 => pixel_y(5),
      O => \rgb_next[20]_INST_0_i_51_n_0\
    );
\rgb_next[20]_INST_0_i_510\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_510_n_0\
    );
\rgb_next[20]_INST_0_i_511\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_511_n_0\
    );
\rgb_next[20]_INST_0_i_512\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_512_n_0\
    );
\rgb_next[20]_INST_0_i_513\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_513_n_0\
    );
\rgb_next[20]_INST_0_i_514\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_514_n_0\
    );
\rgb_next[20]_INST_0_i_515\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_515_n_0\
    );
\rgb_next[20]_INST_0_i_516\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_516_n_0\
    );
\rgb_next[20]_INST_0_i_517\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_517_n_0\
    );
\rgb_next[20]_INST_0_i_518\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_518_n_0\
    );
\rgb_next[20]_INST_0_i_519\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_519_n_0\
    );
\rgb_next[20]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_52_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_52_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_52_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_52_n_3\,
      CYINIT => '1',
      DI(3) => pixel_y(7),
      DI(2) => \rgb_next[20]_INST_0_i_154_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_155_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_156_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_157_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_158_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_159_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_160_n_0\
    );
\rgb_next[20]_INST_0_i_520\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_520_n_0\
    );
\rgb_next[20]_INST_0_i_521\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_521_n_0\
    );
\rgb_next[20]_INST_0_i_522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_522_n_0\
    );
\rgb_next[20]_INST_0_i_523\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_523_n_0\
    );
\rgb_next[20]_INST_0_i_524\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_524_n_0\
    );
\rgb_next[20]_INST_0_i_525\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_525_n_0\
    );
\rgb_next[20]_INST_0_i_526\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_526_n_0\
    );
\rgb_next[20]_INST_0_i_527\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_527_n_0\
    );
\rgb_next[20]_INST_0_i_528\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_528_n_0\
    );
\rgb_next[20]_INST_0_i_529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_529_n_0\
    );
\rgb_next[20]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \rgb_next[20]_INST_0_i_53_n_0\
    );
\rgb_next[20]_INST_0_i_530\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_530_n_0\
    );
\rgb_next[20]_INST_0_i_531\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_531_n_0\
    );
\rgb_next[20]_INST_0_i_532\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_532_n_0\
    );
\rgb_next[20]_INST_0_i_533\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_533_n_0\
    );
\rgb_next[20]_INST_0_i_534\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_534_n_0\
    );
\rgb_next[20]_INST_0_i_535\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_535_n_0\
    );
\rgb_next[20]_INST_0_i_536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_536_n_0\
    );
\rgb_next[20]_INST_0_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_537_n_0\
    );
\rgb_next[20]_INST_0_i_538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_538_n_0\
    );
\rgb_next[20]_INST_0_i_539\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_539_n_0\
    );
\rgb_next[20]_INST_0_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_54_n_0\
    );
\rgb_next[20]_INST_0_i_540\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_540_n_0\
    );
\rgb_next[20]_INST_0_i_542\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_542_n_0\
    );
\rgb_next[20]_INST_0_i_547\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_547_n_0\
    );
\rgb_next[20]_INST_0_i_548\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_548_n_0\
    );
\rgb_next[20]_INST_0_i_549\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_549_n_0\
    );
\rgb_next[20]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_55_n_0\
    );
\rgb_next[20]_INST_0_i_550\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_550_n_0\
    );
\rgb_next[20]_INST_0_i_551\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_551_n_0\
    );
\rgb_next[20]_INST_0_i_552\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_552_n_0\
    );
\rgb_next[20]_INST_0_i_553\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_553_n_0\
    );
\rgb_next[20]_INST_0_i_554\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_554_n_0\
    );
\rgb_next[20]_INST_0_i_555\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_555_n_0\
    );
\rgb_next[20]_INST_0_i_556\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_556_n_0\
    );
\rgb_next[20]_INST_0_i_557\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_557_n_0\
    );
\rgb_next[20]_INST_0_i_558\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_558_n_0\
    );
\rgb_next[20]_INST_0_i_559\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_559_n_0\
    );
\rgb_next[20]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_56_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_56_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_56_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_161_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_162_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_163_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_164_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_165_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_166_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_167_n_0\
    );
\rgb_next[20]_INST_0_i_560\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_560_n_0\
    );
\rgb_next[20]_INST_0_i_561\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_561_n_0\
    );
\rgb_next[20]_INST_0_i_562\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_562_n_0\
    );
\rgb_next[20]_INST_0_i_563\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_563_n_0\
    );
\rgb_next[20]_INST_0_i_564\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_564_n_0\
    );
\rgb_next[20]_INST_0_i_565\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_565_n_0\
    );
\rgb_next[20]_INST_0_i_566\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_566_n_0\
    );
\rgb_next[20]_INST_0_i_567\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_567_n_0\
    );
\rgb_next[20]_INST_0_i_568\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_568_n_0\
    );
\rgb_next[20]_INST_0_i_569\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_569_n_0\
    );
\rgb_next[20]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_57_n_0\
    );
\rgb_next[20]_INST_0_i_570\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_570_n_0\
    );
\rgb_next[20]_INST_0_i_571\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_571_n_0\
    );
\rgb_next[20]_INST_0_i_572\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_572_n_0\
    );
\rgb_next[20]_INST_0_i_573\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_573_n_0\
    );
\rgb_next[20]_INST_0_i_574\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_574_n_0\
    );
\rgb_next[20]_INST_0_i_575\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_575_n_0\
    );
\rgb_next[20]_INST_0_i_576\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_576_n_0\
    );
\rgb_next[20]_INST_0_i_579\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_579_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_579_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_579_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_579_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_701_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_702_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_703_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_704_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_579_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_705_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_706_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_707_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_708_n_0\
    );
\rgb_next[20]_INST_0_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_58_n_0\
    );
\rgb_next[20]_INST_0_i_580\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_580_n_0\
    );
\rgb_next[20]_INST_0_i_581\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_581_n_0\
    );
\rgb_next[20]_INST_0_i_582\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_582_n_0\
    );
\rgb_next[20]_INST_0_i_583\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_583_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_583_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_583_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_583_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_709_n_0\,
      DI(2) => pixel_x(5),
      DI(1) => \rgb_next[20]_INST_0_i_710_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_711_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_583_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_712_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_713_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_714_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_715_n_0\
    );
\rgb_next[20]_INST_0_i_584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_584_n_0\
    );
\rgb_next[20]_INST_0_i_585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_585_n_0\
    );
\rgb_next[20]_INST_0_i_586\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_586_n_0\
    );
\rgb_next[20]_INST_0_i_587\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_587_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_587_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_587_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_587_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_716_n_0\,
      DI(1) => '0',
      DI(0) => \rgb_next[20]_INST_0_i_717_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_587_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_718_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_719_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_720_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_721_n_0\
    );
\rgb_next[20]_INST_0_i_588\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_588_n_0\
    );
\rgb_next[20]_INST_0_i_589\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_589_n_0\
    );
\rgb_next[20]_INST_0_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_59_n_0\
    );
\rgb_next[20]_INST_0_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_590_n_0\
    );
\rgb_next[20]_INST_0_i_591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_591_n_0\
    );
\rgb_next[20]_INST_0_i_592\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_592_n_0\
    );
\rgb_next[20]_INST_0_i_593\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_593_n_0\
    );
\rgb_next[20]_INST_0_i_594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_594_n_0\
    );
\rgb_next[20]_INST_0_i_595\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_595_n_0\
    );
\rgb_next[20]_INST_0_i_596\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_596_n_0\
    );
\rgb_next[20]_INST_0_i_597\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_597_n_0\
    );
\rgb_next[20]_INST_0_i_598\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_598_n_0\
    );
\rgb_next[20]_INST_0_i_599\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_599_n_0\
    );
\rgb_next[20]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_168_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_60_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/g_on27_in\,
      CO(0) => \rgb_next[20]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_169_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_170_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_60_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_171_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_172_n_0\
    );
\rgb_next[20]_INST_0_i_600\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_600_n_0\
    );
\rgb_next[20]_INST_0_i_601\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_601_n_0\
    );
\rgb_next[20]_INST_0_i_602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_602_n_0\
    );
\rgb_next[20]_INST_0_i_603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_603_n_0\
    );
\rgb_next[20]_INST_0_i_604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_604_n_0\
    );
\rgb_next[20]_INST_0_i_605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_605_n_0\
    );
\rgb_next[20]_INST_0_i_606\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_606_n_0\
    );
\rgb_next[20]_INST_0_i_607\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_607_n_0\
    );
\rgb_next[20]_INST_0_i_608\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_608_n_0\
    );
\rgb_next[20]_INST_0_i_609\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_609_n_0\
    );
\rgb_next[20]_INST_0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_173_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_61_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/g_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_61_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_174_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_175_n_0\
    );
\rgb_next[20]_INST_0_i_610\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_610_n_0\
    );
\rgb_next[20]_INST_0_i_611\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_611_n_0\
    );
\rgb_next[20]_INST_0_i_612\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_612_n_0\
    );
\rgb_next[20]_INST_0_i_613\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_613_n_0\
    );
\rgb_next[20]_INST_0_i_614\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_614_n_0\
    );
\rgb_next[20]_INST_0_i_615\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_615_n_0\
    );
\rgb_next[20]_INST_0_i_616\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_616_n_0\
    );
\rgb_next[20]_INST_0_i_617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_617_n_0\
    );
\rgb_next[20]_INST_0_i_618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_618_n_0\
    );
\rgb_next[20]_INST_0_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_619_n_0\
    );
\rgb_next[20]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA82AAAAAA8A"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_y(0),
      I2 => pixel_y(1),
      I3 => pixel_x(0),
      I4 => pixel_x(1),
      I5 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_62_n_0\
    );
\rgb_next[20]_INST_0_i_620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_620_n_0\
    );
\rgb_next[20]_INST_0_i_621\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_621_n_0\
    );
\rgb_next[20]_INST_0_i_622\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_622_n_0\
    );
\rgb_next[20]_INST_0_i_623\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_623_n_0\
    );
\rgb_next[20]_INST_0_i_624\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_624_n_0\
    );
\rgb_next[20]_INST_0_i_625\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_625_n_0\
    );
\rgb_next[20]_INST_0_i_626\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_626_n_0\
    );
\rgb_next[20]_INST_0_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_627_n_0\
    );
\rgb_next[20]_INST_0_i_628\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_628_n_0\
    );
\rgb_next[20]_INST_0_i_629\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_629_n_0\
    );
\rgb_next[20]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEBABFEABABABAA"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(0),
      I2 => pixel_x(1),
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_63_n_0\
    );
\rgb_next[20]_INST_0_i_630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_630_n_0\
    );
\rgb_next[20]_INST_0_i_631\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_631_n_0\
    );
\rgb_next[20]_INST_0_i_632\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_632_n_0\
    );
\rgb_next[20]_INST_0_i_633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_633_n_0\
    );
\rgb_next[20]_INST_0_i_634\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_634_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_634_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_634_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_634_n_3\,
      CYINIT => '1',
      DI(3) => pixel_y(7),
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_722_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_723_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_634_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_724_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_725_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_726_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_727_n_0\
    );
\rgb_next[20]_INST_0_i_635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \rgb_next[20]_INST_0_i_635_n_0\
    );
\rgb_next[20]_INST_0_i_636\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_636_n_0\
    );
\rgb_next[20]_INST_0_i_637\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_637_n_0\
    );
\rgb_next[20]_INST_0_i_638\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_638_n_0\
    );
\rgb_next[20]_INST_0_i_639\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_639_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_639_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_639_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_639_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_728_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_729_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_639_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_730_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_731_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_732_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_733_n_0\
    );
\rgb_next[20]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D7544110"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_y(0),
      I4 => \rgb_next[20]_INST_0_i_176_n_0\,
      I5 => \rgb_next[20]_INST_0_i_177_n_0\,
      O => \rgb_next[20]_INST_0_i_64_n_0\
    );
\rgb_next[20]_INST_0_i_640\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_640_n_0\
    );
\rgb_next[20]_INST_0_i_641\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_641_n_0\
    );
\rgb_next[20]_INST_0_i_644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_644_n_0\
    );
\rgb_next[20]_INST_0_i_645\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_736_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_645_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/a1_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_645_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_737_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_645_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_738_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_739_n_0\
    );
\rgb_next[20]_INST_0_i_646\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_740_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_646_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/a1_on20_in\,
      CO(0) => \rgb_next[20]_INST_0_i_646_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_741_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_646_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_742_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_743_n_0\
    );
\rgb_next[20]_INST_0_i_647\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_647_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_647_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_647_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_647_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_744_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_745_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_746_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_747_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_647_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_748_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_749_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_750_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_751_n_0\
    );
\rgb_next[20]_INST_0_i_648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_648_n_0\
    );
\rgb_next[20]_INST_0_i_649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_649_n_0\
    );
\rgb_next[20]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5445444040040400"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_178_n_0\,
      I1 => pixel_x(2),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(0),
      I5 => \rgb_next[20]_INST_0_i_176_n_0\,
      O => \rgb_next[20]_INST_0_i_65_n_0\
    );
\rgb_next[20]_INST_0_i_650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_650_n_0\
    );
\rgb_next[20]_INST_0_i_651\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_651_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_651_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_651_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_651_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => pixel_x(5),
      DI(1) => \rgb_next[20]_INST_0_i_752_n_0\,
      DI(0) => pixel_x(1),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_651_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_753_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_754_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_755_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_756_n_0\
    );
\rgb_next[20]_INST_0_i_652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_652_n_0\
    );
\rgb_next[20]_INST_0_i_653\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_653_n_0\
    );
\rgb_next[20]_INST_0_i_654\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_654_n_0\
    );
\rgb_next[20]_INST_0_i_655\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_757_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_655_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/o1_on211_in\,
      CO(0) => \rgb_next[20]_INST_0_i_655_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_758_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_655_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_759_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_760_n_0\
    );
\rgb_next[20]_INST_0_i_656\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_761_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_656_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/o1_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_656_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_762_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_656_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_763_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_764_n_0\
    );
\rgb_next[20]_INST_0_i_657\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_657_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_657_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_657_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_657_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_765_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_766_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_767_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_657_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_768_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_769_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_770_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_771_n_0\
    );
\rgb_next[20]_INST_0_i_658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_658_n_0\
    );
\rgb_next[20]_INST_0_i_659\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_659_n_0\
    );
\rgb_next[20]_INST_0_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_179_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_66_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/m_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_180_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_66_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_181_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_182_n_0\
    );
\rgb_next[20]_INST_0_i_660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_660_n_0\
    );
\rgb_next[20]_INST_0_i_661\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_661_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_661_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_661_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_661_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_772_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_773_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_661_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_774_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_775_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_776_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_777_n_0\
    );
\rgb_next[20]_INST_0_i_662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_662_n_0\
    );
\rgb_next[20]_INST_0_i_663\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_663_n_0\
    );
\rgb_next[20]_INST_0_i_664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_664_n_0\
    );
\rgb_next[20]_INST_0_i_665\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_665_n_0\
    );
\rgb_next[20]_INST_0_i_666\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_666_n_0\
    );
\rgb_next[20]_INST_0_i_667\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_667_n_0\
    );
\rgb_next[20]_INST_0_i_668\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_668_n_0\
    );
\rgb_next[20]_INST_0_i_669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_669_n_0\
    );
\rgb_next[20]_INST_0_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_183_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_67_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/m_on25_in\,
      CO(0) => \rgb_next[20]_INST_0_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_184_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_67_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_185_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_186_n_0\
    );
\rgb_next[20]_INST_0_i_670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_670_n_0\
    );
\rgb_next[20]_INST_0_i_671\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_671_n_0\
    );
\rgb_next[20]_INST_0_i_672\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_672_n_0\
    );
\rgb_next[20]_INST_0_i_673\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_673_n_0\
    );
\rgb_next[20]_INST_0_i_674\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_674_n_0\
    );
\rgb_next[20]_INST_0_i_675\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_675_n_0\
    );
\rgb_next[20]_INST_0_i_676\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_676_n_0\
    );
\rgb_next[20]_INST_0_i_677\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_677_n_0\
    );
\rgb_next[20]_INST_0_i_678\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_678_n_0\
    );
\rgb_next[20]_INST_0_i_679\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_679_n_0\
    );
\rgb_next[20]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FEFFFFFFFF"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_68_n_0\
    );
\rgb_next[20]_INST_0_i_680\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_680_n_0\
    );
\rgb_next[20]_INST_0_i_681\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_681_n_0\
    );
\rgb_next[20]_INST_0_i_682\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_682_n_0\
    );
\rgb_next[20]_INST_0_i_683\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_683_n_0\
    );
\rgb_next[20]_INST_0_i_684\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_684_n_0\
    );
\rgb_next[20]_INST_0_i_685\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_685_n_0\
    );
\rgb_next[20]_INST_0_i_686\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_686_n_0\
    );
\rgb_next[20]_INST_0_i_687\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_687_n_0\
    );
\rgb_next[20]_INST_0_i_688\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_688_n_0\
    );
\rgb_next[20]_INST_0_i_689\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_689_n_0\
    );
\rgb_next[20]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFB01"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      I2 => pixel_y(2),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_69_n_0\
    );
\rgb_next[20]_INST_0_i_690\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_690_n_0\
    );
\rgb_next[20]_INST_0_i_691\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_691_n_0\
    );
\rgb_next[20]_INST_0_i_692\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_692_n_0\
    );
\rgb_next[20]_INST_0_i_693\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_693_n_0\
    );
\rgb_next[20]_INST_0_i_694\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_694_n_0\
    );
\rgb_next[20]_INST_0_i_695\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_695_n_0\
    );
\rgb_next[20]_INST_0_i_696\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_696_n_0\
    );
\rgb_next[20]_INST_0_i_697\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_697_n_0\
    );
\rgb_next[20]_INST_0_i_698\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_698_n_0\
    );
\rgb_next[20]_INST_0_i_699\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_699_n_0\
    );
\rgb_next[20]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01000000000000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_176_n_0\,
      I1 => pixel_x(2),
      I2 => \rgb_next[20]_INST_0_i_187_n_0\,
      I3 => \rgb_next[20]_INST_0_i_188_n_0\,
      I4 => \one/ten/o_on2\,
      I5 => \one/ten/e3_on2\,
      O => \rgb_next[20]_INST_0_i_70_n_0\
    );
\rgb_next[20]_INST_0_i_700\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_700_n_0\
    );
\rgb_next[20]_INST_0_i_701\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_701_n_0\
    );
\rgb_next[20]_INST_0_i_702\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_702_n_0\
    );
\rgb_next[20]_INST_0_i_703\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_703_n_0\
    );
\rgb_next[20]_INST_0_i_704\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_704_n_0\
    );
\rgb_next[20]_INST_0_i_705\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_705_n_0\
    );
\rgb_next[20]_INST_0_i_706\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_706_n_0\
    );
\rgb_next[20]_INST_0_i_707\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_707_n_0\
    );
\rgb_next[20]_INST_0_i_708\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_708_n_0\
    );
\rgb_next[20]_INST_0_i_709\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_709_n_0\
    );
\rgb_next[20]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080800000"
    )
        port map (
      I0 => \rgb_next[20]_INST_0_i_191_n_0\,
      I1 => \one/ten/r_on22_in\,
      I2 => \one/ten/r_on2\,
      I3 => pixel_y(1),
      I4 => pixel_x(2),
      I5 => \rgb_next[20]_INST_0_i_176_n_0\,
      O => \rgb_next[20]_INST_0_i_71_n_0\
    );
\rgb_next[20]_INST_0_i_710\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_710_n_0\
    );
\rgb_next[20]_INST_0_i_711\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_711_n_0\
    );
\rgb_next[20]_INST_0_i_712\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_712_n_0\
    );
\rgb_next[20]_INST_0_i_713\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_713_n_0\
    );
\rgb_next[20]_INST_0_i_714\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_714_n_0\
    );
\rgb_next[20]_INST_0_i_715\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_715_n_0\
    );
\rgb_next[20]_INST_0_i_716\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_716_n_0\
    );
\rgb_next[20]_INST_0_i_717\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_717_n_0\
    );
\rgb_next[20]_INST_0_i_718\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_718_n_0\
    );
\rgb_next[20]_INST_0_i_719\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_719_n_0\
    );
\rgb_next[20]_INST_0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_194_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_72_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/v_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_195_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_72_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_196_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_197_n_0\
    );
\rgb_next[20]_INST_0_i_720\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_720_n_0\
    );
\rgb_next[20]_INST_0_i_721\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_721_n_0\
    );
\rgb_next[20]_INST_0_i_722\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_722_n_0\
    );
\rgb_next[20]_INST_0_i_723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_723_n_0\
    );
\rgb_next[20]_INST_0_i_724\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_724_n_0\
    );
\rgb_next[20]_INST_0_i_725\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_725_n_0\
    );
\rgb_next[20]_INST_0_i_726\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(2),
      O => \rgb_next[20]_INST_0_i_726_n_0\
    );
\rgb_next[20]_INST_0_i_727\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_727_n_0\
    );
\rgb_next[20]_INST_0_i_728\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(7),
      O => \rgb_next[20]_INST_0_i_728_n_0\
    );
\rgb_next[20]_INST_0_i_729\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(1),
      O => \rgb_next[20]_INST_0_i_729_n_0\
    );
\rgb_next[20]_INST_0_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_198_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_73_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/v_on24_in\,
      CO(0) => \rgb_next[20]_INST_0_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_199_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_73_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_200_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_201_n_0\
    );
\rgb_next[20]_INST_0_i_730\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(6),
      O => \rgb_next[20]_INST_0_i_730_n_0\
    );
\rgb_next[20]_INST_0_i_731\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(4),
      O => \rgb_next[20]_INST_0_i_731_n_0\
    );
\rgb_next[20]_INST_0_i_732\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(3),
      O => \rgb_next[20]_INST_0_i_732_n_0\
    );
\rgb_next[20]_INST_0_i_733\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      O => \rgb_next[20]_INST_0_i_733_n_0\
    );
\rgb_next[20]_INST_0_i_734\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_778_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_734_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/m1_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_734_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_779_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_734_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_780_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_781_n_0\
    );
\rgb_next[20]_INST_0_i_735\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_782_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_735_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/m1_on28_in\,
      CO(0) => \rgb_next[20]_INST_0_i_735_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_783_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_735_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_784_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_785_n_0\
    );
\rgb_next[20]_INST_0_i_736\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_736_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_736_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_736_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_736_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_786_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \rgb_next[20]_INST_0_i_787_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_736_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_788_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_789_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_790_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_791_n_0\
    );
\rgb_next[20]_INST_0_i_737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_737_n_0\
    );
\rgb_next[20]_INST_0_i_738\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_738_n_0\
    );
\rgb_next[20]_INST_0_i_739\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_739_n_0\
    );
\rgb_next[20]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020805E0000005E"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(0),
      I2 => pixel_y(2),
      I3 => pixel_x(1),
      I4 => pixel_x(0),
      I5 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_74_n_0\
    );
\rgb_next[20]_INST_0_i_740\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_740_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_740_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_740_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_740_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_792_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_793_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_794_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_740_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_795_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_796_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_797_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_798_n_0\
    );
\rgb_next[20]_INST_0_i_741\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_741_n_0\
    );
\rgb_next[20]_INST_0_i_742\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_742_n_0\
    );
\rgb_next[20]_INST_0_i_743\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_743_n_0\
    );
\rgb_next[20]_INST_0_i_744\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_744_n_0\
    );
\rgb_next[20]_INST_0_i_745\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_745_n_0\
    );
\rgb_next[20]_INST_0_i_746\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_746_n_0\
    );
\rgb_next[20]_INST_0_i_747\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_747_n_0\
    );
\rgb_next[20]_INST_0_i_748\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_748_n_0\
    );
\rgb_next[20]_INST_0_i_749\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_749_n_0\
    );
\rgb_next[20]_INST_0_i_750\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_750_n_0\
    );
\rgb_next[20]_INST_0_i_751\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_751_n_0\
    );
\rgb_next[20]_INST_0_i_752\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_752_n_0\
    );
\rgb_next[20]_INST_0_i_753\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_753_n_0\
    );
\rgb_next[20]_INST_0_i_754\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_754_n_0\
    );
\rgb_next[20]_INST_0_i_755\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_755_n_0\
    );
\rgb_next[20]_INST_0_i_756\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_756_n_0\
    );
\rgb_next[20]_INST_0_i_757\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_757_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_757_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_757_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_757_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => \rgb_next[20]_INST_0_i_799_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_800_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_801_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_757_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_802_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_803_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_804_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_805_n_0\
    );
\rgb_next[20]_INST_0_i_758\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_758_n_0\
    );
\rgb_next[20]_INST_0_i_759\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_759_n_0\
    );
\rgb_next[20]_INST_0_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_206_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_76_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e3_on0\,
      CO(0) => \rgb_next[20]_INST_0_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_207_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_208_n_0\
    );
\rgb_next[20]_INST_0_i_760\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_760_n_0\
    );
\rgb_next[20]_INST_0_i_761\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_761_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_761_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_761_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_761_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_806_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[20]_INST_0_i_807_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_761_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_808_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_809_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_810_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_811_n_0\
    );
\rgb_next[20]_INST_0_i_762\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_762_n_0\
    );
\rgb_next[20]_INST_0_i_763\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_763_n_0\
    );
\rgb_next[20]_INST_0_i_764\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_764_n_0\
    );
\rgb_next[20]_INST_0_i_765\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_765_n_0\
    );
\rgb_next[20]_INST_0_i_766\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_766_n_0\
    );
\rgb_next[20]_INST_0_i_767\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_767_n_0\
    );
\rgb_next[20]_INST_0_i_768\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_768_n_0\
    );
\rgb_next[20]_INST_0_i_769\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_769_n_0\
    );
\rgb_next[20]_INST_0_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_209_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_77_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/e3_on1\,
      CO(0) => \rgb_next[20]_INST_0_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_210_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_211_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_77_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_212_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_213_n_0\
    );
\rgb_next[20]_INST_0_i_770\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_770_n_0\
    );
\rgb_next[20]_INST_0_i_771\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_771_n_0\
    );
\rgb_next[20]_INST_0_i_772\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_772_n_0\
    );
\rgb_next[20]_INST_0_i_773\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_773_n_0\
    );
\rgb_next[20]_INST_0_i_774\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_774_n_0\
    );
\rgb_next[20]_INST_0_i_775\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_775_n_0\
    );
\rgb_next[20]_INST_0_i_776\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_776_n_0\
    );
\rgb_next[20]_INST_0_i_777\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_777_n_0\
    );
\rgb_next[20]_INST_0_i_778\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_778_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_778_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_778_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_778_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[20]_INST_0_i_812_n_0\,
      DI(2) => \rgb_next[20]_INST_0_i_813_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_814_n_0\,
      DI(0) => \one/thirteen/p_0_in\(1),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_778_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_816_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_817_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_818_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_819_n_0\
    );
\rgb_next[20]_INST_0_i_779\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(9),
      I1 => pixel_x(8),
      O => \rgb_next[20]_INST_0_i_779_n_0\
    );
\rgb_next[20]_INST_0_i_780\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_780_n_0\
    );
\rgb_next[20]_INST_0_i_781\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_781_n_0\
    );
\rgb_next[20]_INST_0_i_782\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_782_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_782_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_782_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_782_n_3\,
      CYINIT => '1',
      DI(3) => pixel_x(7),
      DI(2) => pixel_x(5),
      DI(1) => pixel_x(3),
      DI(0) => \rgb_next[20]_INST_0_i_820_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_782_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_821_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_822_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_823_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_824_n_0\
    );
\rgb_next[20]_INST_0_i_783\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      O => \rgb_next[20]_INST_0_i_783_n_0\
    );
\rgb_next[20]_INST_0_i_784\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[20]_INST_0_i_784_n_0\
    );
\rgb_next[20]_INST_0_i_785\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[20]_INST_0_i_785_n_0\
    );
\rgb_next[20]_INST_0_i_786\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_786_n_0\
    );
\rgb_next[20]_INST_0_i_787\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_787_n_0\
    );
\rgb_next[20]_INST_0_i_788\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_788_n_0\
    );
\rgb_next[20]_INST_0_i_789\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_789_n_0\
    );
\rgb_next[20]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_218_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_79_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/s_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_219_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_79_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_220_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_221_n_0\
    );
\rgb_next[20]_INST_0_i_790\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_790_n_0\
    );
\rgb_next[20]_INST_0_i_791\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_791_n_0\
    );
\rgb_next[20]_INST_0_i_792\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_792_n_0\
    );
\rgb_next[20]_INST_0_i_793\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_793_n_0\
    );
\rgb_next[20]_INST_0_i_794\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_794_n_0\
    );
\rgb_next[20]_INST_0_i_795\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_795_n_0\
    );
\rgb_next[20]_INST_0_i_796\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_796_n_0\
    );
\rgb_next[20]_INST_0_i_797\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_797_n_0\
    );
\rgb_next[20]_INST_0_i_798\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_798_n_0\
    );
\rgb_next[20]_INST_0_i_799\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[20]_INST_0_i_799_n_0\
    );
\rgb_next[20]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_222_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_80_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/ten/s_on21_in\,
      CO(0) => \rgb_next[20]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_223_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_80_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_224_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_225_n_0\
    );
\rgb_next[20]_INST_0_i_800\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_800_n_0\
    );
\rgb_next[20]_INST_0_i_801\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_801_n_0\
    );
\rgb_next[20]_INST_0_i_802\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_802_n_0\
    );
\rgb_next[20]_INST_0_i_803\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_803_n_0\
    );
\rgb_next[20]_INST_0_i_804\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_804_n_0\
    );
\rgb_next[20]_INST_0_i_805\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_805_n_0\
    );
\rgb_next[20]_INST_0_i_806\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_806_n_0\
    );
\rgb_next[20]_INST_0_i_807\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(3),
      I1 => pixel_x(2),
      O => \rgb_next[20]_INST_0_i_807_n_0\
    );
\rgb_next[20]_INST_0_i_808\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_808_n_0\
    );
\rgb_next[20]_INST_0_i_809\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_809_n_0\
    );
\rgb_next[20]_INST_0_i_810\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_810_n_0\
    );
\rgb_next[20]_INST_0_i_811\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_811_n_0\
    );
\rgb_next[20]_INST_0_i_812\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[20]_INST_0_i_812_n_0\
    );
\rgb_next[20]_INST_0_i_813\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_813_n_0\
    );
\rgb_next[20]_INST_0_i_814\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_814_n_0\
    );
\rgb_next[20]_INST_0_i_815\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      O => \one/thirteen/p_0_in\(1)
    );
\rgb_next[20]_INST_0_i_816\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_816_n_0\
    );
\rgb_next[20]_INST_0_i_817\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_817_n_0\
    );
\rgb_next[20]_INST_0_i_818\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_818_n_0\
    );
\rgb_next[20]_INST_0_i_819\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_819_n_0\
    );
\rgb_next[20]_INST_0_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[20]_INST_0_i_82_n_0\,
      CO(2) => \rgb_next[20]_INST_0_i_82_n_1\,
      CO(1) => \rgb_next[20]_INST_0_i_82_n_2\,
      CO(0) => \rgb_next[20]_INST_0_i_82_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \rgb_next[20]_INST_0_i_226_n_0\,
      DI(1) => \rgb_next[20]_INST_0_i_227_n_0\,
      DI(0) => \rgb_next[20]_INST_0_i_228_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_82_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[20]_INST_0_i_229_n_0\,
      S(2) => \rgb_next[20]_INST_0_i_230_n_0\,
      S(1) => \rgb_next[20]_INST_0_i_231_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_232_n_0\
    );
\rgb_next[20]_INST_0_i_820\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[20]_INST_0_i_820_n_0\
    );
\rgb_next[20]_INST_0_i_821\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(6),
      I1 => pixel_x(7),
      O => \rgb_next[20]_INST_0_i_821_n_0\
    );
\rgb_next[20]_INST_0_i_822\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[20]_INST_0_i_822_n_0\
    );
\rgb_next[20]_INST_0_i_823\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[20]_INST_0_i_823_n_0\
    );
\rgb_next[20]_INST_0_i_824\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(1),
      I1 => pixel_x(0),
      O => \rgb_next[20]_INST_0_i_824_n_0\
    );
\rgb_next[20]_INST_0_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(9),
      I1 => pixel_y(8),
      O => \rgb_next[20]_INST_0_i_83_n_0\
    );
\rgb_next[20]_INST_0_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(10),
      I1 => pixel_y(11),
      O => \rgb_next[20]_INST_0_i_84_n_0\
    );
\rgb_next[20]_INST_0_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(9),
      O => \rgb_next[20]_INST_0_i_85_n_0\
    );
\rgb_next[20]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_235_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_87_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/z_on25_in\,
      CO(0) => \rgb_next[20]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_236_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_87_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_237_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_238_n_0\
    );
\rgb_next[20]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_239_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_88_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/z_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_240_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_88_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_241_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_242_n_0\
    );
\rgb_next[20]_INST_0_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_243_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_90_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/fi_on20_in\,
      CO(0) => \rgb_next[20]_INST_0_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_244_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_90_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_245_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_246_n_0\
    );
\rgb_next[20]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_247_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_91_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/fi_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_248_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_91_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_249_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_250_n_0\
    );
\rgb_next[20]_INST_0_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_254_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_95_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/t_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_255_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_95_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_256_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_257_n_0\
    );
\rgb_next[20]_INST_0_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_258_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_96_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/t_on23_in\,
      CO(0) => \rgb_next[20]_INST_0_i_96_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_259_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_96_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_260_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_261_n_0\
    );
\rgb_next[20]_INST_0_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_262_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_97_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/th_on2\,
      CO(0) => \rgb_next[20]_INST_0_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rgb_next[20]_INST_0_i_263_n_0\,
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_97_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_264_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_265_n_0\
    );
\rgb_next[20]_INST_0_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[20]_INST_0_i_266_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[20]_INST_0_i_98_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/eleven/th_on22_in\,
      CO(0) => \rgb_next[20]_INST_0_i_98_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \rgb_next[20]_INST_0_i_267_n_0\,
      DI(0) => pixel_x(9),
      O(3 downto 0) => \NLW_rgb_next[20]_INST_0_i_98_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[20]_INST_0_i_268_n_0\,
      S(0) => \rgb_next[20]_INST_0_i_269_n_0\
    );
\rgb_next[21]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(9),
      O => \rgb_next[21]_INST_0_i_10_n_0\
    );
\rgb_next[21]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(5),
      I2 => pixel_y(1),
      I3 => pixel_y(2),
      I4 => pixel_y(4),
      I5 => pixel_y(3),
      O => \rgb_next[21]_INST_0_i_11_n_0\
    );
\rgb_next[21]_INST_0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(7),
      O => \rgb_next[21]_INST_0_i_12_n_0\
    );
\rgb_next[21]_INST_0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[21]_INST_0_i_13_n_0\
    );
\rgb_next[21]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[21]_INST_0_i_14_n_0\
    );
\rgb_next[21]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(7),
      I1 => pixel_x(6),
      O => \rgb_next[21]_INST_0_i_15_n_0\
    );
\rgb_next[21]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(4),
      I1 => pixel_x(5),
      O => \rgb_next[21]_INST_0_i_16_n_0\
    );
\rgb_next[21]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_x(2),
      I1 => pixel_x(3),
      O => \rgb_next[21]_INST_0_i_17_n_0\
    );
\rgb_next[21]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[21]_INST_0_i_18_n_0\
    );
\rgb_next[21]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rgb_next[21]_INST_0_i_8_n_0\,
      CO(3 downto 2) => \NLW_rgb_next[21]_INST_0_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one/R2_0/brick_on3\,
      CO(0) => \rgb_next[21]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rgb_next[21]_INST_0_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \rgb_next[21]_INST_0_i_9_n_0\,
      S(0) => \rgb_next[21]_INST_0_i_10_n_0\
    );
\rgb_next[21]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pixel_y(8),
      I1 => pixel_y(7),
      I2 => pixel_y(11),
      I3 => \rgb_next[21]_INST_0_i_11_n_0\,
      I4 => pixel_y(9),
      I5 => pixel_y(10),
      O => \one/R2_0/brick_on2__7\
    );
\rgb_next[21]_INST_0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rgb_next[21]_INST_0_i_8_n_0\,
      CO(2) => \rgb_next[21]_INST_0_i_8_n_1\,
      CO(1) => \rgb_next[21]_INST_0_i_8_n_2\,
      CO(0) => \rgb_next[21]_INST_0_i_8_n_3\,
      CYINIT => '1',
      DI(3) => \rgb_next[21]_INST_0_i_12_n_0\,
      DI(2) => '0',
      DI(1) => \rgb_next[21]_INST_0_i_13_n_0\,
      DI(0) => \rgb_next[21]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_rgb_next[21]_INST_0_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \rgb_next[21]_INST_0_i_15_n_0\,
      S(2) => \rgb_next[21]_INST_0_i_16_n_0\,
      S(1) => \rgb_next[21]_INST_0_i_17_n_0\,
      S(0) => \rgb_next[21]_INST_0_i_18_n_0\
    );
\rgb_next[21]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(10),
      I1 => pixel_x(11),
      O => \rgb_next[21]_INST_0_i_9_n_0\
    );
\rgb_next[23]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFFFFFEBFF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => pixel_y(4),
      I2 => pixel_y(3),
      I3 => pixel_y(5),
      I4 => pixel_y(6),
      I5 => \rgb_next[23]_INST_0_i_25_n_0\,
      O => \rgb_next[23]_INST_0_i_10_n_0\
    );
\rgb_next[23]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBFFFFFAFBFFF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => \rgb_next[23]_INST_0_i_33_n_0\,
      I2 => \rgb_next[23]_INST_0_i_34_n_0\,
      I3 => pixel_y(3),
      I4 => pixel_y(4),
      I5 => \rgb_next[23]_INST_0_i_35_n_0\,
      O => \rgb_next[23]_INST_0_i_20_n_0\
    );
\rgb_next[23]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixel_y(7),
      I1 => pixel_y(9),
      I2 => pixel_y(10),
      I3 => pixel_y(11),
      I4 => pixel_y(8),
      O => \rgb_next[23]_INST_0_i_24_n_0\
    );
\rgb_next[23]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(0),
      O => \rgb_next[23]_INST_0_i_25_n_0\
    );
\rgb_next[23]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      O => \rgb_next[23]_INST_0_i_26_n_0\
    );
\rgb_next[23]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixel_x(8),
      I1 => pixel_x(11),
      I2 => pixel_x(10),
      I3 => pixel_x(9),
      O => \rgb_next[23]_INST_0_i_27_n_0\
    );
\rgb_next[23]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B0FF"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_36_n_0\,
      I1 => pixel_x(2),
      I2 => \rgb_next[18]_INST_0_i_17_n_0\,
      I3 => pixel_x(8),
      I4 => \rgb_next[18]_INST_0_i_18_n_0\,
      I5 => \rgb_next[23]_INST_0_i_37_n_0\,
      O => \rgb_next[23]_INST_0_i_28_n_0\
    );
\rgb_next[23]_INST_0_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      O => \rgb_next[23]_INST_0_i_33_n_0\
    );
\rgb_next[23]_INST_0_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(5),
      O => \rgb_next[23]_INST_0_i_34_n_0\
    );
\rgb_next[23]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pixel_y(2),
      I1 => pixel_y(1),
      I2 => pixel_y(0),
      O => \rgb_next[23]_INST_0_i_35_n_0\
    );
\rgb_next[23]_INST_0_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_x(0),
      I1 => pixel_x(1),
      O => \rgb_next[23]_INST_0_i_36_n_0\
    );
\rgb_next[23]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_39_n_0\,
      I1 => pixel_x(8),
      I2 => pixel_x(6),
      I3 => pixel_x(2),
      I4 => pixel_x(1),
      I5 => \rgb_next[23]_INST_0_i_40_n_0\,
      O => \rgb_next[23]_INST_0_i_37_n_0\
    );
\rgb_next[23]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABFFFFFAAB"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      I3 => pixel_y(4),
      I4 => \rgb_next[23]_INST_0_i_41_n_0\,
      I5 => \rgb_next[23]_INST_0_i_42_n_0\,
      O => \rgb_next[23]_INST_0_i_38_n_0\
    );
\rgb_next[23]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => pixel_x(11),
      I1 => pixel_x(10),
      I2 => pixel_x(9),
      I3 => pixel_x(8),
      I4 => pixel_x(7),
      O => \rgb_next[23]_INST_0_i_39_n_0\
    );
\rgb_next[23]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixel_x(5),
      I1 => pixel_x(4),
      I2 => pixel_x(3),
      O => \rgb_next[23]_INST_0_i_40_n_0\
    );
\rgb_next[23]_INST_0_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_y(5),
      I1 => pixel_y(6),
      O => \rgb_next[23]_INST_0_i_41_n_0\
    );
\rgb_next[23]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      O => \rgb_next[23]_INST_0_i_42_n_0\
    );
\rgb_next[2]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixel_y(3),
      I1 => pixel_y(4),
      O => \rgb_next[2]_INST_0_i_11_n_0\
    );
\rgb_next[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0007FFFF"
    )
        port map (
      I0 => pixel_y(1),
      I1 => pixel_y(2),
      I2 => pixel_y(3),
      I3 => pixel_y(4),
      I4 => pixel_y(6),
      I5 => pixel_y(5),
      O => \rgb_next[2]_INST_0_i_12_n_0\
    );
\rgb_next[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFAEAAA"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => pixel_y(0),
      I2 => \rgb_next[2]_INST_0_i_11_n_0\,
      I3 => pixel_y(1),
      I4 => pixel_y(2),
      I5 => \rgb_next[2]_INST_0_i_12_n_0\,
      O => \rgb_next[2]_INST_0_i_6_n_0\
    );
\rgb_next[8]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      I3 => pixel_y(3),
      O => \rgb_next[8]_INST_0_i_10_n_0\
    );
\rgb_next[8]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pixel_y(4),
      I1 => pixel_y(3),
      I2 => pixel_y(2),
      I3 => pixel_y(1),
      O => \rgb_next[8]_INST_0_i_12_n_0\
    );
\rgb_next[8]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000037"
    )
        port map (
      I0 => pixel_y(0),
      I1 => pixel_y(2),
      I2 => pixel_y(1),
      I3 => pixel_y(6),
      I4 => pixel_y(3),
      O => \rgb_next[8]_INST_0_i_13_n_0\
    );
\rgb_next[8]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_y(11),
      I1 => pixel_y(10),
      O => \rgb_next[8]_INST_0_i_14_n_0\
    );
\rgb_next[8]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => pixel_y(6),
      I1 => pixel_y(5),
      I2 => pixel_y(8),
      I3 => pixel_y(7),
      O => \rgb_next[8]_INST_0_i_15_n_0\
    );
\rgb_next[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDDDFFFDFFF"
    )
        port map (
      I0 => pixel_y(7),
      I1 => \rgb_next[18]_INST_0_i_20_n_0\,
      I2 => \rgb_next[8]_INST_0_i_13_n_0\,
      I3 => pixel_y(6),
      I4 => pixel_y(4),
      I5 => pixel_y(5),
      O => \rgb_next[8]_INST_0_i_8_n_0\
    );
\rgb_next[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => pixel_y(6),
      I2 => \rgb_next[23]_INST_0_i_25_n_0\,
      I3 => pixel_y(3),
      I4 => pixel_y(5),
      I5 => pixel_y(4),
      O => \rgb_next[9]_INST_0_i_2_n_0\
    );
\rgb_next[9]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \rgb_next[23]_INST_0_i_24_n_0\,
      I1 => pixel_y(6),
      I2 => pixel_y(3),
      I3 => pixel_y(4),
      I4 => pixel_y(5),
      O => \rgb_next[9]_INST_0_i_5_n_0\
    );
end STRUCTURE;
