# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile E:/QuestaSim/Keccak/control.sv
# ** Note: (vish-4074) File E:/QuestaSim/Keccak/vsim.wlf is still open, viewing file in live viewing mode.
# 
# Loading project Keccak
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
# Break key hit
vsim -voptargs=+acc work.pipeline_top_tb
# vsim -voptargs="+acc" work.pipeline_top_tb 
# Start time: 19:44:47 on Jan 17,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "control_2(fast)".
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top_tb(fast)
# Loading work.pipeline_top(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.pipeline_transformation_round(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
add wave -position insertpoint sim:/pipeline_top_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-RO89V6O  ProcessID: 9492
#           Attempting to use alternate WLF file "./wlft0nfkq4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0nfkq4
run -all
# ** Note: $stop    : E:/QuestaSim/Keccak/pipeline_top.sv(157)
#    Time: 1690 ns  Iteration: 0  Instance: /pipeline_top_tb
# Break in Module pipeline_top_tb at E:/QuestaSim/Keccak/pipeline_top.sv line 157
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top_tb(fast)
# Loading work.pipeline_top(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.pipeline_transformation_round(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
run -all
# ** Note: $stop    : E:/QuestaSim/Keccak/pipeline_top.sv(157)
#    Time: 1690 ns  Iteration: 0  Instance: /pipeline_top_tb
# Break in Module pipeline_top_tb at E:/QuestaSim/Keccak/pipeline_top.sv line 157
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: E:/QuestaSim/Keccak/pipeline_top.sv(36): Module 'string_to_arrray' is not defined.
# Optimization failed
run -all
# No Design Loaded!
run -all
# No Design Loaded!
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pipeline_top_tb
# vsim -voptargs="+acc" work.pipeline_top_tb 
# Start time: 19:44:47 on Jan 17,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: E:/QuestaSim/Keccak/pipeline_top.sv(36): Module 'string_to_arrray' is not defined.
# Optimization failed
# Error loading design
# End time: 20:32:37 on Jan 17,2022, Elapsed time: 0:47:50
# Errors: 2, Warnings: 2
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pipeline_top_tb
# vsim -voptargs="+acc" work.pipeline_top_tb 
# Start time: 20:32:55 on Jan 17,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "control_2(fast)".
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top_tb(fast)
# Loading work.pipeline_top(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.pipeline_transformation_round(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-RO89V6O  ProcessID: 9492
#           Attempting to use alternate WLF file "./wlft2ge7s4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2ge7s4
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top_tb(fast)
# Loading work.pipeline_top(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Compile of keccak_pkg.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of counter.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of top_module.sv was successful.
# Compile of control.sv was successful.
# Compile of register.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of trunc.sv was successful.
# Compile of control_2.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# 26 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top_tb(fast)
# Loading work.pipeline_top(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.pipeline_reg(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# ** Warning: (vsim-3015) E:/QuestaSim/Keccak/pipeline_top.sv(35): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: E:/QuestaSim/Keccak/pipeline_reg.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /pipeline_top_tb/pipeline_top/pipeline_reg File: E:/QuestaSim/Keccak/pipeline_reg.sv
run -all
# ** Note: $stop    : E:/QuestaSim/Keccak/pipeline_top.sv(157)
#    Time: 1690 ns  Iteration: 0  Instance: /pipeline_top_tb
# Break in Module pipeline_top_tb at E:/QuestaSim/Keccak/pipeline_top.sv line 157
# End time: 21:27:49 on Jan 17,2022, Elapsed time: 0:54:54
# Errors: 0, Warnings: 3
