
---------- Begin Simulation Statistics ----------
final_tick                               109977054000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711428                       # Number of bytes of host memory used
host_op_rate                                   390495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.49                       # Real time elapsed on the host
host_tick_rate                              393492344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109977                       # Number of seconds simulated
sim_ticks                                109977054000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.962618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062950                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673325                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819109                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263301                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050590                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.099771                       # CPI: cycles per instruction
system.cpu.discardedOps                        430899                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49083082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523759                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083637                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3338385                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.909281                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109977054                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106638669                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        82821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       166592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24721                       # Transaction distribution
system.membus.trans_dist::CleanEvict              136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3739                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       108217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 108217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4249664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4249664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41680                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41680                       # Request fanout histogram
system.membus.respLayer1.occupancy          224448000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           165421000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       248029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                250365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9774336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9864576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25315                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1582144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014218                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 107539     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1547      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307314000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         248541999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2778999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                41675                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42091                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 416                       # number of overall hits
system.l2.overall_hits::.cpu.data               41675                       # number of overall hits
system.l2.overall_hits::total                   42091                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              41172                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41682                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data             41172                       # number of overall misses
system.l2.overall_misses::total                 41682                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4437066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4486455000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4437066000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4486455000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.550756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.496964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.497559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.550756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.496964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.497559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96841.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107769.017779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107635.310206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96841.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107769.017779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107635.310206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24721                       # number of writebacks
system.l2.writebacks::total                     24721                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         41171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        41171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41680                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3613559000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3652694000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3613559000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3652694000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.549676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.496952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.497535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.549676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.496952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.497535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76886.051081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87769.522237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87636.612284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76886.051081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87769.522237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87636.612284                       # average overall mshr miss latency
system.l2.replacements                          25315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69877                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69877                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7815                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4082723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4082723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.829203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107607.153212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107607.153212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3323903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3323903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.829203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87607.153212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87607.153212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.550756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.550756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96841.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96841.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.549676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.549676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76886.051081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76886.051081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    354343000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    354343000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.087110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109669.761684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109669.761684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    289656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    289656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.087083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89676.780186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89676.780186                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15494.302975                       # Cycle average of tags in use
system.l2.tags.total_refs                      165501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41699                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.968944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.108213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.662223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15460.532539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13822                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    372725                       # Number of tag accesses
system.l2.tags.data_accesses                   372725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2634944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2667520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1582144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1582144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           41171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            296207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23959034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24255241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       296207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14386128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14386128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14386128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           296207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23959034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38641370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     41161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011904118500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              136127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24721                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1497                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    729735250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  208350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1511047750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17512.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36262.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19848                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.497858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.807672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.821938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13058     47.81%     47.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10548     38.62%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1860      6.81%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          490      1.79%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          189      0.69%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          176      0.64%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          170      0.62%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          237      0.87%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          587      2.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.387309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.090175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    332.338067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1370     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.388462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31      2.26%      2.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1257     91.68%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      5.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2666880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1580608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2667520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1582144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109974888000                       # Total gap between requests
system.mem_ctrls.avgGap                    1656223.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2634304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1580608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 296207.243376422848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23953214.822430141270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14372161.669287849218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        41171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13021500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1498026250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2421034299750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25582.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36385.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  97934318.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             94297980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             50116770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           144884880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           62024040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8681175360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23983290360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22034734080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55050523470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.563722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57050160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3672240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49254654000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            100738260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53543655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           152638920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           66894300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8681175360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24451816680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21640185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55146992775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.440899                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56017876750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3672240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50286937250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26999395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26999395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26999395                       # number of overall hits
system.cpu.icache.overall_hits::total        26999395                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          926                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          926                       # number of overall misses
system.cpu.icache.overall_misses::total           926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62772000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62772000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62772000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62772000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27000321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27000321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27000321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27000321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67788.336933                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67788.336933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67788.336933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67788.336933                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60920000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60920000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65788.336933                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65788.336933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65788.336933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65788.336933                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26999395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26999395                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          926                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27000321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27000321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67788.336933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67788.336933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65788.336933                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65788.336933                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.454560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27000321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               926                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29158.014039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.454560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27001247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27001247                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35057135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35057135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35060176                       # number of overall hits
system.cpu.dcache.overall_hits::total        35060176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113657                       # number of overall misses
system.cpu.dcache.overall_misses::total        113657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7360117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7360117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7360117000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7360117000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003231                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64807.447455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64807.447455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64757.269680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64757.269680                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69877                       # number of writebacks
system.cpu.dcache.writebacks::total             69877                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30806                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30806                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        82763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82847                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5629536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5629536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5633081000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5633081000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68019.960610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68019.960610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67993.783722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67993.783722                       # average overall mshr miss latency
system.cpu.dcache.replacements                  82335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20858440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20858440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1535659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1535659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33916.228632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33916.228632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1212849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1212849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32771.731201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32771.731201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5824458000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5824458000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85288.808188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85288.808188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4416687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4416687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96531.166674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96531.166674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42202.380952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42202.380952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.947154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35314243                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.258561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.947154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35427900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35427900                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109977054000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
