<stg><name>fir</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="5">
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="13">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="14" to="15">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="15" to="16">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="16" to="17">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="17" to="18">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="18" to="19">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="19" to="20">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="20" to="21">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="21" to="22">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="22" to="23">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="23" to="24">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="24" to="25">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="25" to="26">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="26" to="27">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="27" to="2">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="5">
<![CDATA[
:2  %i_cast = sext i5 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_1 = icmp eq i5 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_1, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_2 = add i5 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_3 = zext i5 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
:3  %data = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
:3  %data = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_4 = zext i32 %i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %data, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = zext i32 %i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
:3  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %i_1 = add i5 %i, -1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

]]></Node>
<StgValue><ssdm name="data1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
:3  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="19" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="18" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="17" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="16" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="15" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="14" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="13" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="12" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="11" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="10" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="72" st_id="17" stage="9" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="8" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="74" st_id="19" stage="7" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="6" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="76" st_id="21" stage="5" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="77" st_id="22" stage="4" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="78" st_id="23" stage="3" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="79" st_id="24" stage="2" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="80" st_id="25" stage="1" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6 = mul nsw i32 %c_load, %data1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="81" st_id="26" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %acc_1 = add nsw i32 %tmp_6, %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="82" st_id="27" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %acc_1 = add nsw i32 %tmp_6, %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="83" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="115" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="117" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="StgValue_28" fromId="118" toId="28">
</dataflow>
<dataflow id="120" from="y" to="StgValue_28" fromId="114" toId="28">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="StgValue_29" fromId="118" toId="29">
</dataflow>
<dataflow id="122" from="c" to="StgValue_29" fromId="115" toId="29">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="StgValue_30" fromId="118" toId="30">
</dataflow>
<dataflow id="124" from="x" to="StgValue_30" fromId="116" toId="30">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecTopModule" to="StgValue_31" fromId="125" toId="31">
</dataflow>
<dataflow id="128" from="fir_str" to="StgValue_31" fromId="127" toId="31">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="129" toId="32">
</dataflow>
<dataflow id="131" from="x" to="x_read" fromId="116" toId="32">
</dataflow>
<dataflow id="133" from="StgValue_132" to="acc" fromId="132" toId="34">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_33" to="acc" fromId="33" toId="34">
</dataflow>
<dataflow id="135" from="acc_1" to="acc" fromId="82" toId="34">
<BackEdge/>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="StgValue_83" to="acc" fromId="83" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="138" from="StgValue_137" to="i" fromId="137" toId="35">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_33" to="i" fromId="33" toId="35">
</dataflow>
<dataflow id="140" from="i_1" to="i" fromId="59" toId="35">
<BackEdge/>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="StgValue_83" to="i" fromId="83" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="142" from="i" to="i_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="143" toId="37">
</dataflow>
<dataflow id="145" from="i" to="tmp" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_146" to="tmp" fromId="146" toId="37">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="148" toId="38">
</dataflow>
<dataflow id="151" from="StgValue_150" to="empty" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="StgValue_150" to="empty" fromId="150" toId="38">
</dataflow>
<dataflow id="153" from="StgValue_150" to="empty" fromId="150" toId="38">
</dataflow>
<dataflow id="154" from="tmp" to="StgValue_39" fromId="37" toId="39">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopName" to="StgValue_40" fromId="155" toId="40">
</dataflow>
<dataflow id="158" from="p_str" to="StgValue_40" fromId="157" toId="40">
</dataflow>
<dataflow id="159" from="i" to="tmp_1" fromId="35" toId="41">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_1" fromId="160" toId="41">
</dataflow>
<dataflow id="162" from="tmp_1" to="StgValue_42" fromId="41" toId="42">
</dataflow>
<dataflow id="163" from="i" to="tmp_2" fromId="35" toId="43">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp_2" fromId="164" toId="43">
</dataflow>
<dataflow id="166" from="x_read" to="StgValue_44" fromId="32" toId="44">
</dataflow>
<dataflow id="168" from="StgValue_167" to="StgValue_44" fromId="167" toId="44">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_46" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="y" to="StgValue_46" fromId="114" toId="46">
</dataflow>
<dataflow id="172" from="acc" to="StgValue_46" fromId="34" toId="46">
</dataflow>
<dataflow id="173" from="tmp_2" to="tmp_3" fromId="43" toId="48">
</dataflow>
<dataflow id="174" from="shift_reg" to="shift_reg_addr" fromId="117" toId="49">
</dataflow>
<dataflow id="176" from="StgValue_175" to="shift_reg_addr" fromId="175" toId="49">
</dataflow>
<dataflow id="177" from="tmp_3" to="shift_reg_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="178" from="shift_reg_addr" to="data" fromId="49" toId="50">
</dataflow>
<dataflow id="179" from="shift_reg_addr" to="data" fromId="49" toId="51">
</dataflow>
<dataflow id="180" from="i_cast" to="tmp_4" fromId="36" toId="52">
</dataflow>
<dataflow id="181" from="shift_reg" to="shift_reg_addr_1" fromId="117" toId="53">
</dataflow>
<dataflow id="182" from="StgValue_175" to="shift_reg_addr_1" fromId="175" toId="53">
</dataflow>
<dataflow id="183" from="tmp_4" to="shift_reg_addr_1" fromId="52" toId="53">
</dataflow>
<dataflow id="184" from="data" to="StgValue_54" fromId="51" toId="54">
</dataflow>
<dataflow id="185" from="shift_reg_addr_1" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="186" from="i_cast" to="tmp_5" fromId="36" toId="56">
</dataflow>
<dataflow id="187" from="c" to="c_addr" fromId="115" toId="57">
</dataflow>
<dataflow id="188" from="StgValue_175" to="c_addr" fromId="175" toId="57">
</dataflow>
<dataflow id="189" from="tmp_5" to="c_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="190" from="c_addr" to="c_load" fromId="57" toId="58">
</dataflow>
<dataflow id="191" from="i" to="i_1" fromId="35" toId="59">
</dataflow>
<dataflow id="192" from="StgValue_164" to="i_1" fromId="164" toId="59">
</dataflow>
<dataflow id="193" from="x_read" to="data1" fromId="32" toId="60">
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_45" to="data1" fromId="45" toId="60">
</dataflow>
<dataflow id="195" from="data" to="data1" fromId="51" toId="60">
<condition id="102">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_55" to="data1" fromId="55" toId="60">
</dataflow>
<dataflow id="197" from="c_addr" to="c_load" fromId="57" toId="61">
</dataflow>
<dataflow id="198" from="c_load" to="tmp_6" fromId="61" toId="62">
</dataflow>
<dataflow id="199" from="data1" to="tmp_6" fromId="60" toId="62">
</dataflow>
<dataflow id="200" from="c_load" to="tmp_6" fromId="61" toId="63">
</dataflow>
<dataflow id="201" from="data1" to="tmp_6" fromId="60" toId="63">
</dataflow>
<dataflow id="202" from="c_load" to="tmp_6" fromId="61" toId="64">
</dataflow>
<dataflow id="203" from="data1" to="tmp_6" fromId="60" toId="64">
</dataflow>
<dataflow id="204" from="c_load" to="tmp_6" fromId="61" toId="65">
</dataflow>
<dataflow id="205" from="data1" to="tmp_6" fromId="60" toId="65">
</dataflow>
<dataflow id="206" from="c_load" to="tmp_6" fromId="61" toId="66">
</dataflow>
<dataflow id="207" from="data1" to="tmp_6" fromId="60" toId="66">
</dataflow>
<dataflow id="208" from="c_load" to="tmp_6" fromId="61" toId="67">
</dataflow>
<dataflow id="209" from="data1" to="tmp_6" fromId="60" toId="67">
</dataflow>
<dataflow id="210" from="c_load" to="tmp_6" fromId="61" toId="68">
</dataflow>
<dataflow id="211" from="data1" to="tmp_6" fromId="60" toId="68">
</dataflow>
<dataflow id="212" from="c_load" to="tmp_6" fromId="61" toId="69">
</dataflow>
<dataflow id="213" from="data1" to="tmp_6" fromId="60" toId="69">
</dataflow>
<dataflow id="214" from="c_load" to="tmp_6" fromId="61" toId="70">
</dataflow>
<dataflow id="215" from="data1" to="tmp_6" fromId="60" toId="70">
</dataflow>
<dataflow id="216" from="c_load" to="tmp_6" fromId="61" toId="71">
</dataflow>
<dataflow id="217" from="data1" to="tmp_6" fromId="60" toId="71">
</dataflow>
<dataflow id="218" from="c_load" to="tmp_6" fromId="61" toId="72">
</dataflow>
<dataflow id="219" from="data1" to="tmp_6" fromId="60" toId="72">
</dataflow>
<dataflow id="220" from="c_load" to="tmp_6" fromId="61" toId="73">
</dataflow>
<dataflow id="221" from="data1" to="tmp_6" fromId="60" toId="73">
</dataflow>
<dataflow id="222" from="c_load" to="tmp_6" fromId="61" toId="74">
</dataflow>
<dataflow id="223" from="data1" to="tmp_6" fromId="60" toId="74">
</dataflow>
<dataflow id="224" from="c_load" to="tmp_6" fromId="61" toId="75">
</dataflow>
<dataflow id="225" from="data1" to="tmp_6" fromId="60" toId="75">
</dataflow>
<dataflow id="226" from="c_load" to="tmp_6" fromId="61" toId="76">
</dataflow>
<dataflow id="227" from="data1" to="tmp_6" fromId="60" toId="76">
</dataflow>
<dataflow id="228" from="c_load" to="tmp_6" fromId="61" toId="77">
</dataflow>
<dataflow id="229" from="data1" to="tmp_6" fromId="60" toId="77">
</dataflow>
<dataflow id="230" from="c_load" to="tmp_6" fromId="61" toId="78">
</dataflow>
<dataflow id="231" from="data1" to="tmp_6" fromId="60" toId="78">
</dataflow>
<dataflow id="232" from="c_load" to="tmp_6" fromId="61" toId="79">
</dataflow>
<dataflow id="233" from="data1" to="tmp_6" fromId="60" toId="79">
</dataflow>
<dataflow id="234" from="c_load" to="tmp_6" fromId="61" toId="80">
</dataflow>
<dataflow id="235" from="data1" to="tmp_6" fromId="60" toId="80">
</dataflow>
<dataflow id="236" from="tmp_6" to="acc_1" fromId="80" toId="81">
</dataflow>
<dataflow id="237" from="acc" to="acc_1" fromId="34" toId="81">
</dataflow>
<dataflow id="238" from="tmp_6" to="acc_1" fromId="80" toId="82">
</dataflow>
<dataflow id="239" from="acc" to="acc_1" fromId="34" toId="82">
</dataflow>
<dataflow id="240" from="tmp" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="241" from="tmp_1" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="242" from="tmp_1" to="StgValue_5" fromId="41" toId="5">
</dataflow>
</dataflows>


</stg>
