#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 09:49:22 2019
# Process ID: 9124
# Current directory: C:/Users/espero/git/UFBmod/FPGA/test_board/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run 1 --gui 1 --clean 2 --boardpart LAST_ID
# Log file: C:/Users/espero/git/UFBmod/FPGA/test_board/v_log/vivado.log
# Journal file: C:/Users/espero/git/UFBmod/FPGA/test_board/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/espero/git/UFBmod/FPGA/test_board/vivado/test_board.srcs/sources_1/bd/msys/msys.bd}
write_bd_layout -format pdf -orientation landscape C:/Users/espero/git/UFBmod/FPGA/msys.pdf
