E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo {1 {vlog -work work E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Stack7_20

Top level modules:
	Stack7_20

} {} {}} E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v {1 {vlog -work work E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Stack7_20_tb

Top level modules:
	Stack7_20_tb

} {} {}}
