// Seed: 3396265584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_8(
      .id_0(1'b0), .id_1(1), .id_2(id_6)
  );
  assign id_6 = 1;
  id_9 :
  assert property (@(posedge 1) 1)
  else $display(id_9);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1
    , id_21,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    output tri0 id_11,
    output supply0 id_12,
    input wor id_13,
    output supply1 id_14,
    input uwire id_15,
    input tri1 id_16,
    output wire id_17,
    input tri id_18,
    input supply0 id_19
    , id_22, id_23
);
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_21,
      id_23,
      id_22
  );
  assign modCall_1.id_3 = 0;
  wire id_24;
endmodule
