{
    "courses_taught": null,
    "credentials": "PHD  U of California-Santa Barbara",
    "cumulative_grade_data": null,
    "department": "Electrical and Computer Engr",
    "email": "TZIMPRAGOS@WISC.EDU",
    "name": "George TZIMPRAGOS",
    "official_name": "TZIMPRAGOS,GEORGE",
    "position": "Assistant Professor",
    "rmp_data": {
        "average_difficulty": 4,
        "average_rating": 2,
        "id": "VGVhY2hlci0zMTAzMTIx",
        "legacy_id": 3103121,
        "mandatory_attendance": {
            "neither": 0,
            "no": 0,
            "total": 0,
            "yes": 0
        },
        "num_ratings": 1,
        "ratings": [
            {
                "comment": "The instructor has high expectations, but provides very little technical guidance, especially for students proposing their own ideas. There's limited support on Verilog or FPGA-specific issues or things beyond that, and the grading does not reflect individual effort well. Be prepared to work independently and manage project complexity yourself.",
                "difficulty_rating": 4,
                "quality_rating": 2
            }
        ],
        "ratings_distribution": {
            "r1": 0,
            "r2": 1,
            "r3": 0,
            "r4": 0,
            "r5": 0,
            "total": 1
        },
        "would_take_again_percent": 0
    }
}