// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CTA2warp(	// ventus/src/pipeline/CTA2warp.scala:45:7
  input         clock,	// ventus/src/pipeline/CTA2warp.scala:45:7
                reset,	// ventus/src/pipeline/CTA2warp.scala:45:7
  output        io_CTAreq_ready,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input         io_CTAreq_valid,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [3:0]  io_CTAreq_bits_dispatch2cu_wg_wf_count,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [5:0]  io_CTAreq_bits_dispatch2cu_wf_size_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [11:0] io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [17:0] io_CTAreq_bits_dispatch2cu_lds_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [5:0]  io_CTAreq_bits_dispatch2cu_wf_tag_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [31:0] io_CTAreq_bits_dispatch2cu_start_pc_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_CTAreq_bits_dispatch2cu_pds_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_CTAreq_bits_dispatch2cu_csr_knl_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [10:0] io_CTAreq_bits_dispatch2cu_wgid_x_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_CTAreq_bits_dispatch2cu_wgid_y_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_CTAreq_bits_dispatch2cu_wgid_z_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [31:0] io_CTAreq_bits_dispatch2cu_wg_id,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input         io_CTArsp_ready,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output        io_CTArsp_valid,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [5:0]  io_CTArsp_bits_cu2dispatch_wf_tag_done,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output        io_warpReq_valid,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [3:0]  io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [5:0]  io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [11:0] io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [17:0] io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [5:0]  io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [31:0] io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_warpReq_bits_CTAdata_dispatch2cu_pds_base_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_warpReq_bits_CTAdata_dispatch2cu_csr_knl_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [10:0] io_warpReq_bits_CTAdata_dispatch2cu_wgid_x_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_warpReq_bits_CTAdata_dispatch2cu_wgid_y_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_warpReq_bits_CTAdata_dispatch2cu_wgid_z_dispatch,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [31:0] io_warpReq_bits_CTAdata_dispatch2cu_wg_id,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [2:0]  io_warpReq_bits_wid,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output        io_warpRsp_ready,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input         io_warpRsp_valid,	// ventus/src/pipeline/CTA2warp.scala:46:12
  input  [2:0]  io_warpRsp_bits_wid,	// ventus/src/pipeline/CTA2warp.scala:46:12
                io_wg_id_lookup,	// ventus/src/pipeline/CTA2warp.scala:46:12
  output [5:0]  io_wg_id_tag	// ventus/src/pipeline/CTA2warp.scala:46:12
);

  wire            _CTArsp_fifo_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]      _CTArsp_fifo_q_io_deq_bits_wid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg  [7:0]      idx_using;	// ventus/src/pipeline/CTA2warp.scala:54:26
  wire            io_CTAreq_ready_0 = idx_using != 8'hFF;	// ventus/src/pipeline/CTA2warp.scala:54:26, :56:32, :63:66
  reg  [5:0]      data_0;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_1;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_2;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_3;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_4;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_5;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_6;	// ventus/src/pipeline/CTA2warp.scala:57:17
  reg  [5:0]      data_7;	// ventus/src/pipeline/CTA2warp.scala:57:17
  wire [7:0][5:0] _GEN =
    {{data_7}, {data_6}, {data_5}, {data_4}, {data_3}, {data_2}, {data_1}, {data_0}};	// ventus/src/pipeline/CTA2warp.scala:57:17, :58:15
  wire [6:0]      _idx_next_allocate_T = ~(idx_using[6:0]);	// ventus/src/pipeline/CTA2warp.scala:54:26, :59:43
  wire [2:0]      idx_next_allocate =
    _idx_next_allocate_T[0]
      ? 3'h0
      : _idx_next_allocate_T[1]
          ? 3'h1
          : _idx_next_allocate_T[2]
              ? 3'h2
              : _idx_next_allocate_T[3]
                  ? 3'h3
                  : _idx_next_allocate_T[4]
                      ? 3'h4
                      : _idx_next_allocate_T[5]
                          ? 3'h5
                          : {2'h3, ~(_idx_next_allocate_T[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/CTA2warp.scala:59:43, :65:28
  wire            io_warpReq_valid_0 = io_CTAreq_ready_0 & io_CTAreq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/CTA2warp.scala:56:32
  `ifndef SYNTHESIS	// ventus/src/pipeline/CTA2warp.scala:74:9
    always @(posedge clock) begin	// ventus/src/pipeline/CTA2warp.scala:74:9
      if (~reset & ~_CTArsp_fifo_q_io_enq_ready) begin	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/CTA2warp.scala:74:9
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/pipeline/CTA2warp.scala:74:9
          $error("Assertion failed: warpRsp port requires ready=1, this FIFO is used to satisfy it, but not enough\n    at CTA2warp.scala:74 assert(io.warpRsp.ready, \"warpRsp port requires ready=1, this FIFO is used to satisfy it, but not enough\")\n");	// ventus/src/pipeline/CTA2warp.scala:74:9
        if (`STOP_COND_)	// ventus/src/pipeline/CTA2warp.scala:74:9
          $fatal;	// ventus/src/pipeline/CTA2warp.scala:74:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// ventus/src/pipeline/CTA2warp.scala:45:7
    if (reset)	// ventus/src/pipeline/CTA2warp.scala:45:7
      idx_using <= 8'h0;	// ventus/src/pipeline/CTA2warp.scala:54:26
    else	// ventus/src/pipeline/CTA2warp.scala:45:7
      idx_using <=
        (idx_using | 8'h1 << idx_next_allocate & {8{io_warpReq_valid_0}})
        & ~({8{_CTArsp_fifo_q_io_enq_ready & io_warpRsp_valid}} & 8'h1
            << io_warpRsp_bits_wid);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:54:26, :63:{25,32,60,66,94,97,104,139,146}
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_0 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_1 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h2)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_2 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h3)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_3 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_4 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h5)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_5 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & idx_next_allocate == 3'h6)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_6 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
    if (io_warpReq_valid_0 & (&idx_next_allocate))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:57:17, :64:24, :65:28
      data_7 <= io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:57:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/CTA2warp.scala:45:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/CTA2warp.scala:45:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/CTA2warp.scala:45:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/CTA2warp.scala:45:7
      automatic logic [31:0] _RANDOM[0:1];	// ventus/src/pipeline/CTA2warp.scala:45:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/CTA2warp.scala:45:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/CTA2warp.scala:45:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/CTA2warp.scala:45:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// ventus/src/pipeline/CTA2warp.scala:45:7
        end	// ventus/src/pipeline/CTA2warp.scala:45:7
        idx_using = _RANDOM[1'h0][7:0];	// ventus/src/pipeline/CTA2warp.scala:45:7, :54:26
        data_0 = _RANDOM[1'h0][13:8];	// ventus/src/pipeline/CTA2warp.scala:45:7, :54:26, :57:17
        data_1 = _RANDOM[1'h0][19:14];	// ventus/src/pipeline/CTA2warp.scala:45:7, :54:26, :57:17
        data_2 = _RANDOM[1'h0][25:20];	// ventus/src/pipeline/CTA2warp.scala:45:7, :54:26, :57:17
        data_3 = _RANDOM[1'h0][31:26];	// ventus/src/pipeline/CTA2warp.scala:45:7, :54:26, :57:17
        data_4 = _RANDOM[1'h1][5:0];	// ventus/src/pipeline/CTA2warp.scala:45:7, :57:17
        data_5 = _RANDOM[1'h1][11:6];	// ventus/src/pipeline/CTA2warp.scala:45:7, :57:17
        data_6 = _RANDOM[1'h1][17:12];	// ventus/src/pipeline/CTA2warp.scala:45:7, :57:17
        data_7 = _RANDOM[1'h1][23:18];	// ventus/src/pipeline/CTA2warp.scala:45:7, :57:17
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/CTA2warp.scala:45:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/CTA2warp.scala:45:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue16_warpRspData CTArsp_fifo_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock           (clock),
    .reset           (reset),
    .io_enq_ready    (_CTArsp_fifo_q_io_enq_ready),
    .io_enq_valid    (io_warpRsp_valid),
    .io_enq_bits_wid (io_warpRsp_bits_wid),
    .io_deq_ready    (io_CTArsp_ready),
    .io_deq_valid    (io_CTArsp_valid),
    .io_deq_bits_wid (_CTArsp_fifo_q_io_deq_bits_wid)
  );
  assign io_CTAreq_ready = io_CTAreq_ready_0;	// ventus/src/pipeline/CTA2warp.scala:45:7, :56:32
  assign io_CTArsp_bits_cu2dispatch_wf_tag_done = _GEN[_CTArsp_fifo_q_io_deq_bits_wid];	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/CTA2warp.scala:45:7, :58:15, :77:42
  assign io_warpReq_valid = io_warpReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count =
    io_CTAreq_bits_dispatch2cu_wg_wf_count;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch =
    io_CTAreq_bits_dispatch2cu_wf_size_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch =
    io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch =
    io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch =
    io_CTAreq_bits_dispatch2cu_lds_base_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch =
    io_CTAreq_bits_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch =
    io_CTAreq_bits_dispatch2cu_start_pc_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_pds_base_dispatch =
    io_CTAreq_bits_dispatch2cu_pds_base_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_csr_knl_dispatch =
    io_CTAreq_bits_dispatch2cu_csr_knl_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wgid_x_dispatch =
    io_CTAreq_bits_dispatch2cu_wgid_x_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wgid_y_dispatch =
    io_CTAreq_bits_dispatch2cu_wgid_y_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wgid_z_dispatch =
    io_CTAreq_bits_dispatch2cu_wgid_z_dispatch;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_CTAdata_dispatch2cu_wg_id = io_CTAreq_bits_dispatch2cu_wg_id;	// ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpReq_bits_wid = idx_next_allocate;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_warpRsp_ready = _CTArsp_fifo_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/CTA2warp.scala:45:7
  assign io_wg_id_tag = _GEN[io_wg_id_lookup];	// ventus/src/pipeline/CTA2warp.scala:45:7, :58:15
endmodule

