module shifter (
    output out[8],
    input a[8],
    input b[3],
    input aLUFN[6]
  ) {

  always {
    case (aLUFN[1:0]){
    0: out = a << b;
    1: out = a >> b;
    2: out = $signed(a) <<< b;
    3: out = $signed(a) >>> b;
    default: out = 0;
    }
  }
}
