// Seed: 1660726778
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_10;
  assign id_2[1+:1'b0] = 1;
  type_13(
      id_8
  );
  type_14 id_11 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_6),
      .id_4(1 == id_10),
      .id_5(1'h0),
      .id_6(id_9)
  );
  assign id_5 = 1;
endmodule
