Flow report for ADC_TLC549
Sat Feb 10 15:17:39 2018
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Sat Feb 10 15:17:35 2018     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; ADC_TLC549                                ;
; Top-level Entity Name              ; ADC_TLC549                                ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE22F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 1,059 / 22,320 ( 5 % )                    ;
;     Total combinational functions  ; 1,041 / 22,320 ( 5 % )                    ;
;     Dedicated logic registers      ; 93 / 22,320 ( < 1 % )                     ;
; Total registers                    ; 93                                        ;
; Total pins                         ; 17 / 154 ( 11 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/10/2018 15:17:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; ADC_TLC549          ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                                                                                                      ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 22930451700440.151824703103652                                                                             ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                                         ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                                          ; --            ; --          ; --             ;
; MISC_FILE                             ; F:/ADC_TLC549/ADC_TLC549.dpf                                                                               ; --            ; --          ; --             ;
; MISC_FILE                             ; E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.dpf                         ; --            ; --          ; --             ;
; MISC_FILE                             ; M:/A-C8V4开发板资料/A-C8V4开发板-整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.dpf ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS        ; Half Signal Swing                                                                                          ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS        ; Half Signal Swing                                                                                          ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS       ; Half Vccio                                                                                                 ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS       ; Half Vccio                                                                                                 ; --            ; --          ; --             ;
; PARTITION_COLOR                       ; 16764057                                                                                                   ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; PLACEMENT_AND_ROUTING                                                                                      ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                ; SOURCE                                                                                                     ; --            ; --          ; Top            ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                                                                                                       ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                                                                                                        ; --            ; --          ; eda_blast_fpga ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:06     ; 1.0                     ; 236 MB              ; 00:00:05                           ;
; Fitter                    ; 00:00:10     ; 1.4                     ; 348 MB              ; 00:00:09                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 251 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.3                     ; 263 MB              ; 00:00:07                           ;
; Total                     ; 00:00:27     ; --                      ; --                  ; 00:00:23                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; 9a698f7c2e45429  ; Windows XP ; 5.1        ; i686           ;
; Fitter                    ; 9a698f7c2e45429  ; Windows XP ; 5.1        ; i686           ;
; Assembler                 ; 9a698f7c2e45429  ; Windows XP ; 5.1        ; i686           ;
; TimeQuest Timing Analyzer ; 9a698f7c2e45429  ; Windows XP ; 5.1        ; i686           ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ADC_TLC549 -c ADC_TLC549
quartus_fit --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549
quartus_asm --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549
quartus_sta ADC_TLC549 -c ADC_TLC549



