Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a0fe60775758427c91ec4dabb50d01dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x1_block_wrapper_behav xil_defaultlib.mux4x1_block_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.mux4x1_block_andgate_0_0
Compiling module xil_defaultlib.mux4x1_block_andgate_1_0
Compiling module xil_defaultlib.mux4x1_block_andgate_10_0
Compiling module xil_defaultlib.mux4x1_block_andgate_11_0
Compiling module xil_defaultlib.mux4x1_block_andgate_2_0
Compiling module xil_defaultlib.mux4x1_block_andgate_3_0
Compiling module xil_defaultlib.mux4x1_block_andgate_4_0
Compiling module xil_defaultlib.mux4x1_block_andgate_5_0
Compiling module xil_defaultlib.mux4x1_block_andgate_6_0
Compiling module xil_defaultlib.mux4x1_block_andgate_7_0
Compiling module xil_defaultlib.mux4x1_block_andgate_8_0
Compiling module xil_defaultlib.mux4x1_block_andgate_9_0
Compiling module xil_defaultlib.notgate_2
Compiling module xil_defaultlib.mux4x1_block_notgate_2_0_0
Compiling module xil_defaultlib.orgate
Compiling module xil_defaultlib.mux4x1_block_orgate_0_0
Compiling module xil_defaultlib.mux4x1_block_orgate_1_0
Compiling module xil_defaultlib.mux4x1_block_orgate_2_0
Compiling module xil_defaultlib.mux4x1_block
Compiling module xil_defaultlib.mux4x1_block_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x1_block_wrapper_behav
