/**
 * \file IfxLeth_PinMap_BGA436_COM.h
 * \brief LETH  details
 * \ingroup IfxLld_Leth
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2025 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 * Version: MC_ACE_A3G_PRQ_Package_Pinning/Unknown
 * Document: TC4Dx_Pin_Assignment_v0.45_LETH_patched.xls
 *
 * \defgroup IfxLld_Leth_Pinmap Leth Pinmap Structure
 * \ingroup IfxLld_Leth
 * \defgroup IfxLld_Leth__Pinmap Variables Pinmap Variables
 * \ingroup IfxLld_Leth_
 * \defgroup IfxLld_Leth__PinTables PinTables
 * \ingroup IfxLld_Leth_
 */

#ifndef IFXLETH_PINMAP_BGA436_COM_H
#define IFXLETH_PINMAP_BGA436_COM_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxLeth_PinMap.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

#define IFXLETH_PINMAP_NUM_PORTS                  4

#define IFXLETH_PINMAP_NUM_GROUPS                 4

#define IFXLETH_PINMAP_MII_TX_EN_OUT_NUM_ITEMS    3

#define IFXLETH_PINMAP_MII_TX_ER_OUT_NUM_ITEMS    2

#define IFXLETH_PINMAP_MII_TXD0_OUT_NUM_ITEMS     2

#define IFXLETH_PINMAP_MII_TXD1_OUT_NUM_ITEMS     2

#define IFXLETH_PINMAP_MII_TXD2_OUT_NUM_ITEMS     2

#define IFXLETH_PINMAP_MII_TXD3_OUT_NUM_ITEMS     3

#define IFXLETH_PINMAP_RMII_TX_EN_OUT_NUM_ITEMS   2

#define IFXLETH_PINMAP_RMII_TXD0_OUT_NUM_ITEMS    2

#define IFXLETH_PINMAP_RMII_TXD1_OUT_NUM_ITEMS    2

#define IFXLETH_PINMAP_MII_COL_IN_NUM_ITEMS       4

#define IFXLETH_PINMAP_MII_CRS_IN_NUM_ITEMS       4

#define IFXLETH_PINMAP_MII_RMII_RXD0_IN_NUM_ITEMS 4

#define IFXLETH_PINMAP_MII_RMII_RXD1_IN_NUM_ITEMS 4

#define IFXLETH_PINMAP_MII_RMII_RXDV_IN_NUM_ITEMS 4

#define IFXLETH_PINMAP_MII_RX_CLK_IN_NUM_ITEMS    4

#define IFXLETH_PINMAP_MII_RX_ER_IN_NUM_ITEMS     4

#define IFXLETH_PINMAP_MII_RXD2_IN_NUM_ITEMS      4

#define IFXLETH_PINMAP_MII_RXD3_IN_NUM_ITEMS      4

#define IFXLETH_PINMAP_MII_TX_CLK_IN_NUM_ITEMS    4

#define IFXLETH_PINMAP_MDC_OUT_NUM_ITEMS          2

#define IFXLETH_PINMAP_MDC_OUTEN_NUM_ITEMS        8

#define IFXLETH_PINMAP_MDIO_INOUT_NUM_ITEMS       8

#define IFXLETH_PINMAP_PPS_OUT_NUM_ITEMS          3

#define IFXLETH_PINMAP_RMII_REF_CLK_IN_NUM_ITEMS  4

#define IFXLETH_PINMAP_TC14_ED_IN_NUM_ITEMS       8

#define IFXLETH_PINMAP_TC14_RXD_IN_NUM_ITEMS      8

#define IFXLETH_PINMAP_TC14_TXD_OUT_NUM_ITEMS     10

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/
/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_COLB_P15_12_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_COLC_P21_6_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_COLD_P20_9_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_CRSC_P20_1_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_CRSD_P20_8_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDA_P14_9_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDB_P01_3_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDC_P02_4_IN;

/** \brief
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDD_P16_11_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDF_P15_11_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDG_P14_13_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_EDH_P20_14_IN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P01_5_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P02_1_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P14_12_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P14_1_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P14_8_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P0_MDC_P15_12_OUTEN;

/** \brief PortX MDIO Interface Clock MDC and "RXD Out" of TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MDC_P16_14_OUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P01_3_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P02_4_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P14_13_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P14_9_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P15_11_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P0_MDIO_P16_11_INOUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD0_P20_10_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD0_P20_1_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD1_P20_7_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD1_P20_9_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD2_P20_0_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD3_P20_1_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD3_P20_7_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P20_6_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P21_1_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P21_5_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXER_P20_6_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXER_P21_1_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD0_P16_6_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD0_P16_9_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD1_P16_8_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD2_P16_9_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD3_P16_10_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXEN_P16_13_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXER_P16_12_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD0_P16_6_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD0_P16_9_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD1_P16_8_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD2_P16_9_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD3_P16_10_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXEN_P16_13_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_MIID_TXER_P16_12_OUT;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0B_P20_12_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0C_P16_4_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0D_P16_4_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1B_P20_11_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1C_P16_3_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1D_P16_0_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVB_P20_8_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVC_P16_1_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVD_P16_10_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD2B_P20_13_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD2C_P16_5_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD2D_P16_5_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD3B_P20_14_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD3C_P16_7_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXD3D_P16_7_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXERB_P20_0_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXERC_P21_7_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_MII_RXERD_P16_12_IN;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_PPS_P02_13_OUT;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_PPS_P14_2_OUT;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_REFCLKB_P21_4_IN;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_REFCLKC_P16_2_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_REFCLKD_P16_2_IN;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD0_P20_10_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD0_P20_1_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD1_P20_7_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD1_P20_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXEN_P20_6_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXEN_P21_1_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD0_P16_6_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD0_P16_9_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD1_P16_8_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXEN_P16_13_OUT;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXCLKB_P21_4_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXCLKC_P16_2_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXCLKD_P16_2_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDA_P14_8_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDB_P14_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDC_P02_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDE_P15_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDF_P15_12_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDG_P01_5_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_RXDH_P14_12_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_TXCLKB_P20_3_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_TXCLKC_P16_0_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P0_TXCLKD_P16_3_IN;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P01_4_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P02_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P14_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P14_10_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P15_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P15_13_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P15_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P16_6_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P20_10_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P0_TXD_P20_3_OUT;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_COLA_P22_2_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_COLB_P35_4_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_COLC_P22_3_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_CRSA_P22_6_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_CRSB_P22_0_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_CRSD_P30_12_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_EDB_P14_3_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_EDC_P02_5_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_EDE_P22_9_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_EDF_P30_12_IN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P02_3_OUTEN;

/** \brief PortX MDIO Interface Clock MDC and "RXD Out" of TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MDC_P14_14_OUT;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P14_2_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P14_4_OUTEN;

/** \brief PortX MDIO Interface Clock MDC and "RXD Out" of TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MDC_P20_0_OUT;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P22_4_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P22_8_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P23_1_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P1_MDC_P30_5_OUTEN;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P1_MDIO_P02_5_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P1_MDIO_P14_3_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P1_MDIO_P22_9_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P1_MDIO_P30_12_INOUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD0_P23_5_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD1_P23_4_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD2_P23_3_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD3_P23_2_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXEN_P22_2_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXER_P23_0_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD0_P23_5_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD1_P23_4_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD2_P23_3_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD3_P23_2_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXEN_P22_2_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXER_P23_0_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXD0_P22_10_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXD1_P22_9_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXD2_P23_3_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXD3_P23_2_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXEN_P22_11_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIIC_TXER_P23_0_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXD0_P30_9_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXD1_P30_10_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXD2_P30_6_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXD3_P30_7_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXEN_P30_11_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_MIID_TXER_P30_8_OUT;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD0A_P22_4_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD0B_P22_3_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD0C_P22_4_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD0D_P30_5_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD1A_P23_7_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD1B_P23_1_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD1C_P23_7_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD1D_P30_4_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXDVA_P22_6_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXDVB_P22_0_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXDVC_P22_6_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXDVD_P30_1_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD2A_P23_6_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD2B_P23_6_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD2C_P23_6_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD2D_P30_3_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD3A_P22_11_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD3B_P22_11_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD3C_P23_5_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXD3D_P30_2_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXERA_P22_1_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXERB_P32_7_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXERC_P22_2_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_MII_RXERD_P31_6_IN;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_PPS_P21_0_OUT;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_PPS_P32_6_OUT;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_PPS_P35_5_OUT;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_REFCLKA_P22_5_IN;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_REFCLKB_P22_1_IN;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_REFCLKC_P22_3_IN;

/** \brief RMII Reference Clock from Port11
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_REFCLKD_P30_0_IN;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXD0_P23_5_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXD1_P23_4_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXEN_P22_2_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXD0_P23_5_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXD1_P23_4_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXEN_P22_2_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIC_TXD0_P22_10_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIC_TXD1_P22_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIC_TXEN_P22_11_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIID_TXD0_P30_9_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIID_TXD1_P30_10_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIID_TXEN_P30_11_OUT;

/** \brief RMII TXD0 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIRD_TXD0_P30_9_OUT;

/** \brief RMII TXD1 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIRD_TXD1_P30_10_OUT;

/** \brief RMII TXEN control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_RMIIRD_TXEN_P30_11_OUT;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXCLKA_P22_5_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXCLKB_P22_1_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXCLKC_P22_3_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXCLKD_P30_0_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDA_P14_4_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDC_P02_3_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDD_P14_2_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDE_P22_8_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDF_P30_5_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDG_P23_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_RXDH_P22_4_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_TXCLKA_P22_7_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_TXCLKB_P22_7_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_TXCLKC_P22_7_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P1_TXCLKD_P31_7_IN;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P02_2_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_3_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P22_10_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P23_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P1_TXD_P30_9_OUT;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_COLA_P10_10_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_COLB_P01_11_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_COLC_P04_4_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_CRSA_P04_2_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_CRSB_P10_4_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_CRSC_P04_5_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDA_P01_14_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDB_P10_9_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDC_P14_6_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDD_P03_14_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDE_P01_2_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDF_P10_15_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_EDG_P04_5_IN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P01_1_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P03_15_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P04_4_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P10_0_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P10_11_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P13_10_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P2_MDC_P14_7_OUTEN;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P01_14_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P01_2_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P03_14_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P04_5_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P10_15_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P10_9_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P2_MDIO_P14_6_INOUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD0_P14_10_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD1_P14_9_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD2_P14_13_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD3_P14_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD3_P14_4_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXEN_P14_7_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXER_P14_11_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD0_P03_9_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD1_P03_8_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD2_P03_11_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD2_P04_0_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD3_P03_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD3_P04_1_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXEN_P03_0_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXER_P03_15_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD0_P14_10_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD1_P14_9_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD2_P13_13_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD2_P14_13_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD3_P13_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD3_P14_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD3_P14_4_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXEN_P14_7_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXER_P13_11_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXER_P14_11_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD0_P03_9_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD1_P03_8_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD2_P03_11_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD2_P04_0_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD3_P03_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD3_P04_1_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXEN_P03_0_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_MIID_TXER_P03_15_OUT;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0A_P14_1_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0B_P10_0_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0C_P14_1_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0D_P10_0_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1A_P14_3_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1B_P10_8_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1C_P14_3_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1D_P10_8_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVA_P15_13_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVB_P10_3_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVC_P15_3_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVD_P10_3_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD2A_P14_14_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD2B_P10_2_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD2C_P14_6_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD2D_P10_11_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD3A_P14_15_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD3B_P10_1_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD3C_P14_5_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXD3D_P10_9_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXERA_P14_2_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXERB_P03_3_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXERC_P14_2_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_MII_RXERD_P04_8_IN;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_PPS_P02_11_OUT;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_PPS_P03_6_OUT;

/** \brief RMII Reference Clock from Port11
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_REFCLKA_P14_0_IN;

/** \brief RMII Reference Clock from Port11
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_REFCLKB_P10_7_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_REFCLKC_P14_0_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_REFCLKD_P10_7_IN;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXD0_P14_10_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXD1_P14_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXEN_P14_7_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXD0_P03_9_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXD1_P03_8_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXEN_P03_0_OUT;

/** \brief RMII TXD0 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXD0_P14_10_OUT;

/** \brief RMII TXD1 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXD1_P14_9_OUT;

/** \brief RMII TXEN control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXEN_P14_7_OUT;

/** \brief RMII TXD0 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXD0_P03_9_OUT;

/** \brief RMII TXD1 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXD1_P03_8_OUT;

/** \brief RMII TXEN control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXEN_P03_0_OUT;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXCLKA_P14_0_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXCLKB_P10_7_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXCLKC_P14_0_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXCLKD_P10_7_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDA_P01_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDB_P10_11_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDC_P14_7_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDD_P03_15_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDE_P04_4_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDF_P10_0_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_RXDG_P13_10_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_TXCLKA_P14_8_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_TXCLKB_P10_14_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_TXCLKC_P14_8_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P2_TXCLKD_P10_15_IN;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P01_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P01_12_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P03_9_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P04_3_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P10_10_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P10_1_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P13_9_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P2_TXD_P14_10_OUT;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_COLA_P02_12_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_COLB_P15_12_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_COLC_P03_7_IN;

/** \brief PortX Collision MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_COLD_P04_8_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_CRSA_P04_3_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_CRSB_P04_6_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_CRSC_P04_9_IN;

/** \brief PortX Carrier Sense MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_CRSD_P03_4_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDA_P01_15_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDB_P15_4_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDC_P04_2_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDD_P13_6_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDE_P13_6_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDF_P10_6_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDG_P00_14_IN;

/** \brief PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_EDH_P02_15_IN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P00_12_OUTEN;

/** \brief PortX MDIO Interface Clock MDC and "RXD Out" of TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MDC_P00_9_OUT;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P01_8_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P03_7_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P04_6_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P10_7_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P13_7_OUTEN;

/** \brief PortX MDIO Interface Clock MDC and "RXD Out" of TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MDC_P14_4_OUT;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P15_1_OUTEN;

/** \brief PortX MDC Output Enable for TC14 (RXD and MDC Share a bidrectional PIN)
 */
IFX_EXTERN IfxLeth_P_OutEn IfxLeth0_P3_MDC_P15_8_OUTEN;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P00_14_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P01_15_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P02_15_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P04_2_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P10_6_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P13_6_INOUT;

/** \brief PortX MDIO Data Output (and TC14 ED Output) and PortX MDIO Data Input and TC14 ED (Input)
 */
IFX_EXTERN IfxLeth_P_InOut IfxLeth0_P3_MDIO_P15_4_INOUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD0_P15_5_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD1_P15_7_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD2_P15_10_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD3_P15_11_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXEN_P15_4_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXER_P15_3_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXD0_P13_8_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXD1_P13_9_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXD2_P13_13_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXD3_P13_12_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXEN_P13_10_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIB_TXER_P13_11_OUT;

/** \brief MII and RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD0_P15_5_OUT;

/** \brief MII and RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD1_P15_7_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD2_P14_13_OUT;

/** \brief MII and RMII TXD2 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD2_P15_10_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD3_P14_12_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD3_P14_4_OUT;

/** \brief MII and RMII TXD3 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD3_P15_11_OUT;

/** \brief MII and RMII TXDV Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXEN_P15_4_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXER_P14_11_OUT;

/** \brief MII TXER Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXER_P15_3_OUT;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD0A_P15_8_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD0B_P13_7_IN;

/** \brief MII and RMII RXD0 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD0C_P15_8_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD1A_P15_6_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD1B_P13_6_IN;

/** \brief MII and RMII RXD1 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD1C_P15_6_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXDVA_P15_1_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXDVB_P13_5_IN;

/** \brief RXDV MII and CRSDV RMII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXDVC_P15_1_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD2A_P15_14_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD2B_P14_14_IN;

/** \brief MII and RMII RXD2 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD2C_P13_14_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD3A_P15_15_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD3B_P14_15_IN;

/** \brief MII and RMII RXD3 to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXD3C_P13_15_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXERA_P15_12_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXERB_P15_13_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXERC_P10_5_IN;

/** \brief RXER MII to be pipelined
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_MII_RXERD_P04_1_IN;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_PPS_P02_14_OUT;

/** \brief PortX Pulse Per Second Signal from Precision Time Protocol
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_PPS_P03_13_OUT;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_REFCLKA_P15_0_IN;

/** \brief RMII Reference Clock from Port11
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_REFCLKB_P13_4_IN;

/** \brief RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_REFCLKC_P15_0_IN;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXD0_P15_5_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXD1_P15_7_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXEN_P15_4_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIB_TXD0_P13_8_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIB_TXD1_P13_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIB_TXEN_P13_10_OUT;

/** \brief RMII TXD0 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIRB_TXD0_P13_8_OUT;

/** \brief RMII TXD1 control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIRB_TXD1_P13_9_OUT;

/** \brief RMII TXEN control to PAD
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_RMIIRB_TXEN_P13_10_OUT;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXCLKA_P15_0_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXCLKB_P13_4_IN;

/** \brief PortX Receive Clock RXCLK MII
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXCLKC_P15_0_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDA_P01_8_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDB_P15_1_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDC_P03_7_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDD_P13_7_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDE_P00_12_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDF_P10_7_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDG_P15_8_IN;

/** \brief PortX Receive Data - RX TC14
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_RXDH_P04_6_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_TXCLKA_P15_2_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_TXCLKB_P10_13_IN;

/** \brief MII or RMII Clock from PAD
 */
IFX_EXTERN IfxLeth_P_In    IfxLeth0_P3_TXCLKC_P15_2_IN;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P00_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P01_13_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P03_10_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P10_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P13_8_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P14_3_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P14_5_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P15_0_OUT;

/** \brief PortX Transmit Data TXD TC14
 */
IFX_EXTERN IfxLeth_P_Out   IfxLeth0_P3_TXD_P15_5_OUT;

/** \addtogroup IfxLld_Leth__PinTables
 * \{ */

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/
/** \brief IfxLeth_MII_Col_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Col_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_COL_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Crs_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Crs_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_CRS_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_RMII_Rxd0_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxd0_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXD0_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_RMII_Rxd1_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxd1_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXD1_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_RMII_Rxdv_In Table This pin is RXDV for MII and CRSDV for RMII
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxdv_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXDV_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Rx_Clk_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rx_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RX_CLK_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Rx_Er_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rx_Er_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RX_ER_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Rxd2_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rxd2_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RXD2_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Rxd3_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rxd3_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RXD3_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Tx_Clk_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Tx_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_TX_CLK_IN_NUM_ITEMS];

/** \brief IfxLeth_MII_Tx_En_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Tx_En_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TX_EN_OUT_NUM_ITEMS];

/** \brief IfxLeth_MII_Tx_Er_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Tx_Er_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TX_ER_OUT_NUM_ITEMS];

/** \brief IfxLeth_MII_Txd0_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd0_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD0_OUT_NUM_ITEMS];

/** \brief IfxLeth_MII_Txd1_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd1_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD1_OUT_NUM_ITEMS];

/** \brief IfxLeth_MII_Txd2_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd2_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD2_OUT_NUM_ITEMS];

/** \brief IfxLeth_MII_Txd3_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd3_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD3_OUT_NUM_ITEMS];

/** \brief IfxLeth_Mdc_OutEn Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_OutEn *IfxLeth_Mdc_OutEn_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDC_OUTEN_NUM_ITEMS];

/** \brief IfxLeth_Mdc_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_Mdc_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDC_OUT_NUM_ITEMS];

/** \brief IfxLeth_Mdio_InOut Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_InOut *IfxLeth_Mdio_InOut_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDIO_INOUT_NUM_ITEMS];

/** \brief IfxLeth_Pps_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_Pps_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_PPS_OUT_NUM_ITEMS];

/** \brief IfxLeth_RMII_Ref_Clk_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_RMII_Ref_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_RMII_REF_CLK_IN_NUM_ITEMS];

/** \brief IfxLeth_RMII_Tx_En_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Tx_En_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TX_EN_OUT_NUM_ITEMS];

/** \brief IfxLeth_RMII_Txd0_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Txd0_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TXD0_OUT_NUM_ITEMS];

/** \brief IfxLeth_RMII_Txd1_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Txd1_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TXD1_OUT_NUM_ITEMS];

/** \brief IfxLeth_TC14_Ed_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_TC14_Ed_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_ED_IN_NUM_ITEMS];

/** \brief IfxLeth_TC14_Rxd_In Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_In    *IfxLeth_TC14_Rxd_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_RXD_IN_NUM_ITEMS];

/** \brief IfxLeth_TC14_Txd_Out Table
 */
IFX_EXTERN IFX_CONST IfxLeth_P_Out   *IfxLeth_TC14_Txd_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_TXD_OUT_NUM_ITEMS];

/** \} */

#endif /* IFXLETH_PINMAP_BGA436_COM_H */
