<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Full Duplex UART IP - Mahesh Kaushik Srihasam</title>
    <link rel="stylesheet" href="../styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
    <style>
        .project-hero {
            padding: 120px 0 80px;
            background: linear-gradient(135deg, var(--bg-primary) 0%, var(--bg-secondary) 100%);
            text-align: center;
        }
        .project-hero h1 {
            font-size: 3rem;
            margin-bottom: 20px;
            background: var(--gradient-primary);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }
        .project-meta {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin-bottom: 40px;
            flex-wrap: wrap;
        }
        .meta-item {
            display: flex;
            align-items: center;
            gap: 8px;
            color: var(--text-secondary);
        }
        .project-content {
            max-width: 1000px;
            margin: 0 auto;
            padding: 0 20px;
        }
        .content-section {
            margin-bottom: 60px;
        }
        .content-section h2 {
            color: var(--text-primary);
            margin-bottom: 25px;
            font-size: 2rem;
        }
        .content-section p, .content-section li {
            color: var(--text-secondary);
            line-height: 1.8;
            margin-bottom: 15px;
        }
        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 12px;
            margin: 20px 0;
        }
        .tech-tag {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            color: var(--text-primary);
            padding: 8px 16px;
            border-radius: 20px;
            font-size: 0.9rem;
            font-weight: 500;
        }
        .back-btn {
            display: inline-flex;
            align-items: center;
            gap: 8px;
            color: var(--primary-color);
            text-decoration: none;
            font-weight: 500;
            margin-bottom: 40px;
            transition: all 0.3s ease;
        }
        .back-btn:hover {
            transform: translateX(-5px);
        }
        .achievements {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            border-radius: 15px;
            padding: 30px;
            margin: 30px 0;
        }
        .achievements h3 {
            color: var(--primary-color);
            margin-bottom: 20px;
        }
    </style>
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="../index.html" class="nav-link">Home</a></li>
                <li><a href="../projects.html" class="nav-link">Projects</a></li>
                <li><a href="../index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section class="project-hero">
        <div class="container">
            <a href="../projects.html" class="back-btn">
                <i class="fas fa-arrow-left"></i>
                Back to Projects
            </a>
            <h1>Full Duplex UART IP with Dual Clock FIFO Buffers</h1>
            <div class="project-meta">
                <div class="meta-item">
                    <i class="fas fa-university"></i>
                    <span>Arizona State University</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-calendar"></i>
                    <span>Jun 2024 - Aug 2024</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-map-marker-alt"></i>
                    <span>Tempe, Arizona</span>
                </div>
            </div>
            <div class="tech-stack">
                <span class="tech-tag">SystemVerilog</span>
                <span class="tech-tag">Xilinx Vivado</span>
                <span class="tech-tag">CDC</span>
                <span class="tech-tag">RTL Design</span>
            </div>
        </div>
    </section>

    <section class="project-content">
        <div class="container">
            <div class="content-section">
                <h2>Project Overview</h2>
                <p>This project involved designing an 8/16/32 bit UART interface with programmable baud rates between 960KHz to 3.2MHz. The design integrated asynchronous FIFO buffers for efficient TX and RX data management and clock domain crossing, ensuring reliable data transmission across different clock domains.</p>
                
                <p>The UART implementation includes modular RTL for UART Controller and Tx/Rx paths with comprehensive logic for baud rate timing, start/stop signaling, flow control, and interrupt handling.</p>
            </div>

            <div class="achievements">
                <h3>Key Achievements</h3>
                <ul>
                    <li>Designed 8/16/32 bit UART interface with programmable baud rates (960KHz to 3.2MHz)</li>
                    <li>Integrated asynchronous FIFO buffers for TX and RX data management</li>
                    <li>Implemented clock domain crossing (CDC) for reliable data transfer</li>
                    <li>Developed modular RTL for UART Controller and Tx/Rx paths</li>
                    <li>Implemented baud rate timing, start/stop signaling, and flow control logic</li>
                    <li>Added comprehensive interrupt handling mechanisms</li>
                    <li>Verified UART operation under variable baud rates using System Verilog testbenches</li>
                </ul>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="../script.js"></script>
</body>
</html>
