static inline T_1 F_1 ( volatile T_1 T_2 * V_1 , unsigned int V_2 )\r\n{\r\nreturn F_2 ( V_1 + ( V_2 >> 2 ) ) ;\r\n}\r\nstatic inline void F_3 ( volatile T_1 T_2 * V_1 , unsigned int V_2 , T_1 V_3 )\r\n{\r\nF_4 ( V_1 + ( V_2 >> 2 ) , V_3 ) ;\r\n}\r\nstatic inline struct V_4 * F_5 ( unsigned int V_5 )\r\n{\r\nreturn V_6 ;\r\n}\r\nstatic void F_6 ( struct V_7 * V_8 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_8 -> V_9 ) ;\r\nunsigned int V_10 = F_7 ( V_8 ) ;\r\nunsigned long V_11 ;\r\nT_1 V_12 ;\r\nF_8 ( & V_13 , V_11 ) ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 ) ;\r\nV_12 |= ( 1 << ( 31 - V_15 [ V_10 ] . V_17 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 , V_12 ) ;\r\nF_9 ( & V_13 , V_11 ) ;\r\n}\r\nstatic void F_10 ( struct V_7 * V_8 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_8 -> V_9 ) ;\r\nunsigned int V_10 = F_7 ( V_8 ) ;\r\nunsigned long V_11 ;\r\nT_1 V_12 ;\r\nF_8 ( & V_13 , V_11 ) ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 ) ;\r\nV_12 &= ~ ( 1 << ( 31 - V_15 [ V_10 ] . V_17 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 , V_12 ) ;\r\nF_11 () ;\r\nF_9 ( & V_13 , V_11 ) ;\r\n}\r\nstatic void F_12 ( struct V_7 * V_8 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_8 -> V_9 ) ;\r\nunsigned int V_10 = F_7 ( V_8 ) ;\r\nunsigned long V_11 ;\r\nT_1 V_12 ;\r\nF_8 ( & V_13 , V_11 ) ;\r\nV_12 = 1 << ( 31 - V_15 [ V_10 ] . V_17 ) ;\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_18 , V_12 ) ;\r\nF_11 () ;\r\nF_9 ( & V_13 , V_11 ) ;\r\n}\r\nstatic void F_13 ( struct V_7 * V_8 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_8 -> V_9 ) ;\r\nunsigned int V_10 = F_7 ( V_8 ) ;\r\nunsigned long V_11 ;\r\nT_1 V_12 ;\r\nF_8 ( & V_13 , V_11 ) ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 ) ;\r\nV_12 &= ~ ( 1 << ( 31 - V_15 [ V_10 ] . V_17 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_16 , V_12 ) ;\r\nV_12 = 1 << ( 31 - V_15 [ V_10 ] . V_17 ) ;\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_18 , V_12 ) ;\r\nF_11 () ;\r\nF_9 ( & V_13 , V_11 ) ;\r\n}\r\nstatic int F_14 ( struct V_7 * V_8 , unsigned int V_19 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_8 -> V_9 ) ;\r\nunsigned int V_10 = F_7 ( V_8 ) ;\r\nunsigned int V_20 , V_21 , V_22 ;\r\nif ( V_19 == V_23 )\r\nV_19 = V_24 ;\r\nif ( ! ( V_19 & ( V_24 | V_25 ) ) ) {\r\nF_15 ( V_26 L_1 ,\r\nV_19 ) ;\r\nreturn - V_27 ;\r\n}\r\nif ( ( V_19 & V_25 ) && ! V_15 [ V_10 ] . V_18 ) {\r\nF_15 ( V_26 L_2\r\nL_3 ) ;\r\nreturn - V_27 ;\r\n}\r\nF_16 ( V_8 , V_19 ) ;\r\nif ( V_19 & V_24 ) {\r\nF_17 ( V_8 -> V_9 , V_28 ) ;\r\nV_8 -> V_29 = & V_30 ;\r\n} else {\r\nF_17 ( V_8 -> V_9 , V_31 ) ;\r\nV_8 -> V_29 = & V_32 ;\r\n}\r\nif ( V_10 == V_33 )\r\nV_22 = 15 ;\r\nelse\r\nif ( V_10 >= V_34 && V_10 <= V_35 )\r\nV_22 = ( 14 - ( V_10 - V_34 ) ) ;\r\nelse\r\nreturn ( V_19 & V_24 ) ? 0 : - V_27 ;\r\nV_20 = F_1 ( V_4 -> V_14 , V_36 ) ;\r\nif ( ( V_19 & V_37 ) == V_25 ) {\r\nV_21 = V_20 | ( 1 << V_22 ) ;\r\n} else {\r\nV_21 = V_20 & ~ ( 1 << V_22 ) ;\r\n}\r\nif ( V_20 != V_21 )\r\nF_3 ( V_4 -> V_14 , V_36 , V_21 ) ;\r\nreturn V_38 ;\r\n}\r\nstatic int F_18 ( struct V_39 * V_40 , struct V_41 * V_42 )\r\n{\r\nreturn V_40 -> V_43 == NULL || V_40 -> V_43 == V_42 ;\r\n}\r\nstatic int F_19 ( struct V_39 * V_40 , unsigned int V_5 ,\r\nT_3 V_44 )\r\n{\r\nstruct V_4 * V_4 = V_40 -> V_45 ;\r\nF_20 ( V_5 , V_4 ) ;\r\nF_21 ( V_5 , & V_30 , V_28 ) ;\r\nF_22 ( V_5 , V_23 ) ;\r\nreturn 0 ;\r\n}\r\nstruct V_4 * T_4 F_23 ( struct V_41 * V_42 , unsigned int V_11 )\r\n{\r\nstruct V_4 * V_4 ;\r\nstruct V_46 V_47 ;\r\nT_1 V_12 = 0 , V_48 ;\r\nV_48 = F_24 ( V_42 , 0 , & V_47 ) ;\r\nif ( V_48 )\r\nreturn NULL ;\r\nV_4 = F_25 ( sizeof( * V_4 ) , V_49 ) ;\r\nif ( V_4 == NULL )\r\nreturn NULL ;\r\nV_4 -> V_50 = F_26 ( V_42 , V_51 ,\r\n& V_52 , V_4 ) ;\r\nif ( V_4 -> V_50 == NULL ) {\r\nF_27 ( V_4 ) ;\r\nreturn NULL ;\r\n}\r\nV_4 -> V_14 = F_28 ( V_47 . V_53 , F_29 ( & V_47 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_54 , 0x0 ) ;\r\nif ( V_11 & V_55 )\r\nV_12 |= V_56 ;\r\nif ( V_11 & V_57 )\r\nV_12 |= V_58 ;\r\nif ( V_11 & V_59 )\r\nV_12 |= V_60 ;\r\nif ( V_11 & V_61 )\r\nV_12 |= V_62 ;\r\nif ( V_11 & V_63 )\r\nV_12 |= V_64 ;\r\nif ( V_11 & V_65 )\r\nV_12 |= V_66 ;\r\nF_3 ( V_4 -> V_14 , V_67 , V_12 ) ;\r\nV_12 = 0 ;\r\nif ( V_11 & V_68 )\r\nV_12 = V_69 ;\r\nF_3 ( V_4 -> V_14 , V_70 , V_12 ) ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_71 ) ;\r\nif ( V_11 & V_72 )\r\nV_12 |= V_73 ;\r\nelse\r\nV_12 &= ~ V_73 ;\r\nF_3 ( V_4 -> V_14 , V_71 , V_12 ) ;\r\nV_6 = V_4 ;\r\nF_30 ( V_6 -> V_50 ) ;\r\nF_3 ( V_4 -> V_14 , V_74 , 0 ) ;\r\nF_3 ( V_4 -> V_14 , V_75 , 0 ) ;\r\nF_15 ( L_4 , V_51 ,\r\nV_6 -> V_14 ) ;\r\nreturn V_4 ;\r\n}\r\nint F_31 ( unsigned int V_5 , unsigned int V_76 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_5 ) ;\r\nunsigned int V_10 = F_32 ( V_5 ) ;\r\nT_1 V_12 ;\r\nif ( V_76 > 7 )\r\nreturn - V_27 ;\r\nif ( V_10 > 127 )\r\nreturn - V_27 ;\r\nif ( V_15 [ V_10 ] . V_77 == 0 )\r\nreturn - V_27 ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_15 [ V_10 ] . V_77 ) ;\r\nif ( V_76 < 4 ) {\r\nV_12 &= ~ ( 0x7 << ( 20 + ( 3 - V_76 ) * 3 ) ) ;\r\nV_12 |= V_15 [ V_10 ] . V_78 << ( 20 + ( 3 - V_76 ) * 3 ) ;\r\n} else {\r\nV_12 &= ~ ( 0x7 << ( 4 + ( 7 - V_76 ) * 3 ) ) ;\r\nV_12 |= V_15 [ V_10 ] . V_78 << ( 4 + ( 7 - V_76 ) * 3 ) ;\r\n}\r\nF_3 ( V_4 -> V_14 , V_15 [ V_10 ] . V_77 , V_12 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_33 ( unsigned int V_5 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_5 ) ;\r\nunsigned int V_10 = F_32 ( V_5 ) ;\r\nT_1 V_12 ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_67 ) ;\r\nV_12 &= 0x7f000000 ;\r\nV_12 |= ( V_10 & 0x7f ) << 24 ;\r\nF_3 ( V_4 -> V_14 , V_67 , V_12 ) ;\r\n}\r\nvoid F_34 ( void )\r\n{\r\nF_3 ( V_6 -> V_14 , V_79 , V_80 ) ;\r\nF_3 ( V_6 -> V_14 , V_81 , V_80 ) ;\r\nF_3 ( V_6 -> V_14 , V_82 , V_80 ) ;\r\nF_3 ( V_6 -> V_14 , V_83 , V_80 ) ;\r\nF_3 ( V_6 -> V_14 , V_84 , V_80 ) ;\r\nF_3 ( V_6 -> V_14 , V_85 , V_80 ) ;\r\n}\r\nvoid F_35 ( enum V_86 V_87 )\r\n{\r\nstruct V_4 * V_4 = V_6 ;\r\nT_1 V_12 ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_88 ) ;\r\nV_12 |= ( 1 << ( 31 - V_87 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_88 , V_12 ) ;\r\n}\r\nvoid F_36 ( enum V_86 V_87 )\r\n{\r\nstruct V_4 * V_4 = V_6 ;\r\nT_1 V_12 ;\r\nV_12 = F_1 ( V_4 -> V_14 , V_88 ) ;\r\nV_12 &= ( 1 << ( 31 - V_87 ) ) ;\r\nF_3 ( V_4 -> V_14 , V_88 , V_12 ) ;\r\n}\r\nT_1 F_37 ( void )\r\n{\r\nreturn F_1 ( V_6 -> V_14 , V_88 ) ;\r\n}\r\nvoid F_38 ( T_1 V_16 )\r\n{\r\nF_3 ( V_6 -> V_14 , V_88 , V_16 ) ;\r\n}\r\nunsigned int F_39 ( void )\r\n{\r\nint V_9 ;\r\nF_40 ( V_6 == NULL ) ;\r\n#define F_41 0x7f\r\nV_9 = F_1 ( V_6 -> V_14 , V_89 ) & F_41 ;\r\nif ( V_9 == 0 )\r\nreturn V_90 ;\r\nreturn F_42 ( V_6 -> V_50 , V_9 ) ;\r\n}\r\nstatic int F_43 ( void )\r\n{\r\nstruct V_4 * V_4 = V_6 ;\r\nV_91 . V_92 = F_1 ( V_4 -> V_14 , V_67 ) ;\r\nV_91 . V_93 [ 0 ] = F_1 ( V_4 -> V_14 , V_79 ) ;\r\nV_91 . V_93 [ 1 ] = F_1 ( V_4 -> V_14 , V_83 ) ;\r\nV_91 . V_94 [ 0 ] = F_1 ( V_4 -> V_14 , V_74 ) ;\r\nV_91 . V_94 [ 1 ] = F_1 ( V_4 -> V_14 , V_75 ) ;\r\nV_91 . V_95 = F_1 ( V_4 -> V_14 , V_54 ) ;\r\nV_91 . V_96 [ 0 ] = F_1 ( V_4 -> V_14 , V_84 ) ;\r\nV_91 . V_96 [ 1 ] = F_1 ( V_4 -> V_14 , V_85 ) ;\r\nV_91 . V_97 = F_1 ( V_4 -> V_14 , V_71 ) ;\r\nV_91 . V_98 = F_1 ( V_4 -> V_14 , V_36 ) ;\r\nV_91 . V_99 = F_1 ( V_4 -> V_14 , V_88 ) ;\r\nV_91 . V_100 = F_1 ( V_4 -> V_14 , V_70 ) ;\r\nif ( F_44 () ) {\r\nF_3 ( V_4 -> V_14 , V_74 , 0 ) ;\r\nF_3 ( V_4 -> V_14 , V_75 , 0 ) ;\r\nF_3 ( V_4 -> V_14 , V_71 , 0 ) ;\r\nF_3 ( V_4 -> V_14 , V_88 , 0 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_45 ( void )\r\n{\r\nstruct V_4 * V_4 = V_6 ;\r\nF_3 ( V_4 -> V_14 , V_67 , V_91 . V_92 ) ;\r\nF_3 ( V_4 -> V_14 , V_79 , V_91 . V_93 [ 0 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_83 , V_91 . V_93 [ 1 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_74 , V_91 . V_94 [ 0 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_75 , V_91 . V_94 [ 1 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_54 , V_91 . V_95 ) ;\r\nF_3 ( V_4 -> V_14 , V_84 , V_91 . V_96 [ 0 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_85 , V_91 . V_96 [ 1 ] ) ;\r\nF_3 ( V_4 -> V_14 , V_71 , V_91 . V_97 ) ;\r\nF_3 ( V_4 -> V_14 , V_36 , V_91 . V_98 ) ;\r\nF_3 ( V_4 -> V_14 , V_88 , V_91 . V_99 ) ;\r\nF_3 ( V_4 -> V_14 , V_70 , V_91 . V_100 ) ;\r\n}\r\nstatic int T_4 F_46 ( void )\r\n{\r\nif ( ! V_6 || ! V_6 -> V_14 )\r\nreturn - V_101 ;\r\nF_15 ( V_102 L_5 ) ;\r\nF_47 ( & V_103 ) ;\r\nreturn 0 ;\r\n}
