/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_10z | ~(celloutsig_0_4z[3]);
  assign celloutsig_1_13z = celloutsig_1_12z[4] | ~(celloutsig_1_1z);
  assign celloutsig_1_2z = in_data[183] ^ in_data[179];
  assign celloutsig_1_7z = celloutsig_1_5z ^ celloutsig_1_1z;
  assign celloutsig_1_6z = ~(celloutsig_1_5z ^ celloutsig_1_3z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z ^ _01_);
  assign celloutsig_0_2z = in_data[31:26] + in_data[95:90];
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= in_data[56:50];
  assign { _03_[6], _02_[8], _01_, _03_[3], _00_, _03_[1:0] } = _11_;
  assign celloutsig_1_8z = { celloutsig_1_3z[4], celloutsig_1_7z, celloutsig_1_3z[2] } == { celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_9z = in_data[170:139] == { in_data[155:134], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[3:1], celloutsig_0_3z } == celloutsig_0_1z[4:1];
  assign celloutsig_1_5z = { in_data[173:168], celloutsig_1_1z, celloutsig_1_3z[2] } <= celloutsig_1_3z;
  assign celloutsig_1_17z = { in_data[188:185], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_2z } <= { celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_1_18z = in_data[139:125] <= { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_1z = ! { in_data[126:119], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[0] & ~(_00_);
  assign celloutsig_0_9z = celloutsig_0_3z & ~(_01_);
  assign celloutsig_0_1z = { _03_[6], _02_[8], _01_, _03_[3], _00_ } % { 1'h1, _01_, _03_[3], _00_, _03_[1] };
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_2z[5:1] : celloutsig_0_1z;
  assign celloutsig_1_3z = { in_data[173:172], celloutsig_1_0z, celloutsig_1_1z } | { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = | { celloutsig_1_2z, in_data[125:122] };
  assign celloutsig_1_19z = | { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[149:145] >>> in_data[152:148];
  assign celloutsig_1_12z = celloutsig_1_3z[5:1] >>> { celloutsig_1_3z[4:1], celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_3z[6:4] >>> { celloutsig_1_0z[2:1], celloutsig_1_3z[2] };
  assign celloutsig_0_7z = { celloutsig_0_2z[1:0], celloutsig_0_1z } >>> { _03_[6], _02_[8], _01_, _03_[3], _00_, _03_[1:0] };
  assign celloutsig_1_15z = in_data[113:108] ~^ { celloutsig_1_12z[3:0], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_38z = ~((celloutsig_0_6z & celloutsig_0_35z) | celloutsig_0_7z[4]);
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_4z[4]) | celloutsig_0_10z);
  assign celloutsig_0_3z = ~((in_data[45] & _03_[6]) | (celloutsig_0_2z[2] & _02_[8]));
  assign _02_[7:0] = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _03_[5:4], _03_[2] } = { _02_[8], _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
