

================================================================
== Vitis HLS Report for 'make_go_fast'
================================================================
* Date:           Thu Jul 13 17:55:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |              |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |   Instance   |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |read_in_U0    |read_in    |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |write_out_U0  |write_out  |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |KPN_U0        |KPN        |        0|        0|      0 ns|      0 ns|    1|    1|  dataflow|
        +--------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     156|    580|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     158|    610|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+----+-----+-----+
    |   Instance   |   Module  | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+-----------+---------+----+----+-----+-----+
    |KPN_U0        |KPN        |        0|   0|  16|  296|    0|
    |read_in_U0    |read_in    |        0|   0|  73|  142|    0|
    |write_out_U0  |write_out  |        0|   0|  67|  142|    0|
    +--------------+-----------+---------+----+----+-----+-----+
    |Total         |           |        0|   0| 156|  580|    0|
    +--------------+-----------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                  |       and|   0|  0|   2|           1|           1|
    |read_in_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |write_out_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_read_in_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_write_out_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  12|           6|           6|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_read_in_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_write_out_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  18|          4|    2|          4|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_read_in_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_write_out_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|in_r_TDATA    |   in|    8|        axis|   in_r_V_data_V|       pointer|
|in_r_TKEEP    |   in|    1|        axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB    |   in|    1|        axis|   in_r_V_strb_V|       pointer|
|in_r_TLAST    |   in|    1|        axis|   in_r_V_last_V|       pointer|
|in_r_TVALID   |   in|    1|        axis|   in_r_V_last_V|       pointer|
|in_r_TREADY   |  out|    1|        axis|   in_r_V_last_V|       pointer|
|n             |   in|   32|     ap_none|               n|        scalar|
|out_r_TDATA   |  out|    8|        axis|  out_r_V_data_V|       pointer|
|out_r_TKEEP   |  out|    1|        axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB   |  out|    1|        axis|  out_r_V_strb_V|       pointer|
|out_r_TLAST   |  out|    1|        axis|  out_r_V_last_V|       pointer|
|out_r_TVALID  |  out|    1|        axis|  out_r_V_last_V|       pointer|
|out_r_TREADY  |   in|    1|        axis|  out_r_V_last_V|       pointer|
|ap_clk        |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    make_go_fast|  return value|
+--------------+-----+-----+------------+----------------+--------------+

