<!doctype html><html lang=en itemscope itemtype=http://schema.org/WebPage><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta name=robots content="index,follow,noarchive"><title>DPU + IPUs (Arm, NVIDIA, Intel) - FluxBlog</title><meta name=description content="05:27PM EDT - Welcome to Hot Chips! This is the annual conference all about the latest, greatest, and upcoming big silicon that gets us all excited. Stay tuned during Monday and Tuesday for our regular AnandTech Live Blogs."><meta name=author content="Some Person"><script type=application/ld+json>{"@context":"http://schema.org","@type":"WebSite","name":"FluxBlog","url":"\/"}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"Organization","name":"","url":"\/"}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"item":{"@id":"\/","name":"home"}},{"@type":"ListItem","position":3,"item":{"@id":"\/hot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html","name":"Dpu IP us ( arm, nvidia, intel)"}}]}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"Article","author":{"name":"Larita Shotwell"},"headline":"DPU \u002b IPUs (Arm, NVIDIA, Intel)","description":"05:27PM EDT - Welcome to Hot Chips! This is the annual conference all about the latest, greatest, and upcoming big silicon that gets us all excited. Stay tuned during Monday and Tuesday for our regular AnandTech Live Blogs.","inLanguage":"en","wordCount":1471,"datePublished":"2024-05-24T00:00:00","dateModified":"2024-05-24T00:00:00","image":"\/img\/avatar-icon.png","keywords":[""],"mainEntityOfPage":"\/hot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html","publisher":{"@type":"Organization","name":"\/","logo":{"@type":"ImageObject","url":"\/img\/avatar-icon.png","height":60,"width":60}}}</script><meta property="og:title" content="DPU + IPUs (Arm, NVIDIA, Intel)"><meta property="og:description" content="05:27PM EDT - Welcome to Hot Chips! This is the annual conference all about the latest, greatest, and upcoming big silicon that gets us all excited. Stay tuned during Monday and Tuesday for our regular AnandTech Live Blogs."><meta property="og:image" content="/img/avatar-icon.png"><meta property="og:url" content="/hot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html"><meta property="og:type" content="website"><meta property="og:site_name" content="FluxBlog"><meta name=twitter:title content="DPU + IPUs (Arm, NVIDIA, Intel)"><meta name=twitter:description content="05:27PM EDT - Welcome to Hot Chips! This is the annual conference all about the latest, greatest, and upcoming big silicon that gets us all excited. Stay tuned during Monday and Tuesday for our â€¦"><meta name=twitter:image content="/img/avatar-icon.png"><meta name=twitter:card content="summary"><meta name=twitter:site content="@username"><meta name=twitter:creator content="@username"><link href=./img/favicon.ico rel=icon type=image/x-icon><meta name=generator content="Hugo 0.98.0"><link rel=alternate href=./index.xml type=application/rss+xml title=FluxBlog><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css integrity=sha384-9eLZqc9ds8eNjO3TmqPeYcDj8n+Qfa4nuSiGYa6DjLNcv9BtN69ZIulL9+8CqC9Y crossorigin=anonymous><link rel=stylesheet href=https://use.fontawesome.com/releases/v5.5.0/css/all.css integrity=sha384-B4dIYHKNBt8Bc12p+WXckhzcICo0wtJAoU8YZTY5qE0Id1GSseTk6S+L3BlXeVIU crossorigin=anonymous><link rel=stylesheet href=https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css integrity=sha384-BVYiiSIFeK1dGmJRAkycuHAHRg32OmUcww7on3RYdg4Va+PmSTsz/K68vbdEjh4u crossorigin=anonymous><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/main.css><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Lora:400,700,400italic,700italic"><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Open+Sans:300italic,400italic,600italic,700italic,800italic,400,300,600,700,800"><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/highlight.min.css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/codeblock.css><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe.min.css integrity=sha384-h/L2W9KefUClHWaty3SLE5F/qvc4djlyR4qY3NUV5HGQBBW7stbcfff1+I/vmsHh crossorigin=anonymous><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/default-skin/default-skin.min.css integrity=sha384-iD0dNku6PYSIQLyfTOpB06F2KCZJAKLOThS5HRe8b3ibhdEQ6eKsFf/EeFxdOt5R crossorigin=anonymous></head><body><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><header class=header-section><div class="intro-header no-img"><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><div class=post-heading><h1>DPU + IPUs (Arm, NVIDIA, Intel)</h1><span class=post-meta><i class="fas fa-calendar"></i>&nbsp;Posted on May 24, 2024
&nbsp;|&nbsp;<i class="fas fa-clock"></i>&nbsp;7&nbsp;minutes
&nbsp;|&nbsp;<i class="fas fa-book"></i>&nbsp;1471&nbsp;words
&nbsp;|&nbsp;<i class="fas fa-user"></i>&nbsp;Larita Shotwell</span></div></div></div></div></div></header><div class=container role=main><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><article role=main class=blog-post><p><a id=post0823172712 href=#><span class=lb_time>05:27PM EDT</span></a> - Welcome to Hot Chips! This is the annual conference all about the latest, greatest, and upcoming big silicon that gets us all excited. Stay tuned during Monday and Tuesday for our regular AnandTech Live Blogs.</p><p><a id=post0823173017 href=#><span class=lb_time>05:30PM EDT</span></a> - Just waiting for this session to start, should be a couple of minutes</p><p><a id=post0823173028 href=#><span class=lb_time>05:30PM EDT</span></a> - Arm up first with its Neoverse N2 cores</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/425989968_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426001312_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173408 href=#><span class=lb_time>05:34PM EDT</span></a> - Roadmap, objectives, core architecture, system architecture, performance, conclusions</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426026281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173424 href=#><span class=lb_time>05:34PM EDT</span></a> - Second generation infrastructure followiung N1</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426039078_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173454 href=#><span class=lb_time>05:34PM EDT</span></a> - 4-128 core designs</p><p><a id=post0823173503 href=#><span class=lb_time>05:35PM EDT</span></a> - 5G infrastructure to cloud data centers</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426085156_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173533 href=#><span class=lb_time>05:35PM EDT</span></a> - Arm sells IP and definitions</p><p><a id=post0823173557 href=#><span class=lb_time>05:35PM EDT</span></a> - SBSA/SBBR support</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426140093_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173625 href=#><span class=lb_time>05:36PM EDT</span></a> - Marvell is already using N2, up to 36 in an SoC</p><p><a id=post0823173632 href=#><span class=lb_time>05:36PM EDT</span></a> - High speed packet processing</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426166453_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173650 href=#><span class=lb_time>05:36PM EDT</span></a> - All about SpecINT score with DDR5 and PCIe 5.0</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426188109_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173718 href=#><span class=lb_time>05:37PM EDT</span></a> - N2 with Arm v9</p><p><a id=post0823173736 href=#><span class=lb_time>05:37PM EDT</span></a> - Two lots of Scalable Vector Extensions, SVE, SVE2</p><p><a id=post0823173747 href=#><span class=lb_time>05:37PM EDT</span></a> - BF16 support, INT8 mul</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426242390_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173814 href=#><span class=lb_time>05:38PM EDT</span></a> - Side channel security, SHA, SM3/4</p><p><a id=post0823173823 href=#><span class=lb_time>05:38PM EDT</span></a> - *SHA3/SHA512</p><p><a id=post0823173830 href=#><span class=lb_time>05:38PM EDT</span></a> - Persistent memory support</p><p><a id=post0823173836 href=#><span class=lb_time>05:38PM EDT</span></a> - memory partition and monitoring</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426307281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173907 href=#><span class=lb_time>05:39PM EDT</span></a> - Gen on gen improvements with virtualization</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426321312_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823173922 href=#><span class=lb_time>05:39PM EDT</span></a> - +40% IPC uplift</p><p><a id=post0823173943 href=#><span class=lb_time>05:39PM EDT</span></a> - Similar power/area as N1, maximizes perf/Watt</p><p><a id=post0823173952 href=#><span class=lb_time>05:39PM EDT</span></a> - an intense PPA trajectory</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426370406_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174018 href=#><span class=lb_time>05:40PM EDT</span></a> - 3.6 GHz max core frequency</p><p><a id=post0823174029 href=#><span class=lb_time>05:40PM EDT</span></a> - N1 on 7nm, vs N2 on 5nm</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426411046_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174103 href=#><span class=lb_time>05:41PM EDT</span></a> - uArch - Most structures are biggers</p><p><a id=post0823174113 href=#><span class=lb_time>05:41PM EDT</span></a> - bigger</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426477203_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174201 href=#><span class=lb_time>05:42PM EDT</span></a> - Fetch more per cycle on the front end - increase branch prediction accuracy</p><p><a id=post0823174244 href=#><span class=lb_time>05:42PM EDT</span></a> - Enhanced security to prevent side-channel</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426541187_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174327 href=#><span class=lb_time>05:43PM EDT</span></a> - More bigger structures on the back end</p><p><a id=post0823174412 href=#><span class=lb_time>05:44PM EDT</span></a> - N2 has Correlated Miss Caching (CMC) prefetching</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426655625_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174505 href=#><span class=lb_time>05:45PM EDT</span></a> - Latency improvement on L2 as a result of CMC</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426695281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174551 href=#><span class=lb_time>05:45PM EDT</span></a> - 32% IPC improvement at iso-frequency</p><p><a id=post0823174617 href=#><span class=lb_time>05:46PM EDT</span></a> - SPEC2006 was 40% mentioned earlier</p><p><a id=post0823174702 href=#><span class=lb_time>05:47PM EDT</span></a> - Coherent Mesh Network - CMN700 - chiplets and multi-socket</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426804796_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174722 href=#><span class=lb_time>05:47PM EDT</span></a> - Also CXL support</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426823484_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823174812 href=#><span class=lb_time>05:48PM EDT</span></a> - improvements over 600 - double mesh links, 3x cross sectional BW</p><p><a id=post0823174844 href=#><span class=lb_time>05:48PM EDT</span></a> - Programmable hot-spot re-routing</p><p><a id=post0823174930 href=#><span class=lb_time>05:49PM EDT</span></a> - Composable Datacenter SoCs - chiplets and IO dies and super home dies</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/426945187_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427025703_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175132 href=#><span class=lb_time>05:51PM EDT</span></a> - balancing memory requests</p><p><a id=post0823175144 href=#><span class=lb_time>05:51PM EDT</span></a> - control for capacity or bandwidth</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427109968_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175247 href=#><span class=lb_time>05:52PM EDT</span></a> - Cbusy - throttling outstanding transactions to the CPU - affects hardware prefetcher aggressiveness</p><p><a id=post0823175309 href=#><span class=lb_time>05:53PM EDT</span></a> - Cbusy and MPAM meant to work together</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427224421_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175420 href=#><span class=lb_time>05:54PM EDT</span></a> - Resulting in best performance</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427332921_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175609 href=#><span class=lb_time>05:56PM EDT</span></a> - Compared to the market with N2</p><p><a id=post0823175618 href=#><span class=lb_time>05:56PM EDT</span></a> - integer performance only</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427386953_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175716 href=#><span class=lb_time>05:57PM EDT</span></a> - 'Real world workload' numbers based on pre-silicon models</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427454140_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823175851 href=#><span class=lb_time>05:58PM EDT</span></a> - Up to 256 cores of N2 should be fun</p><p><a id=post0823175904 href=#><span class=lb_time>05:59PM EDT</span></a> - hit the market in the next few months</p><p><a id=post0823175908 href=#><span class=lb_time>05:59PM EDT</span></a> - Q&A</p><p><a id=post0823175957 href=#><span class=lb_time>05:59PM EDT</span></a> - Q: Is N1/N2 at iso-freq - what freq on slide 10? A: a range of power modes, quoted 2-2.5 GHz which is what customers will use</p><p><a id=post0823180155 href=#><span class=lb_time>06:01PM EDT</span></a> - Q: Cbusy for a heterogeneous multi-die system? A: All IPs will get the CBusy information and throttle requests,</p><p><a id=post0823180300 href=#><span class=lb_time>06:03PM EDT</span></a> - Q: MPAM cache partitioning? weight? A: It can do. But also support fine grain threshholds for control - you can tune based on capacity without overpartitioning</p><p><a id=post0823180323 href=#><span class=lb_time>06:03PM EDT</span></a> - Second talk of the session - NVIDIA DPU</p><p><a id=post0823180406 href=#><span class=lb_time>06:04PM EDT</span></a> - Idan Burstein, co-authored NVMoF</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427845015_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823180446 href=#><span class=lb_time>06:04PM EDT</span></a> - Architecture and platform use-cases</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/427865765_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823180502 href=#><span class=lb_time>06:05PM EDT</span></a> - Data center is going through a revolution</p><p><a id=post0823180550 href=#><span class=lb_time>06:05PM EDT</span></a> - Fully disaggregate your server between compute, memory, acceleration, storage, and software. Requires accelerated networking and DPUs to control it all</p><p><a id=post0823180639 href=#><span class=lb_time>06:06PM EDT</span></a> - 10-20x bandwidth deployed per server requires better networking</p><p><a id=post0823180656 href=#><span class=lb_time>06:06PM EDT</span></a> - a Datacenter infrastructure workload</p><p><a id=post0823180822 href=#><span class=lb_time>06:08PM EDT</span></a> - Moving infrastructure workloads to the CPU is a bad idea</p><p><a id=post0823180837 href=#><span class=lb_time>06:08PM EDT</span></a> - Need appropriate offload</p><p><a id=post0823180849 href=#><span class=lb_time>06:08PM EDT</span></a> - Data pass acceleration needed</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428105953_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428086859_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823180914 href=#><span class=lb_time>06:09PM EDT</span></a> - Bluefield-2</p><p><a id=post0823180927 href=#><span class=lb_time>06:09PM EDT</span></a> - Roadmap</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428139156_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823180945 href=#><span class=lb_time>06:09PM EDT</span></a> - Currently shipping BF-2, announced BF-3 with double bandwidth</p><p><a id=post0823180950 href=#><span class=lb_time>06:09PM EDT</span></a> - BF-4 is 4x BF-3</p><p><a id=post0823180958 href=#><span class=lb_time>06:09PM EDT</span></a> - BF-4 also uses NVIDIA AI</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428174953_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181010 href=#><span class=lb_time>06:10PM EDT</span></a> - 22 billion transistors</p><p><a id=post0823181019 href=#><span class=lb_time>06:10PM EDT</span></a> - PCIe 5.0 x32</p><p><a id=post0823181023 href=#><span class=lb_time>06:10PM EDT</span></a> - 400 Gb/s Crypto</p><p><a id=post0823181032 href=#><span class=lb_time>06:10PM EDT</span></a> - 300 equivalent x86 cores</p><p><a id=post0823181042 href=#><span class=lb_time>06:10PM EDT</span></a> - 16 cores of Arm A78</p><p><a id=post0823181052 href=#><span class=lb_time>06:10PM EDT</span></a> - DDR5-5600, 128-bit bus</p><p><a id=post0823181104 href=#><span class=lb_time>06:11PM EDT</span></a> - supports 18m IOPs</p><p><a id=post0823181125 href=#><span class=lb_time>06:11PM EDT</span></a> - Connect-X 7</p><p><a id=post0823181131 href=#><span class=lb_time>06:11PM EDT</span></a> - DOCA Framework</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428261156_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181158 href=#><span class=lb_time>06:11PM EDT</span></a> - Program on DOCA on BF-2, scales immediately to BF-3 and BF-4</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428294906_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181212 href=#><span class=lb_time>06:12PM EDT</span></a> - 3 different programmable engines</p><p><a id=post0823181222 href=#><span class=lb_time>06:12PM EDT</span></a> - 16x Arm A78 - server level processor</p><p><a id=post0823181237 href=#><span class=lb_time>06:12PM EDT</span></a> - 16 cores, 256 threads (SMT16?) datapath accelerator</p><p><a id=post0823181254 href=#><span class=lb_time>06:12PM EDT</span></a> - ASAP - As soon as possible programmable packet processor flow pipeline</p><p><a id=post0823181302 href=#><span class=lb_time>06:13PM EDT</span></a> - Bluefield-4X</p><p><a id=post0823181307 href=#><span class=lb_time>06:13PM EDT</span></a> - Bluefield-3X</p><p><a id=post0823181347 href=#><span class=lb_time>06:13PM EDT</span></a> - Not ASAP, ASAP-squared</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428461281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181510 href=#><span class=lb_time>06:15PM EDT</span></a> - Isolated boot domain in RT OS</p><p><a id=post0823181615 href=#><span class=lb_time>06:16PM EDT</span></a> - PCIe tuned for DPU</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428619031_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181756 href=#><span class=lb_time>06:17PM EDT</span></a> - Differentiating between the datapaths - software defined networking stack</p><p><a id=post0823181817 href=#><span class=lb_time>06:18PM EDT</span></a> - accelerating the full path from host to network</p><p><a id=post0823181830 href=#><span class=lb_time>06:18PM EDT</span></a> - it says bare metal host - can it do virtual hosts?</p><p><a id=post0823181915 href=#><span class=lb_time>06:19PM EDT</span></a> - Encryption, Tunneling, NAT, Routing, QoS, Emulation</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428745562_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823181950 href=#><span class=lb_time>06:19PM EDT</span></a> - 100G DPDK</p><p><a id=post0823181958 href=#><span class=lb_time>06:19PM EDT</span></a> - Million packets per second</p><p><a id=post0823182009 href=#><span class=lb_time>06:20PM EDT</span></a> - vs AMD EPYC 7742 64-core</p><p><a id=post0823182020 href=#><span class=lb_time>06:20PM EDT</span></a> - This is Bluefield 2</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428808234_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182047 href=#><span class=lb_time>06:20PM EDT</span></a> - TCP flow with 100G IPSEC</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/428889312_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182208 href=#><span class=lb_time>06:22PM EDT</span></a> - Storage processing acceleration</p><p><a id=post0823182225 href=#><span class=lb_time>06:22PM EDT</span></a> - Data in-flight encryption</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429008937_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182403 href=#><span class=lb_time>06:24PM EDT</span></a> - NVMe over Fabric</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429168453_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182701 href=#><span class=lb_time>06:27PM EDT</span></a> - Cloud-native supercomputing with non-blocking MPI performancew</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429199078_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429234421_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182756 href=#><span class=lb_time>06:27PM EDT</span></a> - Accelerated FFT performance across multi-node HPC</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429255875_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182823 href=#><span class=lb_time>06:28PM EDT</span></a> - DPU isolates Geforce Now - 10 million concurrent users</p><p><a id=post0823182837 href=#><span class=lb_time>06:28PM EDT</span></a> - +50% more users per server</p><p><a id=post0823182851 href=#><span class=lb_time>06:28PM EDT</span></a> - Push more concurrent users</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429317890_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823182919 href=#><span class=lb_time>06:29PM EDT</span></a> - Bluefield 3X has onboard GPU</p><p><a id=post0823183001 href=#><span class=lb_time>06:30PM EDT</span></a> - Support for CUDA</p><p><a id=post0823183016 href=#><span class=lb_time>06:30PM EDT</span></a> - GPU + DPU + network connectivity, fully programmable on a single PCIe card</p><p><a id=post0823183106 href=#><span class=lb_time>06:31PM EDT</span></a> - Q&A Time</p><p><a id=post0823183137 href=#><span class=lb_time>06:31PM EDT</span></a> - Q: Cortex A rather than N1/N2 A: A78 was the most performing core at the time</p><p><a id=post0823183159 href=#><span class=lb_time>06:31PM EDT</span></a> - Q: Add CXL to future Bluefield? A: Can't comment. See CXL as important</p><p><a id=post0823183342 href=#><span class=lb_time>06:33PM EDT</span></a> - Q: RT-OS cores? A: Designed internally, arch is RISC-V compatible</p><p><a id=post0823183422 href=#><span class=lb_time>06:34PM EDT</span></a> - Q: Can DPU accelerate RAID construction? A: Yes it can - trivial and complex</p><p><a id=post0823183621 href=#><span class=lb_time>06:36PM EDT</span></a> - That's the end, next up is Intel</p><p><a id=post0823183625 href=#><span class=lb_time>06:36PM EDT</span></a> - Bradley Burres</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429795718_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823183723 href=#><span class=lb_time>06:37PM EDT</span></a> - Driving network across the datacenter for Intel</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429830093_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823183822 href=#><span class=lb_time>06:38PM EDT</span></a> - Same five minute intro about IPUs as the previous talks</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/429966015_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184019 href=#><span class=lb_time>06:40PM EDT</span></a> - IPU over time has been gaining more control to free up CPU resources. Move these workloads to the IPU = more performance!</p><p><a id=post0823184100 href=#><span class=lb_time>06:41PM EDT</span></a> - 'solving the infrastructure tax'</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430056968_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184136 href=#><span class=lb_time>06:41PM EDT</span></a> - Mount Evans</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430066359_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184144 href=#><span class=lb_time>06:41PM EDT</span></a> - Developed with a CSP</p><p><a id=post0823184157 href=#><span class=lb_time>06:41PM EDT</span></a> - Baidiu or JD ?</p><p><a id=post0823184203 href=#><span class=lb_time>06:42PM EDT</span></a> - 16 Neoverse N1 cores</p><p><a id=post0823184210 href=#><span class=lb_time>06:42PM EDT</span></a> - 200G Ethernet MAC</p><p><a id=post0823184219 href=#><span class=lb_time>06:42PM EDT</span></a> - PCIe 4.0 x16</p><p><a id=post0823184236 href=#><span class=lb_time>06:42PM EDT</span></a> - NVMe storage with Optane recognition</p><p><a id=post0823184244 href=#><span class=lb_time>06:42PM EDT</span></a> - Advanced crypto and compression acceleration</p><p><a id=post0823184256 href=#><span class=lb_time>06:42PM EDT</span></a> - Software, Hardware, Accelerator co-design</p><p><a id=post0823184308 href=#><span class=lb_time>06:43PM EDT</span></a> - solving the long-tail infrastructure issue</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430202406_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184408 href=#><span class=lb_time>06:44PM EDT</span></a> - Dataplane on the left, compute on the right</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430225906_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184430 href=#><span class=lb_time>06:44PM EDT</span></a> - Support 4 socket systems with one Mount Evans</p><p><a id=post0823184439 href=#><span class=lb_time>06:44PM EDT</span></a> - RDMA and ROCE v2</p><p><a id=post0823184452 href=#><span class=lb_time>06:44PM EDT</span></a> - QoS and telemetry up to 200 million packets per second</p><p><a id=post0823184501 href=#><span class=lb_time>06:45PM EDT</span></a> - Inline IPSec</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430353109_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184628 href=#><span class=lb_time>06:46PM EDT</span></a> - N1s at 3 GHz</p><p><a id=post0823184644 href=#><span class=lb_time>06:46PM EDT</span></a> - three channels of dual mode LPDDR4 - 102 GB/s bandwidth</p><p><a id=post0823184652 href=#><span class=lb_time>06:46PM EDT</span></a> - Engines for crypto</p><p><a id=post0823184749 href=#><span class=lb_time>06:47PM EDT</span></a> - Intel didn't just glue assets together</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430474578_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823184912 href=#><span class=lb_time>06:49PM EDT</span></a> - P4 programmable pipeline</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430640218_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823185136 href=#><span class=lb_time>06:51PM EDT</span></a> - Most applications for IPU is 'brownfield' - has to be dropped in to current infrastructure</p><p><a id=post0823185447 href=#><span class=lb_time>06:54PM EDT</span></a> - Now talking system security with isolation and recovery independent of workloads and tenants</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430884406_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823185559 href=#><span class=lb_time>06:55PM EDT</span></a> - QoS, uptime</p><p><a id=post0823185625 href=#><span class=lb_time>06:56PM EDT</span></a> - malicious driver detection</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/430960000_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823185632 href=#><span class=lb_time>06:56PM EDT</span></a> - Futureproofing</p><p><a id=post0823185647 href=#><span class=lb_time>06:56PM EDT</span></a> - Compliant to NSA standards and FIPS140. Said something about 2030?</p><p><a id=post0823185727 href=#><span class=lb_time>06:57PM EDT</span></a> - More info at the intel On event</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/16903/431015859_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0823185737 href=#><span class=lb_time>06:57PM EDT</span></a> - Q&A Time</p><p><a id=post0823185822 href=#><span class=lb_time>06:58PM EDT</span></a> - Q: PPA with Arm vs IA A: IP available and schedule picked Arm</p><p><a id=post0823185900 href=#><span class=lb_time>06:59PM EDT</span></a> - Q: SBSA compliant? A: Yes</p><p><a id=post0823185927 href=#><span class=lb_time>06:59PM EDT</span></a> - Q: TDP? A: work within PCIe power</p><p><a id=post0823190006 href=#><span class=lb_time>07:00PM EDT</span></a> - Q: Work with SPR given both crypto? A: Yes</p><p><a id=post0823190036 href=#><span class=lb_time>07:00PM EDT</span></a> - Q: Does Mount Evans replace server PCH? A: No, orthogonal</p><p><a id=post0823190202 href=#><span class=lb_time>07:02PM EDT</span></a> - Q: specific to Xeon A: Use with any CPU</p><p><a id=post0823190229 href=#><span class=lb_time>07:02PM EDT</span></a> - THat's a wrap, time for a keynote!</p><p><a id=post0823190232 href=#><span class=lb_time>07:02PM EDT</span></a> - .</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH53hY9sZqGnpGKwqbXPrGRraGJmeqWt2GZoZpygqnqqvNSsZKWhppp6o7jOoGSaqp1iu7e1w6KYZqGeqbKt</p><hr><section id=social-share><div class="list-inline footer-links"><div class=share-box aria-hidden=true><ul class=share><li><a href="//twitter.com/share?url=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html&text=DPU%20%2b%20IPUs%20%28Arm%2c%20NVIDIA%2c%20Intel%29&via=username" target=_blank title="Share on Twitter"><i class="fab fa-twitter"></i></a></li><li><a href="//www.facebook.com/sharer/sharer.php?u=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html" target=_blank title="Share on Facebook"><i class="fab fa-facebook"></i></a></li><li><a href="//reddit.com/submit?url=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html&title=DPU%20%2b%20IPUs%20%28Arm%2c%20NVIDIA%2c%20Intel%29" target=_blank title="Share on Reddit"><i class="fab fa-reddit"></i></a></li><li><a href="//www.linkedin.com/shareArticle?url=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html&title=DPU%20%2b%20IPUs%20%28Arm%2c%20NVIDIA%2c%20Intel%29" target=_blank title="Share on LinkedIn"><i class="fab fa-linkedin"></i></a></li><li><a href="//www.stumbleupon.com/submit?url=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html&title=DPU%20%2b%20IPUs%20%28Arm%2c%20NVIDIA%2c%20Intel%29" target=_blank title="Share on StumbleUpon"><i class="fab fa-stumbleupon"></i></a></li><li><a href="//www.pinterest.com/pin/create/button/?url=%2fhot-chips-2021-day-1-dpu-ipus-live-blog-arm-nvidia-intel.html&description=DPU%20%2b%20IPUs%20%28Arm%2c%20NVIDIA%2c%20Intel%29" target=_blank title="Share on Pinterest"><i class="fab fa-pinterest"></i></a></li></ul></div></div></section></article><ul class="pager blog-pager"><li class=previous><a href=./how-tall-is-zac-efron.html data-toggle=tooltip data-placement=top title="How Tall is Zac Efron?">&larr; Previous Post</a></li><li class=next><a href=./antwon-tanner-tv-actor-net-worth-269184.html data-toggle=tooltip data-placement=top title="Antwon Tanner Net Worth">Next Post &rarr;</a></li></ul></div></div></div><footer><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><ul class="list-inline text-center footer-links"><li><a href title=RSS><span class="fa-stack fa-lg"><i class="fas fa-circle fa-stack-2x"></i>
<i class="fas fa-rss fa-stack-1x fa-inverse"></i></span></a></li></ul><p class="credits copyright text-muted">All rights reserved
&nbsp;&bull;&nbsp;&copy;
2024
&nbsp;&bull;&nbsp;
<a href=./>FluxBlog</a></p><p class="credits theme-by text-muted"><a href=https://gohugo.io>Hugo v0.98.0</a> powered &nbsp;&bull;&nbsp; Theme <a href=https://github.com/halogenica/beautifulhugo>Beautiful Hugo</a> adapted from <a href=https://deanattali.com/beautiful-jekyll/>Beautiful Jekyll</a></p></div></div></div></footer><script src=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.js integrity=sha384-K3vbOmF2BtaVai+Qk37uypf7VrgBubhQreNQe9aGsz9lB63dIFiQVlJbr92dw2Lx crossorigin=anonymous></script>
<script src=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/contrib/auto-render.min.js integrity=sha384-kmZOZB5ObwgQnS/DuDg6TScgOiWWBiVt0plIRkZCmE6rDZGrEOQeHM5PcHi+nyqe crossorigin=anonymous></script>
<script src=https://code.jquery.com/jquery-1.12.4.min.js integrity="sha256-ZosEbRLbNQzLpnKIkEdrPv7lOy9C27hHQ+Xp8a4MxAQ=" crossorigin=anonymous></script>
<script src=https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js integrity=sha384-Tc5IQib027qvyjSMfHjOMaLkfuWVxZxUPnCJA7l2mCWNIpG9mGCD8wGNIcPD7Txa crossorigin=anonymous></script>
<script src=https://assets.cdnweb.info/hugo/bh/js/main.js></script>
<script src=https://assets.cdnweb.info/hugo/bh/js/highlight.min.js></script>
<script>hljs.initHighlightingOnLoad()</script><script>$(document).ready(function(){$("pre.chroma").css("padding","0")})</script><script>renderMathInElement(document.body)</script><script src=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe.min.js integrity=sha384-QELNnmcmU8IR9ZAykt67vGr9/rZJdHbiWi64V88fCPaOohUlHCqUD/unNN0BXSqy crossorigin=anonymous></script>
<script src=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe-ui-default.min.js integrity=sha384-m67o7SkQ1ALzKZIFh4CiTA8tmadaujiTa9Vu+nqPSwDOqHrDmxLezTdFln8077+q crossorigin=anonymous></script><script src=https://assets.cdnweb.info/hugo/bh/js/load-photoswipe.js></script>
<script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>