# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001967227,C0,Backend_Bound,51.65,% Slots,,,,5.95,<==
1.001967227,C0,Backend_Bound.Memory_Bound,27.93,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.95,
1.001967227,C0,Backend_Bound.Core_Bound,23.72,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.95,
1.001967227,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.66,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001967227,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,52.05,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,
1.001967227,C0-T1,Backend_Bound.Core_Bound.Divider,44.30,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,5.99,
1.001967227,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,56.12,% Clocks,,,,5.6,
1.001967227,C1,Frontend_Bound,22.77,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.95,
1.001967227,C1,Backend_Bound,28.93,% Slots,,,,5.95,
1.001967227,C1,Backend_Bound.Memory_Bound,21.75,% Slots,,,,5.95,
1.001967227,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,78.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001967227,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,22.74,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,<==
1.001967227,C2,Frontend_Bound,38.31,% Slots,,,,5.96,
1.001967227,C2,Bad_Speculation,6.23,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.96,
1.001967227,C2,Backend_Bound,34.99,% Slots,,,,5.96,
1.001967227,C2,Frontend_Bound.Frontend_Latency,22.29,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,6.0,<==
1.001967227,C2,Backend_Bound.Memory_Bound,36.58,% Slots,,,,5.96,
1.001967227,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.001967227,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.001967227,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,72.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,
1.001967227,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,,6.0,<==
1.001967227,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,6.0,
1.001967227,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,21.65,% Stalls,,mem_uops_retired.all_stores:pp,,5.99,
1.001967227,C3,Bad_Speculation,10.43,% Slots,,,,5.95,
1.001967227,C3,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,This metric represents slots fraction the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,,5.95,
1.001967227,C3,Backend_Bound,40.76,% Slots,,,,5.95,
1.001967227,C3,Backend_Bound.Memory_Bound,59.89,% Slots,,,,5.95,
1.001967227,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.59,
1.001967227,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,103.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001967227,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.59,
2.020079728,C0,Backend_Bound,52.62,% Slots,,,,5.89,
2.020079728,C0,Backend_Bound.Memory_Bound,11.31,% Slots,,,,5.89,
2.020079728,C0,Backend_Bound.Core_Bound,41.31,% Slots,,,,5.89,<==
2.020079728,C0-T1,Backend_Bound.Core_Bound.Divider,58.78,% Clocks,,arith.divider_uops,,5.89,<==
2.020079728,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.62,% Clocks,,,,5.89,
2.020079728,C1,Frontend_Bound,25.98,% Slots,,,,5.89,
2.020079728,C1,Bad_Speculation,4.92,% Slots,,,,5.89,
2.020079728,C1,Backend_Bound,41.39,% Slots,,,,5.89,
2.020079728,C1,Retiring,16.61,% Slots,,,,5.89,
2.020079728,C1,Frontend_Bound.Frontend_Latency,15.59,% Slots,,rs_events.empty_end,,5.9,
2.020079728,C1,Backend_Bound.Memory_Bound,34.37,% Slots,,,,5.89,<==
2.020079728,C1,Retiring.Microcode_Sequencer,2.93,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,5.9,
2.020079728,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,,5.9,
2.020079728,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
2.020079728,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,,5.9,
2.020079728,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,,5.9,
2.020079728,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.45,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
2.020079728,C2,Frontend_Bound,28.83,% Slots,,,,5.89,
2.020079728,C2,Bad_Speculation,5.11,% Slots,,,,5.89,
2.020079728,C2,Backend_Bound,38.32,% Slots,,,,5.89,
2.020079728,C2,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,,5.9,
2.020079728,C2,Backend_Bound.Memory_Bound,32.93,% Slots,,,,5.89,<==
2.020079728,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,,5.89,
2.020079728,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
2.020079728,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.44,% Clocks,,,,5.89,
2.020079728,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
2.020079728,C3,Frontend_Bound,20.92,% Slots,,,,5.89,
2.020079728,C3,Backend_Bound,40.42,% Slots,,,,5.89,
2.020079728,C3,Backend_Bound.Memory_Bound,34.30,% Slots,,,,5.89,<==
3.070501447,C0,Backend_Bound,70.00,% Slots,,,,6.09,
3.070501447,C0,Retiring,20.99,% Slots,,,,6.09,
3.070501447,C0,Backend_Bound.Memory_Bound,63.75,% Slots,,,,5.71,
3.070501447,C0,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,,5.91,
3.070501447,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.12,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,99.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.98,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,70.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C1,Backend_Bound,47.88,% Slots,,,,6.09,
3.070501447,C1,Backend_Bound.Memory_Bound,40.22,% Slots,,,,5.71,
3.070501447,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,62.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,61.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C2,Backend_Bound,71.43,% Slots,,,,6.09,
3.070501447,C2,Retiring,19.65,% Slots,,,,6.09,
3.070501447,C2,Backend_Bound.Memory_Bound,61.89,% Slots,,,,5.71,
3.070501447,C2,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,,5.92,
3.070501447,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.35,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,71.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.97,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,92.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C3,Backend_Bound,68.78,% Slots,,,,6.09,
3.070501447,C3,Retiring,18.89,% Slots,,,,6.09,
3.070501447,C3,Backend_Bound.Memory_Bound,60.15,% Slots,,,,5.71,
3.070501447,C3,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,,5.92,
3.070501447,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.25,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,75.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.070501447,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.20,% Clocks,,idq.ms_switches,,5.71,
3.070501447,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,82.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
4.208977127,C0,Backend_Bound,54.94,% Slots,,,,5.62,
4.208977127,C0,Backend_Bound.Memory_Bound,49.04,% Slots,,,,5.62,
4.208977127,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,64.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,65.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C1,Backend_Bound,42.72,% Slots,,,,5.62,
4.208977127,C1,Backend_Bound.Memory_Bound,38.89,% Slots,,,,5.62,
4.208977127,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,77.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,54.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C2,Backend_Bound,53.19,% Slots,,,,5.62,
4.208977127,C2,Backend_Bound.Memory_Bound,47.43,% Slots,,,,5.62,
4.208977127,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,59.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,69.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.208977127,C3,Backend_Bound,68.09,% Slots,,,,5.62,
4.208977127,C3,Retiring,20.42,% Slots,,,,5.62,
4.208977127,C3,Backend_Bound.Memory_Bound,59.71,% Slots,,,,5.62,
4.208977127,C3,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,,5.78,
4.208977127,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,,5.97,
4.208977127,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,72.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
4.208977127,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.55,% Clocks,,idq.ms_switches,,5.97,
4.208977127,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,75.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
5.258979002,C0,Frontend_Bound,21.37,% Slots,,,,6.09,
5.258979002,C0,Backend_Bound,35.62,% Slots,,,,6.09,
5.258979002,C0,Backend_Bound.Memory_Bound,32.53,% Slots,,,,5.97,<==
5.258979002,C1,Frontend_Bound,21.17,% Slots,,,,6.09,
5.258979002,C1,Bad_Speculation,3.66,% Slots,,,,6.09,
5.258979002,C1,Backend_Bound,48.12,% Slots,,,,6.09,
5.258979002,C1,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,,6.09,
5.258979002,C1,Backend_Bound.Memory_Bound,52.52,% Slots,,,,5.98,
5.258979002,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,,5.72,
5.258979002,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
5.258979002,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,66.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
5.258979002,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.38,% Clocks,,,,5.72,
5.258979002,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,23.61,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
5.258979002,C2,Backend_Bound,47.33,% Slots,,,,6.09,
5.258979002,C2,Backend_Bound.Memory_Bound,39.47,% Slots,,,,5.98,
5.258979002,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,60.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
5.258979002,C3,Frontend_Bound,20.74,% Slots,,,,6.09,
5.258979002,C3,Backend_Bound,40.74,% Slots,,,,6.09,
5.258979002,C3,Backend_Bound.Memory_Bound,31.93,% Slots,,,,5.98,
5.258979002,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
6.313680651,C0,Frontend_Bound,29.45,% Slots,,,,5.68,<==
6.313680651,C0,Backend_Bound,29.14,% Slots,,,,5.68,
6.313680651,C0,Backend_Bound.Memory_Bound,34.56,% Slots,,,,5.68,
6.313680651,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,103.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,
6.313680651,C1,Frontend_Bound,27.65,% Slots,,,,5.68,
6.313680651,C1,Bad_Speculation,3.73,% Slots,,,,5.68,
6.313680651,C1,Backend_Bound,45.39,% Slots,,,,5.68,
6.313680651,C1,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,,5.69,
6.313680651,C1,Backend_Bound.Memory_Bound,49.72,% Slots,,,,5.68,
6.313680651,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,,6.06,
6.313680651,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
6.313680651,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,84.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
6.313680651,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,,6.06,
6.313680651,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.20,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
6.313680651,C2,Backend_Bound,37.88,% Slots,,,,5.68,
6.313680651,C2,Backend_Bound.Memory_Bound,38.04,% Slots,,,,5.68,
6.313680651,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,83.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
6.313680651,C3,Frontend_Bound,23.98,% Slots,,,,5.68,
6.313680651,C3,Backend_Bound,35.34,% Slots,,,,5.68,
6.313680651,C3,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,,5.7,
6.313680651,C3,Backend_Bound.Memory_Bound,35.98,% Slots,,,,5.68,
6.313680651,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,,6.07,
6.313680651,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
7.368826381,C0,Frontend_Bound,25.01,% Slots,,,,6.07,
7.368826381,C0,Backend_Bound,32.98,% Slots,,,,6.07,
7.368826381,C0,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,,6.06,
7.368826381,C0,Backend_Bound.Memory_Bound,33.88,% Slots,,,,6.05,
7.368826381,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,57.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
7.368826381,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.34,% Clocks,,,,5.73,
7.368826381,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.04,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
7.368826381,C1,Backend_Bound,30.00,% Slots,,,,6.07,
7.368826381,C1,Backend_Bound.Memory_Bound,26.57,% Slots,,,,6.06,
7.368826381,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,55.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
7.368826381,C2,Frontend_Bound,29.97,% Slots,,,,6.07,
7.368826381,C2,Bad_Speculation,6.29,% Slots,,,,6.07,
7.368826381,C2,Backend_Bound,48.33,% Slots,,,,6.07,
7.368826381,C2,Frontend_Bound.Frontend_Latency,25.47,% Slots,,rs_events.empty_end,,6.06,
7.368826381,C2,Backend_Bound.Memory_Bound,64.36,% Slots,,,,6.06,
7.368826381,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,,5.73,
7.368826381,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.04,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
7.368826381,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,70.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
7.368826381,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
7.368826381,C3,Frontend_Bound,29.89,% Slots,,,,6.07,
7.368826381,C3,Backend_Bound,27.29,% Slots,,,,6.07,
7.368826381,C3,Retiring,32.29,% Slots,,,,6.07,
7.368826381,C3,Frontend_Bound.Frontend_Latency,24.17,% Slots,,rs_events.empty_end,,6.06,
7.368826381,C3,Backend_Bound.Memory_Bound,25.65,% Slots,,,,6.06,
7.368826381,C3,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,,6.07,<==
7.368826381,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,,5.73,
7.368826381,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,,5.74,
7.368826381,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,
7.368826381,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.39,% Clocks,,,,5.73,
7.368826381,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,,5.74,
8.42317369,C0,Frontend_Bound,25.21,% Slots,,,,5.68,
8.42317369,C0,Backend_Bound,44.10,% Slots,,,,5.68,
8.42317369,C0,Frontend_Bound.Frontend_Latency,15.87,% Slots,,rs_events.empty_end,,5.69,
8.42317369,C0,Backend_Bound.Memory_Bound,47.63,% Slots,,,,5.68,
8.42317369,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,64.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
8.42317369,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,,6.01,
8.42317369,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
8.42317369,C1,Frontend_Bound,20.58,% Slots,,,,5.68,
8.42317369,C1,Backend_Bound,34.22,% Slots,,,,5.68,
8.42317369,C1,Backend_Bound.Memory_Bound,32.10,% Slots,,,,5.68,<==
8.42317369,C2,Frontend_Bound,20.18,% Slots,,,,5.68,
8.42317369,C2,Bad_Speculation,3.28,% Slots,,,,5.68,
8.42317369,C2,Backend_Bound,40.09,% Slots,,,,5.68,
8.42317369,C2,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,,5.69,
8.42317369,C2,Backend_Bound.Memory_Bound,33.61,% Slots,,,,5.68,
8.42317369,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,,6.01,
8.42317369,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
8.42317369,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,73.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
8.42317369,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,,6.01,
8.42317369,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
8.42317369,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,,idq.ms_switches,,6.01,
8.42317369,C3,Frontend_Bound,24.93,% Slots,,,,5.69,
8.42317369,C3,Backend_Bound,34.41,% Slots,,,,5.69,
8.42317369,C3,Backend_Bound.Memory_Bound,26.56,% Slots,,,,5.68,
8.42317369,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
9.472827514,C0,Backend_Bound,36.70,% Slots,,,,6.1,
9.472827514,C0,Backend_Bound.Memory_Bound,26.44,% Slots,,,,5.77,
9.472827514,C0,Backend_Bound.Core_Bound,10.27,% Slots,,,,5.77,
9.472827514,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,97.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
9.472827514,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,23.29,% Stalls,,mem_uops_retired.all_stores:pp,,5.72,<==
9.472827514,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,77.38,% Clocks,,,,6.09,
9.472827514,C1,Frontend_Bound,24.12,% Slots,,,,6.11,
9.472827514,C1,Backend_Bound,44.03,% Slots,,,,6.11,
9.472827514,C1,Backend_Bound.Memory_Bound,27.51,% Slots,,,,5.77,
9.472827514,C1,Backend_Bound.Core_Bound,16.52,% Slots,,,,5.77,
9.472827514,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,50.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
9.472827514,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,41.84,% Clocks,,,,6.09,
9.472827514,C2,Backend_Bound,37.81,% Slots,,,,6.1,
9.472827514,C2,Backend_Bound.Memory_Bound,26.55,% Slots,,,,5.77,
9.472827514,C2,Backend_Bound.Core_Bound,11.26,% Slots,,,,5.77,
9.472827514,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,56.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
9.472827514,C3,Frontend_Bound,24.57,% Slots,,,,6.1,
9.472827514,C3,Backend_Bound,33.94,% Slots,,,,6.1,
9.472827514,C3,Backend_Bound.Memory_Bound,30.38,% Slots,,,,5.77,
9.472827514,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,86.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
10.797071149,C0,Backend_Bound,34.04,% Slots,,,,5.74,
10.797071149,C0,Backend_Bound.Memory_Bound,36.10,% Slots,,,,5.74,<==
10.797071149,C1,Frontend_Bound,36.07,% Slots,,,,5.74,
10.797071149,C1,Backend_Bound,37.71,% Slots,,,,5.74,
10.797071149,C1,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,,5.74,
10.797071149,C1,Backend_Bound.Memory_Bound,32.75,% Slots,,,,5.74,
10.797071149,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,58.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
10.797071149,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,,6.05,
10.797071149,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
10.797071149,C2,Backend_Bound,41.58,% Slots,,,,5.74,
10.797071149,C2,Backend_Bound.Memory_Bound,42.54,% Slots,,,,5.74,<==
10.797071149,C3,Backend_Bound,40.22,% Slots,,,,5.74,
10.797071149,C3,Backend_Bound.Memory_Bound,31.43,% Slots,,,,5.74,
10.797071149,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,88.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
11.849030853,C0,Backend_Bound,41.73,% Slots,,,,6.09,
11.849030853,C0,Backend_Bound.Memory_Bound,30.50,% Slots,,,,5.71,<==
11.849030853,C0,Backend_Bound.Core_Bound,11.23,% Slots,,,,5.71,
11.849030853,C1,Frontend_Bound,32.59,% Slots,,,,6.08,
11.849030853,C1,Bad_Speculation,5.70,% Slots,,,,6.08,
11.849030853,C1,Backend_Bound,37.09,% Slots,,,,6.08,
11.849030853,C1,Retiring,16.35,% Slots,,,,6.08,
11.849030853,C1,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,,6.08,
11.849030853,C1,Backend_Bound.Memory_Bound,47.94,% Slots,,,,5.7,<==
11.849030853,C1,Retiring.Microcode_Sequencer,2.49,% Slots,,idq.ms_uops,,6.08,
11.849030853,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.55,% Clocks,,,,5.71,
11.849030853,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.86,% Clocks_Calculated,,br_misp_retired.all_branches,,5.97,
11.849030853,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,,5.71,
11.849030853,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.97,
11.849030853,C2,Backend_Bound,34.17,% Slots,,,,6.09,
11.849030853,C2,Backend_Bound.Memory_Bound,36.48,% Slots,,,,5.71,
11.849030853,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,40.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
11.849030853,C3,Frontend_Bound,31.87,% Slots,,,,6.08,
11.849030853,C3,Backend_Bound,33.68,% Slots,,,,6.08,
11.849030853,C3,Backend_Bound.Memory_Bound,27.48,% Slots,,,,5.71,
11.849030853,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,77.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
12.902934882,C0,Frontend_Bound,22.67,% Slots,,,,5.69,
12.902934882,C0,Backend_Bound,33.48,% Slots,,,,5.69,
12.902934882,C0,Backend_Bound.Memory_Bound,37.64,% Slots,,,,5.69,<==
12.902934882,C1,Backend_Bound,46.34,% Slots,,,,5.69,
12.902934882,C1,Backend_Bound.Memory_Bound,34.57,% Slots,,,,5.69,<==
12.902934882,C1,Backend_Bound.Core_Bound,11.78,% Slots,,,,5.69,
12.902934882,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.82,% Clocks,,,,5.69,
12.902934882,C2,Frontend_Bound,25.07,% Slots,,,,5.69,
12.902934882,C2,Bad_Speculation,3.66,% Slots,,,,5.69,
12.902934882,C2,Backend_Bound,54.00,% Slots,,,,5.69,
12.902934882,C2,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,,5.69,
12.902934882,C2,Backend_Bound.Memory_Bound,44.18,% Slots,,,,5.69,
12.902934882,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
12.902934882,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,56.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
12.902934882,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.13,% Clocks,,,,6.07,
12.902934882,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
12.902934882,C3,Frontend_Bound,22.74,% Slots,,,,5.69,
12.902934882,C3,Bad_Speculation,8.46,% Slots,,,,5.69,
12.902934882,C3,Backend_Bound,39.22,% Slots,,,,5.69,
12.902934882,C3,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,,5.69,
12.902934882,C3,Backend_Bound.Memory_Bound,30.03,% Slots,,,,5.69,<==
12.902934882,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,,6.08,
12.902934882,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.04,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
12.902934882,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
13.956712926,C0,Frontend_Bound,33.19,% Slots,,,,6.06,
13.956712926,C0,Bad_Speculation,5.49,% Slots,,,,6.06,
13.956712926,C0,Backend_Bound,44.56,% Slots,,,,6.06,
13.956712926,C0,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,,6.07,
13.956712926,C0,Backend_Bound.Memory_Bound,42.65,% Slots,,,,5.69,
13.956712926,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,,5.7,
13.956712926,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.14,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
13.956712926,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,83.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
13.956712926,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,,5.7,
13.956712926,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
13.956712926,C1,Frontend_Bound,29.45,% Slots,,,,6.06,
13.956712926,C1,Backend_Bound,33.84,% Slots,,,,6.06,
13.956712926,C1,Backend_Bound.Memory_Bound,28.47,% Slots,,,,5.69,
13.956712926,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,31.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
13.956712926,C2,Frontend_Bound,22.66,% Slots,,,,6.06,
13.956712926,C2,Backend_Bound,42.52,% Slots,,,,6.06,
13.956712926,C2,Backend_Bound.Memory_Bound,36.76,% Slots,,,,5.69,
13.956712926,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,82.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
13.956712926,C3,Backend_Bound,38.83,% Slots,,,,6.06,
13.956712926,C3,Backend_Bound.Memory_Bound,39.33,% Slots,,,,5.69,
13.956712926,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,48.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
15.009018395,C0,Frontend_Bound,26.15,% Slots,,,,5.7,
15.009018395,C0,Backend_Bound,41.69,% Slots,,,,5.7,
15.009018395,C0,Frontend_Bound.Frontend_Latency,16.11,% Slots,,rs_events.empty_end,,5.7,
15.009018395,C0,Backend_Bound.Memory_Bound,34.53,% Slots,,,,5.7,<==
15.009018395,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,,6.09,
15.009018395,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,,6.09,
15.009018395,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
15.009018395,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,73.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
15.009018395,C1,Backend_Bound,38.96,% Slots,,,,5.7,
15.009018395,C1,Backend_Bound.Memory_Bound,30.45,% Slots,,,,5.7,
15.009018395,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,86.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
15.009018395,C2,Frontend_Bound,28.36,% Slots,,,,5.7,
15.009018395,C2,Backend_Bound,39.56,% Slots,,,,5.7,
15.009018395,C2,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,,5.69,
15.009018395,C2,Backend_Bound.Memory_Bound,57.42,% Slots,,,,5.7,<==
15.009018395,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.13,% Clocks,,,,6.08,
15.009018395,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,30.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
15.009018395,C3,Backend_Bound,37.36,% Slots,,,,5.7,
15.009018395,C3,Backend_Bound.Memory_Bound,33.51,% Slots,,,,5.7,<==
16.064409142,C0,Backend_Bound,33.13,% Slots,,,,6.06,
16.064409142,C0,Backend_Bound.Memory_Bound,26.55,% Slots,,,,5.68,<==
16.064409142,C1,Frontend_Bound,21.57,% Slots,,,,6.06,
16.064409142,C1,Backend_Bound,37.53,% Slots,,,,6.06,
16.064409142,C1,Backend_Bound.Memory_Bound,39.54,% Slots,,,,5.69,
16.064409142,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,85.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
16.064409142,C2,Frontend_Bound,23.26,% Slots,,,,6.06,
16.064409142,C2,Backend_Bound,46.80,% Slots,,,,6.06,
16.064409142,C2,Retiring,32.65,% Slots,,,,6.06,
16.064409142,C2,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,,6.06,
16.064409142,C2,Backend_Bound.Memory_Bound,51.84,% Slots,,,,5.68,<==
16.064409142,C2,Retiring.Microcode_Sequencer,3.52,% Slots,,idq.ms_uops,,6.07,
16.064409142,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,,5.69,
16.064409142,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.29,% Clocks,,idq.ms_switches,,5.69,
16.064409142,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,,5.68,
16.064409142,C3,Frontend_Bound,22.79,% Slots,,,,6.07,
16.064409142,C3,Backend_Bound,45.09,% Slots,,,,6.07,
16.064409142,C3,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,,6.06,
16.064409142,C3,Backend_Bound.Memory_Bound,44.61,% Slots,,,,5.68,
16.064409142,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,,5.68,
16.064409142,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,61.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
16.064409142,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.50,% Clocks,,,,5.68,
16.064409142,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,,5.68,
16.341786804,C0,Frontend_Bound,29.37,% Slots,,,,5.77,
16.341786804,C0,Bad_Speculation,5.49,% Slots,,,,5.77,
16.341786804,C0,Backend_Bound,41.14,% Slots,,,,5.77,
16.341786804,C0,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,,5.78,
16.341786804,C0,Backend_Bound.Memory_Bound,40.66,% Slots,,,,5.77,
16.341786804,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,,5.77,
16.341786804,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
16.341786804,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,98.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
16.341786804,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.59,% Stalls,,mem_uops_retired.all_stores:pp,,5.76,
16.341786804,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.11,% Clocks,,,,5.77,
16.341786804,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
16.341786804,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,,5.77,
16.341786804,C1,Frontend_Bound,26.82,% Slots,,,,5.77,
16.341786804,C1,Backend_Bound,28.24,% Slots,,,,5.77,
16.341786804,C1,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,,5.77,
16.341786804,C1,Backend_Bound.Memory_Bound,32.35,% Slots,,,,5.77,<==
16.341786804,C1,Frontend_Bound.Frontend_Bandwidth.MITE,20.81,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,5.77,
16.341786804,C2,Backend_Bound,45.22,% Slots,,,,5.77,
16.341786804,C2,Backend_Bound.Memory_Bound,37.56,% Slots,,,,5.77,
16.341786804,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,55.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
16.341786804,C3,Frontend_Bound,23.88,% Slots,,,,5.77,
16.341786804,C3,Backend_Bound,36.97,% Slots,,,,5.77,
16.341786804,C3,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,,5.77,
16.341786804,C3,Backend_Bound.Memory_Bound,31.00,% Slots,,,,5.77,<==
16.341786804,C3,Frontend_Bound.Frontend_Bandwidth.MITE,27.65,% CoreClocks,,,,5.77,
16.341786804,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,66.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
