$date
	Fri Sep  8 06:38:44 2023
$end

$version
	Synopsys VCS version S-2021.09
$end

$timescale
	1ns
$end

$comment Csum: 1 849184a0de1e4432 $end


$scope module alu_tb $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 4 # sel [3:0] $end
$var wire 8 $ out [7:0] $end

$scope module a1 $end
$var wire 4 % sel [3:0] $end
$var wire 8 " a [7:0] $end
$var wire 8 & b [7:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
b00000000 !
b00000000 &
b11111111 $
b0000 %
b11111111 "
b0000 #
$end
#50
b11111111 !
b1111 %
b00001111 "
b00000000 $
#100
b11111111 "
