#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jul 15 11:37:40 2017
# Process ID: 16797
# Current directory: /home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1
# Command line: vivado -log sync_counter_PPS_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_counter_PPS_wrapper.tcl
# Log file: /home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/sync_counter_PPS_wrapper.vds
# Journal file: /home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sync_counter_PPS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top sync_counter_PPS_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16821 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.211 ; gain = 236.008 ; free physical = 459 ; free virtual = 13764
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_wrapper' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'sync_counter_PPS' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:14' bound to instance 'sync_counter_PPS_i' of component 'sync_counter_PPS' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:44]
INFO: [Synth 8-3491] module 'sync_counter_PPS_UART_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_UART_0_0_stub.vhdl:5' bound to instance 'UART_0' of component 'sync_counter_PPS_UART_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:200]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_UART_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_UART_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'sync_counter_PPS_counter_pps_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_counter_pps_0_0_stub.vhdl:5' bound to instance 'counter_pps_0' of component 'sync_counter_PPS_counter_pps_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:213]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_counter_pps_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_counter_pps_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sync_counter_PPS_display_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_display_0_0_stub.vhdl:5' bound to instance 'display_0' of component 'sync_counter_PPS_display_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:222]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_display_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_display_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sync_counter_PPS_fifo_generator_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_fifo_generator_0_0_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'sync_counter_PPS_fifo_generator_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:231]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_fifo_generator_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_fifo_generator_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'sync_counter_PPS_inputs_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_inputs_0_0_stub.vhdl:5' bound to instance 'inputs_0' of component 'sync_counter_PPS_inputs_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:242]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_inputs_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_inputs_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'sync_counter_PPS_mem_counter_0_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_mem_counter_0_0_stub.vhdl:5' bound to instance 'mem_counter_0' of component 'sync_counter_PPS_mem_counter_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:264]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_mem_counter_0_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_mem_counter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'sync_counter_PPS_system_ila_0' declared at '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_system_ila_0_stub.vhdl:5' bound to instance 'system_ila' of component 'sync_counter_PPS_system_ila_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:275]
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_system_ila_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/realtime/sync_counter_PPS_system_ila_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'sync_counter_PPS' (1#1) [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sync_counter_PPS_wrapper' (2#1) [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.680 ; gain = 276.477 ; free physical = 417 ; free virtual = 13721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.680 ; gain = 276.477 ; free physical = 417 ; free virtual = 13722
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_UART_0_0' instantiated as 'sync_counter_PPS_i/UART_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:200]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_counter_pps_0_0' instantiated as 'sync_counter_PPS_i/counter_pps_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:213]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_display_0_0' instantiated as 'sync_counter_PPS_i/display_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:222]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_fifo_generator_0_0' instantiated as 'sync_counter_PPS_i/fifo_generator_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:231]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_inputs_0_0' instantiated as 'sync_counter_PPS_i/inputs_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:242]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_mem_counter_0_0' instantiated as 'sync_counter_PPS_i/mem_counter_0' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:264]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_counter_PPS_system_ila_0' instantiated as 'sync_counter_PPS_i/system_ila' [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/hdl/sync_counter_PPS.vhd:275]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp/sync_counter_PPS_counter_pps_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/counter_pps_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp/sync_counter_PPS_counter_pps_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/counter_pps_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_2/sync_counter_PPS_display_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/display_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_2/sync_counter_PPS_display_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/display_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_3/sync_counter_PPS_mem_counter_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/mem_counter_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_3/sync_counter_PPS_mem_counter_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/mem_counter_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_4/sync_counter_PPS_UART_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/UART_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_4/sync_counter_PPS_UART_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/UART_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_5/sync_counter_PPS_fifo_generator_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/fifo_generator_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_5/sync_counter_PPS_fifo_generator_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/fifo_generator_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_6/sync_counter_PPS_inputs_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/inputs_0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_6/sync_counter_PPS_inputs_0_0_in_context.xdc] for cell 'sync_counter_PPS_i/inputs_0'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_7/sync_counter_PPS_system_ila_0_in_context.xdc] for cell 'sync_counter_PPS_i/system_ila'
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/.Xil/Vivado-16797-t440p/dcp_7/sync_counter_PPS_system_ila_0_in_context.xdc] for cell 'sync_counter_PPS_i/system_ila'
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sync_counter_PPS_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sync_counter_PPS_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.656 ; gain = 0.000 ; free physical = 256 ; free virtual = 13562
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 221 ; free virtual = 13545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 221 ; free virtual = 13545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/UART_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/counter_pps_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/inputs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/mem_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync_counter_PPS_i/system_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 221 ; free virtual = 13545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 221 ; free virtual = 13545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 213 ; free virtual = 13537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 191 ; free virtual = 13516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 191 ; free virtual = 13516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |sync_counter_PPS_UART_0_0           |         1|
|2     |sync_counter_PPS_counter_pps_0_0    |         1|
|3     |sync_counter_PPS_display_0_0        |         1|
|4     |sync_counter_PPS_fifo_generator_0_0 |         1|
|5     |sync_counter_PPS_inputs_0_0         |         1|
|6     |sync_counter_PPS_mem_counter_0_0    |         1|
|7     |sync_counter_PPS_system_ila_0       |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |sync_counter_PPS_UART_0_0_bbox           |     1|
|2     |sync_counter_PPS_counter_pps_0_0_bbox    |     1|
|3     |sync_counter_PPS_display_0_0_bbox        |     1|
|4     |sync_counter_PPS_fifo_generator_0_0_bbox |     1|
|5     |sync_counter_PPS_inputs_0_0_bbox         |     1|
|6     |sync_counter_PPS_mem_counter_0_0_bbox    |     1|
|7     |sync_counter_PPS_system_ila_0_bbox       |     1|
|8     |IBUF                                     |    11|
|9     |OBUF                                     |    19|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   267|
|2     |  sync_counter_PPS_i |sync_counter_PPS |   237|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 182 ; free virtual = 13506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1523.656 ; gain = 97.465 ; free physical = 173 ; free virtual = 13498
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.656 ; gain = 596.453 ; free physical = 173 ; free virtual = 13498
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1523.656 ; gain = 430.027 ; free physical = 166 ; free virtual = 13490
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora.baki7/lora_host_work/counter_PPS/counter_PPS.runs/synth_1/sync_counter_PPS_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1523.656 ; gain = 0.000 ; free physical = 164 ; free virtual = 13489
INFO: [Common 17-206] Exiting Vivado at Sat Jul 15 11:38:10 2017...
