

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_WEIGHTS_L'
================================================================
* Date:           Sun Nov  5 11:01:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_L  |      257|      257|         3|          1|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i16 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 7 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln36"   --->   Operation 9 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i62 %sext_ln36_read"   --->   Operation 10 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_5, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten24"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %bout"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index_i16"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i17"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i9 %indvar_flatten24" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 16 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%icmp_ln93 = icmp_eq  i9 %indvar_flatten24_load, i9 256" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 17 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%add_ln93_1 = add i9 %indvar_flatten24_load, i9 1" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 18 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc.i20, void %COL.preheader.exitStub" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 19 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln93 = store i9 %add_ln93_1, i9 %indvar_flatten24" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 20 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36_cast" [src/conv2.cpp:36]   --->   Operation 21 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%w2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w2_addr" [src/conv2.cpp:36]   --->   Operation 23 'read' 'w2_addr_read' <Predicate = (!icmp_ln93)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%loop_index_i16_load = load i7 %loop_index_i16"   --->   Operation 24 'load' 'loop_index_i16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bout_load = load i3 %bout" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 25 'load' 'bout_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %bout_load, i3 1" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 26 'add' 'add_ln93' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_WEIGHTS_L_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.77ns)   --->   "%exitcond3011500 = icmp_eq  i7 %loop_index_i16_load, i7 64"   --->   Operation 29 'icmp' 'exitcond3011500' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.36ns)   --->   "%select_ln93 = select i1 %exitcond3011500, i7 0, i7 %loop_index_i16_load" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 30 'select' 'select_ln93' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.20ns)   --->   "%select_ln93_1 = select i1 %exitcond3011500, i3 %add_ln93, i3 %bout_load" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 32 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln93" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_340 = trunc i3 %select_ln93_1" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 34 'trunc' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_340, i6 %empty" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast20 = zext i8 %tmp_s" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 36 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %p_cast20" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 37 'getelementptr' 'weight_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %w2_addr_read, i8 %weight_buffer_addr" [src/conv2.cpp:36]   --->   Operation 38 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 39 [1/1] (0.77ns)   --->   "%empty_341 = add i7 %select_ln93, i7 1" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 39 'add' 'empty_341' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %select_ln93_1, i3 %bout" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 40 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln93 = store i7 %empty_341, i7 %loop_index_i16" [src/conv2.cpp:93->src/conv2.cpp:38]   --->   Operation 41 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i17"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.203ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten24') [6]  (0.000 ns)
	'load' operation ('indvar_flatten24_load', src/conv2.cpp:93->src/conv2.cpp:38) on local variable 'indvar_flatten24' [15]  (0.000 ns)
	'add' operation ('add_ln93_1', src/conv2.cpp:93->src/conv2.cpp:38) [19]  (0.776 ns)
	'store' operation ('store_ln93', src/conv2.cpp:93->src/conv2.cpp:38) of variable 'add_ln93_1', src/conv2.cpp:93->src/conv2.cpp:38 on local variable 'indvar_flatten24' [39]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w2_addr', src/conv2.cpp:36) [16]  (0.000 ns)
	bus read operation ('w2_addr_read', src/conv2.cpp:36) on port 'w2' (src/conv2.cpp:36) [31]  (7.300 ns)

 <State 3>: 2.370ns
The critical path consists of the following:
	'load' operation ('loop_index_i16_load') on local variable 'loop_index_i16' [22]  (0.000 ns)
	'icmp' operation ('exitcond3011500') [27]  (0.773 ns)
	'select' operation ('select_ln93', src/conv2.cpp:93->src/conv2.cpp:38) [28]  (0.360 ns)
	'getelementptr' operation ('weight_buffer_addr', src/conv2.cpp:93->src/conv2.cpp:38) [36]  (0.000 ns)
	'store' operation ('store_ln36', src/conv2.cpp:36) of variable 'w2_addr_read', src/conv2.cpp:36 on array 'weight_buffer' [37]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
