<stg><name>Loop_loop3_proc</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="28" op_0_bw="32">
<![CDATA[
entry:0  %C_3 = alloca i28

]]></Node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="28" op_0_bw="32">
<![CDATA[
entry:1  %D = alloca i28

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2  %p_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:3  %p_read_5 = call i60 @_ssdm_op_Read.ap_auto.i60(i60 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="28" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4  %C = call i28 @_ssdm_op_PartSelect.i28.i60.i32.i32(i60 %p_read_5, i32 28, i32 55)

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="64">
<![CDATA[
entry:5  %D_3 = trunc i64 %p_read_4 to i28

]]></Node>
<StgValue><ssdm name="D_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:6  store i28 %D_3, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:7  store i28 %C, i28* %C_3

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_2_i = phi i5 [ 0, %entry ], [ %i, %loop3_end ]

]]></Node>
<StgValue><ssdm name="i_2_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln192 = icmp eq i5 %i_2_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_2_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln192, label %Loop_loop3_proc.exit, label %loop3_begin

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln192"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop3_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
loop3_begin:2  %C_3_load = load i28* %C_3

]]></Node>
<StgValue><ssdm name="C_3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
loop3_begin:3  %D_load = load i28* %D

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:4  %empty_67 = icmp eq i5 %i_2_i, 15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:5  %empty_68 = icmp eq i5 %i_2_i, 8

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:6  %empty_69 = or i1 %empty_68, %empty_67

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:7  %empty_70 = icmp eq i5 %i_2_i, 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:8  %empty_71 = or i1 %empty_70, %empty_69

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:9  %empty_72 = icmp eq i5 %i_2_i, 0

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:10  %empty_73 = or i1 %empty_72, %empty_71

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop3_begin:11  br i1 %empty_73, label %._crit_edge14.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="28">
<![CDATA[
:0  %trunc_ln203 = trunc i28 %C_3_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="28">
<![CDATA[
:1  %trunc_ln204 = trunc i28 %D_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %C_3_load, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:3  %C_1 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln203, i2 %tmp_6)

]]></Node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %D_load, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:5  %D_1 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln204, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="D_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
:6  store i28 %D_1, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
:7  store i28 %C_1, i28* %C_3

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
._crit_edge14.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %C_3_load, i32 27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge14.i:1  %trunc_ln197 = trunc i28 %C_3_load to i27

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
._crit_edge14.i:2  %C_2 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %trunc_ln197, i1 %tmp)

]]></Node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
._crit_edge14.i:3  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %D_load, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge14.i:4  %trunc_ln198 = trunc i28 %D_load to i27

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
._crit_edge14.i:5  %D_2 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %trunc_ln198, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="D_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
._crit_edge14.i:6  store i28 %D_2, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
._crit_edge14.i:7  store i28 %C_2, i28* %C_3

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.i:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln214 = zext i5 %i_2_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sub_key_addr = getelementptr inbounds [16 x i64]* %sub_key, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="sub_key_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
Loop_loop3_proc.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %C_3_load_1 = load i28* %C_3

]]></Node>
<StgValue><ssdm name="C_3_load_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1  %D_load_1 = load i28* %D

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="56" op_0_bw="56" op_1_bw="28" op_2_bw="28">
<![CDATA[
:2  %tmp_4 = call i56 @_ssdm_op_BitConcatenate.i56.i28.i28(i28 %C_3_load_1, i28 %D_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %sub_key_load = phi i64 [ 0, %2 ], [ %or_ln, %4 ]

]]></Node>
<StgValue><ssdm name="sub_key_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i = phi i6 [ 0, %2 ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:2  store i64 %sub_key_load, i64* %sub_key_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln216 = icmp eq i6 %j_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln216, label %loop3_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln218 = zext i6 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %PC2_addr = getelementptr [48 x i6]* @PC2, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="PC2_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6">
<![CDATA[
:2  %PC2_load = load i6* %PC2_addr, align 1

]]></Node>
<StgValue><ssdm name="PC2_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="63" op_0_bw="64">
<![CDATA[
:7  %trunc_ln218_1 = trunc i64 %sub_key_load to i63

]]></Node>
<StgValue><ssdm name="trunc_ln218_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop3_end:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
loop3_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6">
<![CDATA[
:2  %PC2_load = load i6* %PC2_addr, align 1

]]></Node>
<StgValue><ssdm name="PC2_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %sub_ln218 = sub i6 -8, %PC2_load

]]></Node>
<StgValue><ssdm name="sub_ln218"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="56" op_0_bw="6">
<![CDATA[
:4  %zext_ln218_1 = zext i6 %sub_ln218 to i56

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:5  %lshr_ln218 = lshr i56 %tmp_4, %zext_ln218_1

]]></Node>
<StgValue><ssdm name="lshr_ln218"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="56">
<![CDATA[
:6  %trunc_ln218 = trunc i56 %lshr_ln218 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:8  %or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln218_1, i1 %trunc_ln218)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
