verilog work "lab1.v"
