---
layout: post
title: "‡πÄ‡∏à‡∏≤‡∏∞‡∏•‡∏∂‡∏Å‡∏™‡∏°‡∏≠‡∏á‡∏Å‡∏• STM32: ‡∏ó‡∏≥‡∏Ñ‡∏ß‡∏≤‡∏°‡∏£‡∏π‡πâ‡∏à‡∏±‡∏Å‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏° Processor Core ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏†‡∏≤‡∏¢‡πÉ‡∏ô"
lang: th
ref: stm32_core_arch
permalink: /stm32-core-architecture/
description: "‡∏ú‡πà‡∏≤‡∏ï‡∏±‡∏î‡∏™‡∏°‡∏≠‡∏á‡∏ö‡∏≠‡∏£‡πå‡∏î STM32 ‡∏î‡∏π‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏Ç‡∏≠‡∏á ARM Cortex-M, ‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á Harvard, Pipeline ‡πÅ‡∏•‡∏∞‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î‡πÉ‡∏´‡πâ‡∏£‡∏µ‡∏î‡∏õ‡∏£‡∏∞‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡∏†‡∏≤‡∏û‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î"
image: assets/images/stm32-core-cover.jpg
tags: [STM32, Embedded Systems, ARM Cortex, Hardware Architecture]
---

<div class="adsense-slot"></div>

# ‡πÄ‡∏à‡∏≤‡∏∞‡∏•‡∏∂‡∏Å‡∏™‡∏°‡∏≠‡∏á‡∏Å‡∏• STM32: ‡∏ó‡∏≥‡∏Ñ‡∏ß‡∏≤‡∏°‡∏£‡∏π‡πâ‡∏à‡∏±‡∏Å‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏° Processor Core ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏†‡∏≤‡∏¢‡πÉ‡∏ô

‡∏™‡∏ß‡∏±‡∏™‡∏î‡∏µ‡∏Ñ‡∏£‡∏±‡∏ö‡πÄ‡∏´‡∏•‡πà‡∏≤ Maker ‡πÅ‡∏•‡∏∞ Embedded Developer ‡∏ó‡∏∏‡∏Å‡∏ó‡πà‡∏≤‡∏ô! ‡∏¢‡∏¥‡∏ô‡∏î‡∏µ‡∏ï‡πâ‡∏≠‡∏ô‡∏£‡∏±‡∏ö‡πÄ‡∏Ç‡πâ‡∏≤‡∏™‡∏π‡πà‡∏Ñ‡∏•‡∏≤‡∏™‡πÄ‡∏à‡∏≤‡∏∞‡∏•‡∏∂‡∏Å‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏Å‡∏±‡∏ö 123Microcontroller.com ‡∏Ñ‡∏£‡∏±‡∏ö

‡∏ß‡∏±‡∏ô‡∏ô‡∏µ‡πâ‡πÄ‡∏£‡∏≤‡∏à‡∏∞‡∏°‡∏≤ "‡∏ú‡πà‡∏≤‡∏ï‡∏±‡∏î‡∏™‡∏°‡∏≠‡∏á" ‡∏Ç‡∏≠‡∏á‡∏ö‡∏≠‡∏£‡πå‡∏î STM32 ‡∏Å‡∏±‡∏ô‡∏Ñ‡∏£‡∏±‡∏ö ‡∏´‡∏•‡∏≤‡∏¢‡∏Ñ‡∏ô‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î `main()` ‡∏ß‡∏ô‡∏•‡∏π‡∏õ‡πÑ‡∏õ‡∏°‡∏≤ ‡πÅ‡∏ï‡πà‡πÑ‡∏°‡πà‡πÄ‡∏Ñ‡∏¢‡∏£‡∏π‡πâ‡πÄ‡∏•‡∏¢‡∏ß‡πà‡∏≤‡∏Ç‡πâ‡∏≤‡∏á‡πÉ‡∏ô "‡∏Å‡πâ‡∏≠‡∏ô‡∏ã‡∏¥‡∏•‡∏¥‡∏Å‡∏≠‡∏ô" ‡∏™‡∏µ‡∏î‡∏≥‡πÜ ‡∏ô‡∏±‡πâ‡∏ô ‡∏°‡∏±‡∏ô‡∏°‡∏µ‡∏Å‡∏•‡πÑ‡∏Å‡∏Å‡∏≤‡∏£‡∏Ñ‡∏¥‡∏î‡πÅ‡∏•‡∏∞‡∏™‡∏±‡πà‡∏á‡∏Å‡∏≤‡∏£‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÑ‡∏£

‡∏à‡∏≤‡∏Å‡∏Å‡∏≠‡∏á‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£ Datasheet ‡πÅ‡∏•‡∏∞ Reference Manual ‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏≤‡∏°‡∏µ ‡∏ú‡∏°‡πÑ‡∏î‡πâ‡∏™‡∏£‡∏∏‡∏õ‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á "‡πÅ‡∏Å‡∏ô‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• (Processor Core)" ‡πÉ‡∏ô‡∏°‡∏∏‡∏°‡∏°‡∏≠‡∏á‡∏Ç‡∏≠‡∏á‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏≠‡∏≠‡∏Å‡∏°‡∏≤‡πÄ‡∏õ‡πá‡∏ô‡∏ö‡∏ó‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ó‡∏µ‡πà‡∏¢‡πà‡∏≠‡∏¢‡∏á‡πà‡∏≤‡∏¢‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î ‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ‡∏Ñ‡∏£‡∏±‡∏ö

**‡∏£‡∏∞‡∏î‡∏±‡∏ö‡∏Ñ‡∏ß‡∏≤‡∏°‡∏¢‡∏≤‡∏Å:** ‚≠ê‚≠ê‚≠ê (‡∏ó‡∏§‡∏©‡∏é‡∏µ‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡πÄ‡∏ä‡∏¥‡∏á‡∏•‡∏∂‡∏Å)
**‡πÄ‡∏ß‡∏•‡∏≤‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ:** 15 ‡∏ô‡∏≤‡∏ó‡∏µ

## 1. ‡πÅ‡∏Å‡∏ô‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡∏Ñ‡∏∑‡∏≠‡∏≠‡∏∞‡πÑ‡∏£? (The Heart of the Beast)

‡πÉ‡∏ô‡πÇ‡∏•‡∏Å‡∏Ç‡∏≠‡∏á STM32 ‡∏Ñ‡∏≥‡∏ß‡πà‡∏≤ "Core" ‡∏´‡∏£‡∏∑‡∏≠‡πÅ‡∏Å‡∏ô‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• ‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ‡∏´‡∏°‡∏≤‡∏¢‡∏ñ‡∏∂‡∏á‡∏ó‡∏±‡πâ‡∏á‡∏ï‡∏±‡∏ß‡∏ä‡∏¥‡∏õ‡∏ô‡∏∞‡∏Ñ‡∏£‡∏±‡∏ö ‡πÅ‡∏ï‡πà‡∏°‡∏±‡∏ô‡∏´‡∏°‡∏≤‡∏¢‡∏ñ‡∏∂‡∏á **ARM Cortex-M Processor** ‡∏ã‡∏∂‡πà‡∏á‡πÄ‡∏õ‡πá‡∏ô "‡∏û‡∏¥‡∏°‡∏û‡πå‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß" ‡∏ó‡∏µ‡πà‡∏ö‡∏£‡∏¥‡∏©‡∏±‡∏ó ST ‡∏ã‡∏∑‡πâ‡∏≠‡∏•‡∏¥‡∏Ç‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡πå‡∏°‡∏≤‡∏à‡∏≤‡∏Å‡∏ö‡∏£‡∏¥‡∏©‡∏±‡∏ó ARM Holdings ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏°‡∏≤‡πÉ‡∏™‡πà‡πÉ‡∏ô‡∏ä‡∏¥‡∏õ‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á‡∏≠‡∏µ‡∏Å‡∏ó‡∏µ

STM32 ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å‡πÉ‡∏ä‡πâ‡∏ï‡∏£‡∏∞‡∏Å‡∏π‡∏• **Cortex-M (Microcontroller Profile)** ‡∏ã‡∏∂‡πà‡∏á‡∏≠‡∏≠‡∏Å‡πÅ‡∏ö‡∏ö‡∏°‡∏≤‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏á‡∏≤‡∏ô Embedded ‡πÇ‡∏î‡∏¢‡πÄ‡∏â‡∏û‡∏≤‡∏∞ ‡πÇ‡∏î‡∏¢‡πÅ‡∏ö‡πà‡∏á‡∏£‡∏∏‡πà‡∏ô‡∏ï‡∏≤‡∏°‡∏Ñ‡∏ß‡∏≤‡∏°‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ:

* **Cortex-M0/M0+:** ‡∏ô‡πâ‡∏≠‡∏á‡πÄ‡∏•‡πá‡∏Å ‡πÄ‡∏ô‡πâ‡∏ô‡∏õ‡∏£‡∏∞‡∏´‡∏¢‡∏±‡∏î‡πÑ‡∏ü‡πÅ‡∏•‡∏∞‡∏£‡∏≤‡∏Ñ‡∏≤‡∏ñ‡∏π‡∏Å (‡πÄ‡∏à‡∏≠‡πÉ‡∏ô STM32F0, L0)
* **Cortex-M3:** ‡∏£‡∏∏‡πà‡∏ô‡∏û‡∏µ‡πà‡∏Ñ‡∏ô‡∏Å‡∏•‡∏≤‡∏á ‡∏™‡∏°‡∏î‡∏∏‡∏•‡∏î‡∏µ‡πÄ‡∏¢‡∏µ‡πà‡∏¢‡∏° (‡πÄ‡∏à‡∏≠‡πÉ‡∏ô STM32F1)
* **Cortex-M4:** ‡∏£‡∏∏‡πà‡∏ô‡∏≠‡∏±‡∏õ‡πÄ‡∏Å‡∏£‡∏î ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ñ‡∏ß‡∏≤‡∏°‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì‡πÄ‡∏•‡∏Ç‡∏ó‡∏®‡∏ô‡∏¥‡∏¢‡∏° (FPU) ‡πÅ‡∏•‡∏∞ DSP (‡πÄ‡∏à‡∏≠‡πÉ‡∏ô STM32F4, G4)
* **Cortex-M7:** ‡∏û‡∏µ‡πà‡πÉ‡∏´‡∏ç‡πà ‡∏ö‡πâ‡∏≤‡∏û‡∏•‡∏±‡∏á ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡πÄ‡∏£‡πá‡∏ß‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î (‡πÄ‡∏à‡∏≠‡πÉ‡∏ô STM32F7, H7)

## 2. ‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏°: ‡∏ñ‡∏ô‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏™‡∏≤‡∏¢‡πÑ‡∏°‡πà‡∏≠‡∏≤‡∏¢‡∏ó‡∏≥‡∏Å‡∏¥‡∏ô

‡∏ô‡∏µ‡πà‡∏Ñ‡∏∑‡∏≠‡∏Ñ‡∏ß‡∏≤‡∏°‡∏•‡∏±‡∏ö‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡πÉ‡∏´‡πâ STM32 (M3/M4/M7) ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤‡∏ä‡∏¥‡∏õ 8-bit ‡∏£‡∏∏‡πà‡∏ô‡πÄ‡∏Å‡πà‡∏≤‡πÜ ‡∏°‡∏´‡∏≤‡∏®‡∏≤‡∏•‡∏Ñ‡∏£‡∏±‡∏ö ‡∏ô‡∏±‡πà‡∏ô‡∏Ñ‡∏∑‡∏≠‡∏Å‡∏≤‡∏£‡∏ö‡∏£‡∏¥‡∏´‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£ "‡∏ñ‡∏ô‡∏ô" ‡∏´‡∏£‡∏∑‡∏≠ Bus ‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡∏Ç‡∏ô‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•

### Von Neumann vs. Harvard Architecture

* **Von Neumann (‡πÅ‡∏ö‡∏ö‡πÄ‡∏Å‡πà‡∏≤/M0):** ‡πÉ‡∏ä‡πâ‡∏ñ‡∏ô‡∏ô‡πÄ‡∏™‡πâ‡∏ô‡πÄ‡∏î‡∏µ‡∏¢‡∏ß (Bus) ‡∏ó‡∏±‡πâ‡∏á‡∏Ç‡∏ô‡∏™‡πà‡∏á "‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á" (Code) ‡πÅ‡∏•‡∏∞ "‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•" (Data) ‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏≠‡∏Ñ‡∏¥‡∏ß‡∏Å‡∏±‡∏ô ‡∏£‡∏ñ‡∏ï‡∏¥‡∏î!
* **Harvard Architecture (‡πÅ‡∏ö‡∏ö‡πÉ‡∏´‡∏°‡πà M3/M4):** ‡πÅ‡∏¢‡∏Å‡∏ñ‡∏ô‡∏ô‡∏Ç‡∏≤‡∏î‡∏à‡∏≤‡∏Å‡∏Å‡∏±‡∏ô!
    * **I-Code Bus:** ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏î‡∏∂‡∏á‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏à‡∏≤‡∏Å Flash ‡πÇ‡∏î‡∏¢‡πÄ‡∏â‡∏û‡∏≤‡∏∞
    * **D-Code Bus:** ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏î‡∏∂‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£‡∏à‡∏≤‡∏Å Memory
    * **System Bus:** ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ñ‡∏∏‡∏¢‡∏Å‡∏±‡∏ö Peripherals ‡∏ï‡πà‡∏≤‡∏á‡πÜ

![Harvard Architecture Diagram]({{ site.baseurl }}/assets/images/stm32-arch-diagram.jpg)

**‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå:** CPU ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ "‡∏≠‡πà‡∏≤‡∏ô‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ñ‡∏±‡∏î‡πÑ‡∏õ" ‡∏û‡∏£‡πâ‡∏≠‡∏°‡πÜ ‡∏Å‡∏±‡∏ö "‡∏ö‡∏±‡∏ô‡∏ó‡∏∂‡∏Å‡∏Ñ‡πà‡∏≤‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£" ‡πÑ‡∏î‡πâ‡πÉ‡∏ô‡πÄ‡∏ß‡∏•‡∏≤‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô (Simultaneous Access) ‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÑ‡∏î‡πâ‡πÄ‡∏ï‡πá‡∏°‡∏õ‡∏£‡∏∞‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡∏†‡∏≤‡∏û‡∏ó‡∏∏‡∏Å Clock Cycle

> **‡∏´‡∏°‡∏≤‡∏¢‡πÄ‡∏´‡∏ï‡∏∏:** ‡πÉ‡∏ô‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£‡∏£‡∏∞‡∏ö‡∏∏‡∏ß‡πà‡∏≤ Cortex-M0 (STM32F0) ‡∏¢‡∏±‡∏á‡πÉ‡∏ä‡πâ‡πÅ‡∏ö‡∏ö Von Neumann ‡∏≠‡∏¢‡∏π‡πà‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏•‡∏î‡∏Ç‡∏ô‡∏≤‡∏î‡∏ß‡∏á‡∏à‡∏£ ‡πÅ‡∏ï‡πà‡∏£‡∏∏‡πà‡∏ô M3/M4 ‡∏Ç‡∏∂‡πâ‡∏ô‡πÑ‡∏õ‡πÄ‡∏õ‡πá‡∏ô Harvard ‡∏´‡∏°‡∏î‡πÅ‡∏•‡πâ‡∏ß‡∏Ñ‡∏£‡∏±‡∏ö

## 3. ‡∏ó‡πà‡∏≠‡∏™‡πà‡∏á‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á (Pipeline): ‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô‡∏ú‡∏•‡∏¥‡∏ï 3 ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô

‡∏†‡∏≤‡∏¢‡πÉ‡∏ô Core ‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÇ‡∏õ‡πâ‡∏á‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏à‡∏ö ‡πÅ‡∏ï‡πà‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÄ‡∏õ‡πá‡∏ô‡∏™‡∏≤‡∏¢‡∏û‡∏≤‡∏ô‡∏Å‡∏≤‡∏£‡∏ú‡∏•‡∏¥‡∏ï (**Pipeline**) ‡πÅ‡∏ö‡∏ö 3 ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô (‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö M3/M4):

1.  **Fetch:** ‡πÑ‡∏õ‡∏´‡∏¢‡∏¥‡∏ö‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏°‡∏≤‡∏à‡∏≤‡∏Å Flash
2.  **Decode:** ‡πÅ‡∏õ‡∏•‡∏Ñ‡∏ß‡∏≤‡∏°‡∏´‡∏°‡∏≤‡∏¢‡∏ß‡πà‡∏≤‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ô‡∏µ‡πâ‡πÉ‡∏´‡πâ‡∏ó‡∏≥‡∏≠‡∏∞‡πÑ‡∏£ (‡∏ö‡∏ß‡∏Å, ‡∏•‡∏ö, ‡∏Å‡∏£‡∏∞‡πÇ‡∏î‡∏î)
3.  **Execute:** ‡∏•‡∏á‡∏°‡∏∑‡∏≠‡∏ó‡∏≥‡∏à‡∏£‡∏¥‡∏á (‡∏™‡∏±‡πà‡∏á ALU ‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì)

**‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:** ‡πÉ‡∏ô‡∏Ç‡∏ì‡∏∞‡∏ó‡∏µ‡πà‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ó‡∏µ‡πà 1 ‡∏Å‡∏≥‡∏•‡∏±‡∏á Execute, ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ó‡∏µ‡πà 2 ‡∏Å‡πá‡∏Å‡∏≥‡∏•‡∏±‡∏á‡∏ñ‡∏π‡∏Å Decode ‡πÅ‡∏•‡∏∞‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ó‡∏µ‡πà 3 ‡∏Å‡πá‡∏Å‡∏≥‡∏•‡∏±‡∏á‡∏ñ‡∏π‡∏Å Fetch ‡πÄ‡∏Ç‡πâ‡∏≤‡∏°‡∏≤ ‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏ó‡∏∏‡∏Å‡πÜ ‡∏à‡∏±‡∏á‡∏´‡∏ß‡∏∞‡∏ô‡∏≤‡∏¨‡∏¥‡∏Å‡∏≤ ‡∏°‡∏µ‡∏á‡∏≤‡∏ô‡πÄ‡∏™‡∏£‡πá‡∏à‡∏≠‡∏≠‡∏Å‡∏°‡∏≤‡∏ï‡∏•‡∏≠‡∏î‡πÄ‡∏ß‡∏•‡∏≤

*‡πÄ‡∏Å‡∏£‡πá‡∏î‡πÄ‡∏™‡∏£‡∏¥‡∏°: ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö Cortex-M7 ‡∏ô‡∏±‡πâ‡∏ô‡πÄ‡∏ó‡∏û‡∏Å‡∏ß‡πà‡∏≤‡∏°‡∏≤‡∏Å ‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡πÉ‡∏ä‡πâ Pipeline ‡∏ñ‡∏∂‡∏á 6 ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô ‡πÅ‡∏•‡∏∞‡πÄ‡∏õ‡πá‡∏ô‡πÅ‡∏ö‡∏ö Superscalar (‡∏ó‡∏≥ 2 ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ)*

## 4. ‡∏ä‡∏∏‡∏î‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á (Instruction Set): Thumb-2 Technology

‡∏ô‡∏µ‡πà‡∏Ñ‡∏∑‡∏≠‡∏û‡∏£‡∏∞‡πÄ‡∏≠‡∏Å‡∏Ç‡∏≠‡∏á ARM ‡∏Ñ‡∏£‡∏±‡∏ö! ‡∏™‡∏°‡∏±‡∏¢‡∏Å‡πà‡∏≠‡∏ô‡∏ä‡∏¥‡∏õ 32-bit ‡∏à‡∏∞‡∏Å‡∏¥‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏Å‡πá‡∏ö‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡πÄ‡∏¢‡∏≠‡∏∞‡∏°‡∏≤‡∏Å ‡πÅ‡∏ï‡πà Cortex-M ‡πÉ‡∏ä‡πâ‡πÄ‡∏ó‡∏Ñ‡πÇ‡∏ô‡πÇ‡∏•‡∏¢‡∏µ **Thumb-2**

**‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏à‡πã‡∏á:** ‡∏°‡∏±‡∏ô‡∏ú‡∏™‡∏°‡∏ú‡∏™‡∏≤‡∏ô‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏Ç‡∏ô‡∏≤‡∏î 16-bit (‡∏™‡∏±‡πâ‡∏ô‡∏Å‡∏∞‡∏ó‡∏±‡∏î‡∏£‡∏±‡∏î) ‡πÅ‡∏•‡∏∞ 32-bit (‡∏ó‡∏£‡∏á‡∏û‡∏•‡∏±‡∏á) ‡πÄ‡∏Ç‡πâ‡∏≤‡∏î‡πâ‡∏ß‡∏¢‡∏Å‡∏±‡∏ô‡πÉ‡∏ô‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡πÇ‡∏î‡∏¢‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥
**‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå:** ‡πÑ‡∏î‡πâ‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡πÅ‡∏ö‡∏ö 32-bit ‡πÅ‡∏ï‡πà‡∏Ç‡∏ô‡∏≤‡∏î‡πÑ‡∏ü‡∏•‡πå‡πÄ‡∏•‡πá‡∏Å‡πÄ‡∏Å‡∏∑‡∏≠‡∏ö‡πÄ‡∏ó‡πà‡∏≤ 16-bit (High Code Density)

<div class="adsense-slot"></div>

## 5. ‡∏≠‡∏≤‡∏ß‡∏∏‡∏ò‡∏•‡∏±‡∏ö: FPU (Floating Point Unit)

‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ä‡∏≤‡∏ß STM32F4 (Cortex-M4F) ‡πÄ‡∏£‡∏≤‡∏°‡∏µ‡∏Ç‡∏≠‡∏á‡∏î‡∏µ‡∏ó‡∏µ‡πà‡∏£‡∏∏‡πà‡∏ô F1 ‡πÑ‡∏°‡πà‡∏°‡∏µ ‡∏ô‡∏±‡πà‡∏ô‡∏Ñ‡∏∑‡∏≠ **Hardware FPU**

* **‡∏Ñ‡∏∑‡∏≠‡∏≠‡∏∞‡πÑ‡∏£:** ‡∏ß‡∏á‡∏à‡∏£‡∏û‡∏¥‡πÄ‡∏®‡∏©‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ñ‡∏¥‡∏î‡πÄ‡∏•‡∏Ç‡∏ó‡∏®‡∏ô‡∏¥‡∏¢‡∏° (`float`)
* **‡∏ó‡∏≥‡πÑ‡∏°‡∏ï‡πâ‡∏≠‡∏á‡∏°‡∏µ:** ‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏°‡∏µ FPU (‡πÄ‡∏ä‡πà‡∏ô‡πÉ‡∏ô M3) CPU ‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏£‡πâ‡∏≠‡∏¢‡∏ö‡∏£‡∏£‡∏ó‡∏±‡∏î‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏à‡∏≥‡∏•‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡∏ö‡∏ß‡∏Å‡πÄ‡∏•‡∏Ç‡∏ó‡∏®‡∏ô‡∏¥‡∏¢‡∏° ‡πÅ‡∏ï‡πà‡∏ñ‡πâ‡∏≤‡∏°‡∏µ FPU ‡∏°‡∏±‡∏ô‡∏™‡∏±‡πà‡∏á `VADD.F32` ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡πÄ‡∏î‡∏µ‡∏¢‡∏ß ‡∏à‡∏ö‡πÉ‡∏ô 1 Cycle!
* **‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô:** ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏õ‡∏¥‡∏î‡πÉ‡∏ä‡πâ‡πÉ‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î‡∏Å‡πà‡∏≠‡∏ô (‡∏õ‡∏Å‡∏ï‡∏¥ `SystemInit()` ‡∏ó‡∏≥‡πÉ‡∏´‡πâ) ‡πÅ‡∏•‡∏∞‡πÉ‡∏ô Compiler ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏•‡∏∑‡∏≠‡∏Å `-mfloat-abi=hard`

## 6. ‡∏Å‡∏≤‡∏£‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠: Bus Matrix ‡∏à‡∏£‡∏≤‡∏à‡∏£‡∏≠‡∏±‡∏à‡∏â‡∏£‡∏¥‡∏¢‡∏∞

‡πÄ‡∏õ‡∏£‡∏µ‡∏¢‡∏ö‡πÄ‡∏ó‡∏µ‡∏¢‡∏ö‡∏£‡∏∞‡∏ö‡∏ö‡∏†‡∏≤‡∏¢‡πÉ‡∏ô‡πÄ‡∏´‡∏°‡∏∑‡∏≠‡∏ô‡πÄ‡∏°‡∏∑‡∏≠‡∏á‡∏ó‡∏µ‡πà‡∏°‡∏µ‡∏ñ‡∏ô‡∏ô (Bus) ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô ‡πÇ‡∏î‡∏¢‡∏°‡∏µ **Bus Matrix** ‡πÄ‡∏õ‡πá‡∏ô‡∏ß‡∏á‡πÄ‡∏ß‡∏µ‡∏¢‡∏ô‡∏à‡∏£‡∏≤‡∏à‡∏£‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà

* **Masters (‡∏ú‡∏π‡πâ‡∏™‡∏±‡πà‡∏á‡∏Å‡∏≤‡∏£):** Core ‡πÅ‡∏•‡∏∞ DMA (Direct Memory Access)
* **Slaves (‡∏ú‡∏π‡πâ‡∏£‡∏±‡∏ö‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á):** Flash, SRAM, ‡πÅ‡∏•‡∏∞ Peripherals

**‡∏´‡∏ô‡πâ‡∏≤‡∏ó‡∏µ‡πà:** Bus Matrix ‡∏à‡∏∞‡∏Ñ‡∏≠‡∏¢‡∏™‡∏±‡∏ö‡∏£‡∏≤‡∏á ‡∏ñ‡πâ‡∏≤ Core ‡∏Ñ‡∏∏‡∏¢‡∏Å‡∏±‡∏ö Flash ‡πÅ‡∏•‡∏∞ DMA ‡∏Ñ‡∏∏‡∏¢‡∏Å‡∏±‡∏ö SRAM ‡∏°‡∏±‡∏ô‡∏à‡∏∞‡πÉ‡∏´‡πâ‡∏ó‡∏≥‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ‡πÄ‡∏•‡∏¢ ‡πÅ‡∏ï‡πà‡∏ñ‡πâ‡∏≤‡πÅ‡∏¢‡πà‡∏á‡∏Å‡∏±‡∏ô‡∏Ñ‡∏∏‡∏¢‡∏Å‡∏±‡∏ö SRAM ‡∏ï‡∏±‡∏ß Matrix ‡∏à‡∏∞‡∏à‡∏±‡∏î‡∏Ñ‡∏¥‡∏ß‡πÉ‡∏´‡πâ (Arbitration)

---

## ‡∏™‡∏£‡∏∏‡∏õ: ‡∏™‡∏¥‡πà‡∏á‡∏ó‡∏µ‡πà Developer ‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏π‡πâ (Verdict) üí°

1.  **‡πÄ‡∏•‡∏∑‡∏≠‡∏Å Data Type ‡πÉ‡∏´‡πâ‡∏ñ‡∏π‡∏Å:** ‡πÅ‡∏°‡πâ‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô 32-bit Core ‡πÅ‡∏ï‡πà‡∏Å‡∏≤‡∏£‡∏ö‡∏ß‡∏Å‡πÄ‡∏•‡∏Ç 8-bit, 16-bit, 32-bit ‡πÉ‡∏ä‡πâ‡πÄ‡∏ß‡∏•‡∏≤‡πÄ‡∏ó‡πà‡∏≤‡∏Å‡∏±‡∏ô (1 cycle) ‡πÄ‡∏û‡∏£‡∏≤‡∏∞ Register ‡∏†‡∏≤‡∏¢‡πÉ‡∏ô‡∏Å‡∏ß‡πâ‡∏≤‡∏á 32-bit ‡∏î‡∏±‡∏á‡∏ô‡∏±‡πâ‡∏ô‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏ï‡∏¥‡∏î‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á‡∏Ç‡∏ô‡∏≤‡∏î RAM ‡πÉ‡∏ä‡πâ `int32_t` ‡∏´‡∏£‡∏∑‡∏≠ `int` ‡πÑ‡∏õ‡πÄ‡∏•‡∏¢‡∏°‡∏±‡∏Å‡∏à‡∏∞‡πÄ‡∏£‡πá‡∏ß‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î‡∏Ñ‡∏£‡∏±‡∏ö
2.  **FPU ‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÄ‡∏≠‡∏á:** ‡∏≠‡∏¢‡πà‡∏≤‡∏•‡∏∑‡∏°‡πÄ‡∏õ‡∏¥‡∏î FPU ‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ Compiler ‡πÑ‡∏°‡πà‡∏á‡∏±‡πâ‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì‡∏ó‡∏®‡∏ô‡∏¥‡∏¢‡∏°‡∏à‡∏∞‡∏≠‡∏∑‡∏î‡∏°‡∏≤‡∏Å‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡πÑ‡∏õ‡πÉ‡∏ä‡πâ Software Library ‡πÅ‡∏ó‡∏ô
3.  **‡∏£‡∏∞‡∏ß‡∏±‡∏á‡∏Ñ‡∏≠‡∏Ç‡∏ß‡∏î:** ‡πÅ‡∏°‡πâ Core ‡∏à‡∏∞‡πÄ‡∏£‡πá‡∏ß‡∏°‡∏≤‡∏Å ‡πÅ‡∏ï‡πà‡∏ñ‡πâ‡∏≤ Flash ‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÉ‡∏´‡πâ‡πÑ‡∏°‡πà‡∏ó‡∏±‡∏ô (Flash Latency) ‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡∏Å‡πá‡∏ï‡∏Å‡πÑ‡∏î‡πâ ‡∏î‡∏±‡∏á‡∏ô‡∏±‡πâ‡∏ô‡∏≠‡∏¢‡πà‡∏≤‡∏•‡∏∑‡∏°‡πÄ‡∏õ‡∏¥‡∏î **ART Accelerator (Cache)** ‡∏Ç‡∏≠‡∏á STM32F4 ‡πÄ‡∏™‡∏°‡∏≠‡∏Ñ‡∏£‡∏±‡∏ö

‡∏´‡∏ß‡∏±‡∏á‡∏ß‡πà‡∏≤‡∏ö‡∏ó‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ô‡∏µ‡πâ‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏Ñ‡∏∏‡∏ì‡∏°‡∏≠‡∏á‡πÄ‡∏´‡πá‡∏ô‡∏†‡∏≤‡∏û "‡∏´‡∏±‡∏ß‡πÉ‡∏à" ‡∏ó‡∏µ‡πà‡πÄ‡∏ï‡πâ‡∏ô‡∏≠‡∏¢‡∏π‡πà‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î STM32 ‡∏Ç‡∏≠‡∏á‡∏Ñ‡∏∏‡∏ì‡∏ä‡∏±‡∏î‡πÄ‡∏à‡∏ô‡∏Ç‡∏∂‡πâ‡∏ô‡∏ô‡∏∞‡∏Ñ‡∏£‡∏±‡∏ö! üöÄ