# Note on Padder SHA3

I want to utilize SHA3 Verilog implementation from [FreeCores / OpenCores](https://github.com/freecores/sha3). This is my note on the testbench of [padder code](https://github.com/freecores/sha3/blob/master/low_throughput_core/rtl/padder.v).

```
// tb_padder.v

```