# Cpu_verilog
course project
CPU 5级流水线verilog实现
