#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 11 16:23:59 2018
# Process ID: 3264
# Current directory: C:/Users/84546/Desktop/main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3472 C:\Users\84546\Desktop\main\HDMI_output_test.xpr
# Log file: C:/Users/84546/Desktop/main/vivado.log
# Journal file: C:/Users/84546/Desktop/main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84546/Desktop/main/HDMI_output_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 882.922 ; gain = 156.984
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1584.988 ; gain = 654.602
set_property PROGRAM.FILE {C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/Logic_Show_Top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/Logic_Show_Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_bd_design {C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - title
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ansa
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ansb
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ansc
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - hard
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ans
Successfully read diagram <romset> from BD file <C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/xxx/title.coe}] [get_bd_cells title]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/xxx/title.coe' provided. It will be converted relative to IP Instance files '../../../../xxx/title.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd> 
make_wrapper -files [get_files C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd] -top
Wrote  : <C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd> 
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/synth/romset.v
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/sim/romset.v
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/hdl/romset_wrapper.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84546/Desktop/main/HDMI_output_test.runs/synth_1

reset_run romset_dist_mem_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84546/Desktop/main/HDMI_output_test.runs/romset_dist_mem_gen_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'romset.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/synth/romset.v
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/sim/romset.v
VHDL Output written to : C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/hdl/romset_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block title .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ansa .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ansb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ansc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hard .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ans .
Exporting to file C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/hw_handoff/romset.hwh
Generated Block Design Tcl file C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/hw_handoff/romset_bd.tcl
Generated Hardware Definition File C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/synth/romset.hwdef
[Tue Sep 11 16:31:02 2018] Launched romset_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
romset_dist_mem_gen_0_0_synth_1: C:/Users/84546/Desktop/main/HDMI_output_test.runs/romset_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/84546/Desktop/main/HDMI_output_test.runs/synth_1/runme.log
[Tue Sep 11 16:31:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/Logic_Show_Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/Logic_Show_Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84546/Desktop/main/HDMI_output_test.runs/impl_1/Logic_Show_Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
open_bd_design {C:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/romset/romset.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 16:54:39 2018...
