

================================================================
== Vitis HLS Report for 'load_mlp_weight_vector'
================================================================
* Date:           Mon Apr 12 16:08:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      305|      305|  3.050 us|  3.050 us|  305|  305|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1  |      300|      300|         2|          1|          1|   300|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       37|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_10ns_10ns_18_4_1_U62  |mul_mul_10ns_10ns_18_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_90_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln77_fu_106_p2                |         +|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_96_p2                |      icmp|   0|  0|  11|           9|           9|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          42|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  14|          3|    1|          3|
    |d_out_blk_n                |   9|          2|    1|          2|
    |i_reg_75                   |   9|          2|    9|         18|
    |mlp_1_weight_vector_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  87|         18|   14|         34|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_75                 |   9|   0|    9|          0|
    |icmp_ln74_reg_137        |   1|   0|    1|          0|
    |mul_ln74_reg_127         |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector|  return value|
|mlp_1_weight_vector_din     |  out|   32|     ap_fifo|     mlp_1_weight_vector|       pointer|
|mlp_1_weight_vector_full_n  |   in|    1|     ap_fifo|     mlp_1_weight_vector|       pointer|
|mlp_1_weight_vector_write   |  out|    1|     ap_fifo|     mlp_1_weight_vector|       pointer|
|d_out_dout                  |   in|   10|     ap_fifo|                   d_out|       pointer|
|d_out_empty_n               |   in|    1|     ap_fifo|                   d_out|       pointer|
|d_out_read                  |  out|    1|     ap_fifo|                   d_out|       pointer|
|mlp_1_weights_V_address0    |  out|   18|   ap_memory|         mlp_1_weights_V|         array|
|mlp_1_weights_V_ce0         |  out|    1|   ap_memory|         mlp_1_weights_V|         array|
|mlp_1_weights_V_q0          |   in|   32|   ap_memory|         mlp_1_weights_V|         array|
+----------------------------+-----+-----+------------+------------------------+--------------+

