<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcu280-fsvh2892-2L-e" LaunchTime="1698298224">
  <File Type="VDS-TIMING-PB" Name="Dist1X16_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Dist1X16_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="Dist1X16.dcp"/>
  <File Type="REPORTS-TCL" Name="Dist1X16_reports.tcl"/>
  <File Type="PA-TCL" Name="Dist1X16.tcl"/>
  <File Type="RDS-RDS" Name="Dist1X16.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="Dist1X16_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="Dist1X16_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Dist1X16_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Dist1X4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Dist1X16.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Dist1X16"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_AlternateRoutability" Flow="Vivado Synthesis 2020">
      <Desc>Performs optimizations which creates alternative logic technology mapping, including disabling LUT combining, forcing F7/F8/F9 to logic, increasing the threshold of shift register inference.</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="Directive">3</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ShregMinSize">10</Option>
    </Step>
  </Strategy>
</GenRun>
