Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Mon Nov 18 19:03:24 2024
| Host             : DESKTOP-DVFFB09 running 64-bit major release  (build 9200)
| Command          : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
| Design           : xilinx_dma_pcie_ep
| Device           : xcu280-fsvh2892-2L-e-es1
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.324       |
|   FPGA Power (W)         | 11.075       |
|   HBM Power (W)          | 0.249        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.960        |
| Device Static (W)        | 3.364        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 95.1         |
| Junction Temperature (C) | 29.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.617 |       56 |       --- |             --- |
| CLB Logic                |     0.312 |   154249 |       --- |             --- |
|   LUT as Logic           |     0.218 |    54358 |   1303680 |            4.17 |
|   LUT as Distributed RAM |     0.043 |     2110 |    600960 |            0.35 |
|   LUT as Shift Register  |     0.025 |     3946 |    600960 |            0.66 |
|   Register               |     0.023 |    69986 |   2607360 |            2.68 |
|   CARRY8                 |     0.002 |      719 |    162960 |            0.44 |
|   Others                 |     0.000 |     4535 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      978 |   1303680 |            0.08 |
| Signals                  |     0.483 |   123374 |       --- |             --- |
| Block RAM                |     1.191 |    523.5 |      2016 |           25.97 |
| DSPs                     |     0.002 |        6 |      9024 |            0.07 |
| I/O                      |     0.006 |        1 |       624 |            0.16 |
| GTY                      |     4.812 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     3.364 |          |           |                 |
| Total                    |    11.324 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     5.706 |       4.251 |      1.455 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.254 |       0.001 |      0.253 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.180 |       0.145 |      0.035 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.814 |       0.000 |      0.814 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.038 |       0.003 |      0.035 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.083 |       0.000 |      0.083 |       NA    | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.081 |       0.000 |      0.081 |       NA    | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.864 |       0.826 |      0.038 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     2.773 |       2.755 |      0.018 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                      | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Domain                                                                                                                                                                                                                                                                                                                                                                                                                                                | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_1                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_2                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                                                                                                    |            50.0 |
| pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |             4.0 |
| sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                             |            10.0 |
| user_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |             4.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |          1000.0 |
| xdma_u280_official_pcie4c_ip_gt_top_i_n_116                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                |             8.0 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| xilinx_dma_pcie_ep        |     7.960 |
|   dbg_hub                 |     0.005 |
|     inst                  |     0.005 |
|       BSCANID.u_xsdbm_id  |     0.005 |
|   xdma_app_i              |     0.821 |
|     fifo_generator_0_inst |     0.047 |
|       U0                  |     0.047 |
|     ila_0_inst            |     0.607 |
|       inst                |     0.607 |
|     inst_xpu_rx           |     0.073 |
|       csma_ca_inst        |     0.003 |
|       tx_control_i        |     0.069 |
|     inst_xpu_tx           |     0.073 |
|       csma_ca_inst        |     0.003 |
|       tx_control_i        |     0.069 |
|     rxpu_delay_inst       |     0.014 |
|     rxpu_parser_inst      |     0.004 |
|     txpu_delay_inst       |     0.001 |
|   xdma_u280_official_i    |     7.129 |
|     inst                  |     7.129 |
|       pcie4c_ip_i         |     6.147 |
|       ram_top             |     0.315 |
|       udma_wrapper        |     0.666 |
+---------------------------+-----------+


