// Seed: 93069066
module module_0;
  bit  id_1;
  wire id_2;
  always id_1 <= ~(1) - -1;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    id_5 = -1,
    output supply0 id_2,
    input uwire id_3
);
  final begin : LABEL_0
    if (-1) assign id_2 = 1'b0;
  end
  if (id_5) wire id_6, id_7;
  else wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_9 = {1, 'h0, id_7, id_8};
  module_0 modCall_1 ();
  localparam id_10 = id_3;
  nor primCall (id_1, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
