Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: teste.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "teste.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "teste"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : teste
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Dell/Documents/aprender vhdl/creating_matrix_and_operating/teste.vhd" in Library work.
Entity <teste> compiled.
Entity <teste> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <teste> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <teste> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "C:/Users/Dell/Documents/aprender vhdl/creating_matrix_and_operating/teste.vhd" line 41: Instantiating black box module <image1>.
WARNING:Xst:2211 - "C:/Users/Dell/Documents/aprender vhdl/creating_matrix_and_operating/teste.vhd" line 47: Instantiating black box module <image2>.
Entity <teste> analyzed. Unit <teste> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <teste>.
    Related source file is "C:/Users/Dell/Documents/aprender vhdl/creating_matrix_and_operating/teste.vhd".
WARNING:Xst:646 - Signal <data_out_ram> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/Users/Dell/Documents/aprender vhdl/creating_matrix_and_operating/teste.vhd" line 76: The result of a 32x3-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit up counter for signal <addr_ram>.
    Found 4-bit adder for signal <addr_ram$add0000> created at line 76.
    Found 32x3-bit multiplier for signal <addr_ram$mult0001> created at line 76.
    Found 4-bit up counter for signal <addr_rom>.
    Found 32-bit up counter for signal <col_index>.
    Found 8-bit register for signal <data_in_ram>.
    Found 1-bit register for signal <done>.
    Found 32-bit up counter for signal <row_index>.
    Found 1-bit register for signal <wr_enable<0>>.
    Summary:
	inferred   4 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <teste> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 3
 1-bit register                                        : 2
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch done hinder the constant cleaning in the block teste.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch done hinder the constant cleaning in the block teste.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <Mmult_addr_ram_mult00011> of sequential type is unconnected in block <teste>.
WARNING:Xst:2170 - Unit teste : the following signal(s) form a combinatorial loop: clk.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk:clk'
Last warning will be issued only once.

Optimizing unit <teste> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block teste, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : teste.ngr
Top Level Output File Name         : teste
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 0

Cell Usage :
# BELS                             : 247
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 62
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 22
#      LUT4_D                      : 1
#      MUXCY                       : 78
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 82
#      FDE_1                       : 9
#      FDR                         : 7
#      FDR_1                       : 1
#      FDRE                        : 64
#      FDRS                        : 1
# MULTs                            : 1
#      MULT18X18SIO                : 1
# Others                           : 2
#      image1                      : 1
#      image2                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       88  out of   4656     1%  
 Number of Slice Flip Flops:             82  out of   9312     0%  
 Number of 4 input LUTs:                100  out of   9312     1%  
 Number of IOs:                           0
 Number of bonded IOBs:                   0  out of    232     0%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clk_INV_0:O)                   | NONE(*)(done)          | 82    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.921ns (Maximum Frequency: 77.393MHz)
   Minimum input arrival time before clock: 0.728ns
   Maximum output required time after clock: 1.224ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.921ns (frequency: 77.393MHz)
  Total number of paths / destination ports: 5434 / 219
-------------------------------------------------------------------------
Delay:               6.461ns (Levels of Logic = 11)
  Source:            row_index_7 (FF)
  Destination:       done (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: row_index_7 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  row_index_7 (row_index_7)
     LUT2:I0->O            1   0.704   0.000  done_not0001_wg_lut<0> (done_not0001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  done_not0001_wg_cy<0> (done_not0001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<1> (done_not0001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<2> (done_not0001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<3> (done_not0001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<4> (done_not0001_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<5> (done_not0001_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  done_not0001_wg_cy<6> (done_not0001_wg_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  done_not0001_wg_cy<7> (done_not0001_wg_cy<7>)
     LUT4:I3->O            1   0.704   0.000  done_not0001_wg_cy<8>_G (N22)
     MUXF5:I1->O          33   0.321   1.263  done_not0001_wg_cy<8> (done_not0001)
     FDE_1:CE                  0.555          done
    ----------------------------------------
    Total                      6.461ns (4.152ns logic, 2.309ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.728ns (Levels of Logic = 0)
  Source:            image_rom:douta<0> (PAD)
  Destination:       data_in_ram_0 (FF)
  Destination Clock: clk rising

  Data Path: image_rom:douta<0> to data_in_ram_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    image1:douta<0>        1   0.000   0.420  image_rom (data_rom<0>)
     FDE_1:D                   0.308          data_in_ram_0
    ----------------------------------------
    Total                      0.728ns (0.308ns logic, 0.420ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.224ns (Levels of Logic = 0)
  Source:            addr_ram_0 (FF)
  Destination:       image_ram:addra<0> (PAD)
  Source Clock:      clk falling

  Data Path: addr_ram_0 to image_ram:addra<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  addr_ram_0 (addr_ram_0)
    image2:addra<0>            0.000          image_ram
    ----------------------------------------
    Total                      1.224ns (0.591ns logic, 0.633ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 

Total memory usage is 4536456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

