#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 31 19:15:04 2023
# Process ID: 17288
# Current directory: D:/VivadoProjects/Lab2_JSTK2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5124 D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.xpr
# Log file: D:/VivadoProjects/Lab2_JSTK2/vivado.log
# Journal file: D:/VivadoProjects/Lab2_JSTK2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Utente/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14096-DESKTOP-RQ7T8LQ/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.488 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Adding component instance block -- xilinx.com:module_ref:jstk_uart_bridge:1.0 - jstk_uart_bridge_0
Successfully read diagram <design_1> from block design file <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.488 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd:70]
update_module_reference design_1_digilent_jstk2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
Upgrading 'D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_digilent_jstk2_0_0 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_digilent_jstk2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
Upgrading 'D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_digilent_jstk2_0_0 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-736] The current top specification, "ipi_axis_lw_spi_master", does not uniquely identify a single design element. Using "ipi_axis_lw_spi_master" (Architecture: Behavioral, Library: xil_defaultlib, File: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ipi_axis_lw_spi_master(Behavioral)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 41 of file D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd
Duplicate found in file D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/compagni/Lab2_JSTK/Lab2_JSTK.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd
[Fri Mar 31 21:48:47 2023] Launched synth_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.488 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.488 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'axis_lw_spi_master' instantiated as 'inst_axis_lw_spi_master' [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd:73]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1349.758 ; gain = 95.270
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/AXI4Stream_UART_v1_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd] -no_script -reset -force -quiet
remove_files  {D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/AXI4Stream_UART_v1_0.vhd D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/compagni/Lab2_JSTK/Lab2_JSTK.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd] -no_script -reset -force -quiet
remove_files  D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/compagni/Lab2_JSTK/Lab2_JSTK.srcs/sources_1/imports/hdl/ipi_axis_lw_spi_master.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0 .
Exporting to file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_AXI4Stream_UART_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi4stream_spi_master_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_0_0
[Fri Mar 31 21:54:02 2023] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_jstk_uart_bridge_0_0_synth_1, design_1_axi4stream_spi_master_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_digilent_jstk2_0_0_synth_1, design_1_AXI4Stream_UART_0_0_synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_jstk_uart_bridge_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_jstk_uart_bridge_0_0_synth_1/runme.log
design_1_axi4stream_spi_master_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_axi4stream_spi_master_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_digilent_jstk2_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_digilent_jstk2_0_0_synth_1/runme.log
design_1_AXI4Stream_UART_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_AXI4Stream_UART_0_0_synth_1/runme.log
[Fri Mar 31 21:54:02 2023] Launched synth_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1392.180 ; gain = 2.523
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1441.355 ; gain = 18.082
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0.dcp' for cell 'design_1_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0.dcp' for cell 'design_1_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0.dcp' for cell 'design_1_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_jstk_uart_bridge_0_0/design_1_jstk_uart_bridge_0_0.dcp' for cell 'design_1_i/jstk_uart_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1441.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_UART_0/U0'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1975.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.980 ; gain = 534.625
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_M_0_io0_io SPI_M_0_io1_io SPI_M_0_sck_io SPI_M_0_ss_io]]
place_ports SPI_M_0_io0_io J1
place_ports SPI_M_0_io1_io L2
place_ports SPI_M_0_sck_io J2
place_ports SPI_M_0_ss_io G2
file mkdir D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new
close [ open D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new/synth.xdc w ]
add_files -fileset constrs_1 D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new/synth.xdc
set_property target_constrs_file D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new/synth.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 31 22:11:00 2023] Launched synth_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
[Fri Mar 31 22:11:00 2023] Launched impl_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0.dcp' for cell 'design_1_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0.dcp' for cell 'design_1_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0.dcp' for cell 'design_1_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_jstk_uart_bridge_0_0/design_1_jstk_uart_bridge_0_0.dcp' for cell 'design_1_i/jstk_uart_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1994.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_UART_0/U0'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new/synth.xdc]
Finished Parsing XDC File [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/constrs_1/new/synth.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2081.797 ; gain = 93.281
CRITICAL WARNING: [HDL 9-806] Syntax error near "next_state". [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd:95]
CRITICAL WARNING: [HDL 9-806] Syntax error near "next_state". [D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd:95]
update_module_reference design_1_digilent_jstk2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
Upgrading 'D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_digilent_jstk2_0_0 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2081.797 ; gain = 0.000
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 31 22:28:58 2023] Launched design_1_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_digilent_jstk2_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_digilent_jstk2_0_0_synth_1/runme.log
synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
[Fri Mar 31 22:28:58 2023] Launched impl_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2081.797 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.c_sclkfreq {5000}] [get_bd_cells axi4stream_spi_master_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi4stream_spi_master_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
Exporting to file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 31 22:37:13 2023] Launched design_1_axi4stream_spi_master_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi4stream_spi_master_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_axi4stream_spi_master_0_0_synth_1/runme.log
synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
[Fri Mar 31 22:37:13 2023] Launched impl_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/impl_1/runme.log
update_module_reference design_1_digilent_jstk2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
Upgrading 'D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_digilent_jstk2_0_0 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
regenerate_bd_layout
save_bd_design
Wrote  : <D:\VivadoProjects\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 31 22:43:57 2023] Launched design_1_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_digilent_jstk2_0_0_synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/design_1_digilent_jstk2_0_0_synth_1/runme.log
synth_1: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/synth_1/runme.log
[Fri Mar 31 22:43:57 2023] Launched impl_1...
Run output will be captured here: D:/VivadoProjects/Lab2_JSTK2/Lab2_JSTK2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2081.797 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 22:52:25 2023...
