
# (C) 2001-2019 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and 
# other software and tools, and its AMPP partner logic functions, and 
# any output files any of the foregoing (including device programming 
# or simulation files), and any associated documentation or information 
# are expressly subject to the terms and conditions of the Intel 
# Program License Subscription Agreement, Intel MegaCore Function 
# License Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Intel and sold by Intel 
# or its authorized distributors. Please refer to the applicable 
# agreement for further details.

# ACDS 17.1.2 304 linux 2019.05.31.10:52:24

# ----------------------------------------
# ncsim - auto-generated simulation script

# ----------------------------------------
# This script provides commands to simulate the following IP detected in
# your Quartus project:
#     altera_eth_10gbaser_phy.altera_eth_10gbaser_phy
#     address_decode_tx_sc_fifo_1.address_decode_tx_sc_fifo_1
#     address_decode_tx_xcvr_half_clk.address_decode_tx_xcvr_half_clk
#     address_decode_mm_to_phy_8.address_decode_mm_to_phy_8
#     address_decode_eth_gen_mon_7.address_decode_eth_gen_mon_7
#     address_decode_rx_sc_fifo_9.address_decode_rx_sc_fifo_9
#     address_decode_tx_sc_fifo_3.address_decode_tx_sc_fifo_3
#     address_decode_eth_gen_mon_5.address_decode_eth_gen_mon_5
#     address_decode_rx_sc_fifo_7.address_decode_rx_sc_fifo_7
#     address_decode_rx_sc_fifo_5.address_decode_rx_sc_fifo_5
#     address_decode_mm_to_phy_5.address_decode_mm_to_phy_5
#     address_decode_mm_to_phy_1.address_decode_mm_to_phy_1
#     address_decode_mm_to_mac_0.address_decode_mm_to_mac_0
#     address_decode_eth_gen_mon_0.address_decode_eth_gen_mon_0
#     address_decode_tx_sc_fifo_11.address_decode_tx_sc_fifo_11
#     address_decode_tx_sc_fifo_0.address_decode_tx_sc_fifo_0
#     address_decode_rx_sc_fifo_3.address_decode_rx_sc_fifo_3
#     address_decode_eth_gen_mon_3.address_decode_eth_gen_mon_3
#     address_decode_mm_to_mac_10.address_decode_mm_to_mac_10
#     address_decode_master_0.address_decode_master_0
#     address_decode_rx_sc_fifo_4.address_decode_rx_sc_fifo_4
#     address_decode_clk_csr.address_decode_clk_csr
#     address_decode_mm_to_mac_4.address_decode_mm_to_mac_4
#     address_decode_rx_sc_fifo_6.address_decode_rx_sc_fifo_6
#     address_decode_mm_to_mac_2.address_decode_mm_to_mac_2
#     address_decode_mm_to_phy_9.address_decode_mm_to_phy_9
#     address_decode_mm_to_mac_11.address_decode_mm_to_mac_11
#     address_decode_tx_sc_fifo_10.address_decode_tx_sc_fifo_10
#     address_decode_tx_sc_fifo_4.address_decode_tx_sc_fifo_4
#     address_decode_mm_to_mac_5.address_decode_mm_to_mac_5
#     address_decode_mm_to_phy_3.address_decode_mm_to_phy_3
#     address_decode_rx_xcvr_clk.address_decode_rx_xcvr_clk
#     address_decode_mm_to_phy_2.address_decode_mm_to_phy_2
#     address_decode_rx_sc_fifo_8.address_decode_rx_sc_fifo_8
#     address_decode_mm_to_mac_8.address_decode_mm_to_mac_8
#     address_decode_eth_gen_mon_2.address_decode_eth_gen_mon_2
#     address_decode_mm_to_phy_10.address_decode_mm_to_phy_10
#     address_decode_mm_to_mac_7.address_decode_mm_to_mac_7
#     address_decode_mm_to_mac_1.address_decode_mm_to_mac_1
#     address_decode_eth_gen_mon_6.address_decode_eth_gen_mon_6
#     address_decode_mm_to_phy_4.address_decode_mm_to_phy_4
#     address_decode_tx_sc_fifo_8.address_decode_tx_sc_fifo_8
#     address_decode_mm_to_mac_9.address_decode_mm_to_mac_9
#     address_decode_tx_sc_fifo_5.address_decode_tx_sc_fifo_5
#     address_decode_eth_gen_mon_8.address_decode_eth_gen_mon_8
#     address_decode_rx_sc_fifo_2.address_decode_rx_sc_fifo_2
#     address_decode_rx_sc_fifo_0.address_decode_rx_sc_fifo_0
#     address_decode_eth_gen_mon_11.address_decode_eth_gen_mon_11
#     address_decode_mm_to_mac_6.address_decode_mm_to_mac_6
#     address_decode_mm_to_phy_7.address_decode_mm_to_phy_7
#     address_decode_tx_sc_fifo_9.address_decode_tx_sc_fifo_9
#     address_decode_eth_gen_mon_1.address_decode_eth_gen_mon_1
#     address_decode_rx_sc_fifo_10.address_decode_rx_sc_fifo_10
#     address_decode_tx_sc_fifo_6.address_decode_tx_sc_fifo_6
#     address_decode_tx_xcvr_clk.address_decode_tx_xcvr_clk
#     address_decode_mm_to_phy_0.address_decode_mm_to_phy_0
#     address_decode_mm_to_phy_11.address_decode_mm_to_phy_11
#     address_decode_mm_to_phy_6.address_decode_mm_to_phy_6
#     address_decode_eth_gen_mon_4.address_decode_eth_gen_mon_4
#     address_decode_mm_to_mac_3.address_decode_mm_to_mac_3
#     address_decode_eth_gen_mon_9.address_decode_eth_gen_mon_9
#     address_decode_eth_gen_mon_10.address_decode_eth_gen_mon_10
#     address_decode_rx_sc_fifo_11.address_decode_rx_sc_fifo_11
#     address_decode_merlin_master_translator_0.address_decode_merlin_master_translator_0
#     address_decode_tx_sc_fifo_2.address_decode_tx_sc_fifo_2
#     address_decode_tx_sc_fifo_7.address_decode_tx_sc_fifo_7
#     address_decode_rx_sc_fifo_1.address_decode_rx_sc_fifo_1
#     address_decode.address_decode
#     dc_fifo_0.dc_fifo_0
#     dc_fifo.dc_fifo
#     sc_fifo_rx_sc_fifo.sc_fifo_rx_sc_fifo
#     sc_fifo_tx_sc_fifo.sc_fifo_tx_sc_fifo
#     sc_fifo.sc_fifo
#     altera_xcvr_atx_pll_ip.altera_xcvr_atx_pll_ip
#     pll.pll
#     reset_control.reset_control
#     altera_eth_10g_mac.altera_eth_10g_mac
# 
# Intel recommends that you source this Quartus-generated IP simulation
# script from your own customized top-level script, and avoid editing this
# generated script.
# 
# To write a top-level shell script that compiles Intel simulation libraries
# and the Quartus-generated IP in your project, along with your design and
# testbench files, copy the text from the TOP-LEVEL TEMPLATE section below
# into a new file, e.g. named "ncsim.sh", and modify text as directed.
# 
# You can also modify the simulation flow to suit your needs. Set the
# following variables to 1 to disable their corresponding processes:
# - SKIP_FILE_COPY: skip copying ROM/RAM initialization files
# - SKIP_DEV_COM: skip compiling the Quartus EDA simulation library
# - SKIP_COM: skip compiling Quartus-generated IP simulation files
# - SKIP_ELAB and SKIP_SIM: skip elaboration and simulation
# 
# ----------------------------------------
# # TOP-LEVEL TEMPLATE - BEGIN
# #
# # QSYS_SIMDIR is used in the Quartus-generated IP simulation script to
# # construct paths to the files required to simulate the IP in your Quartus
# # project. By default, the IP script assumes that you are launching the
# # simulator from the IP script location. If launching from another
# # location, set QSYS_SIMDIR to the output directory you specified when you
# # generated the IP script, relative to the directory from which you launch
# # the simulator. In this case, you must also copy the generated files
# # "cds.lib" and "hdl.var" - plus the directory "cds_libs" if generated - 
# # into the location from which you launch the simulator, or incorporate
# # into any existing library setup.
# #
# # Run Quartus-generated IP simulation script once to compile Quartus EDA
# # simulation libraries and Quartus-generated IP simulation files, and copy
# # any ROM/RAM initialization files to the simulation directory.
# # - If necessary, specify any compilation options:
# #   USER_DEFINED_COMPILE_OPTIONS
# #   USER_DEFINED_VHDL_COMPILE_OPTIONS applied to vhdl compiler
# #   USER_DEFINED_VERILOG_COMPILE_OPTIONS applied to verilog compiler
# #
# source <script generation output directory>/cadence/ncsim_setup.sh \
# SKIP_ELAB=1 \
# SKIP_SIM=1 \
# USER_DEFINED_COMPILE_OPTIONS=<compilation options for your design> \
# USER_DEFINED_VHDL_COMPILE_OPTIONS=<VHDL compilation options for your design> \
# USER_DEFINED_VERILOG_COMPILE_OPTIONS=<Verilog compilation options for your design> \
# QSYS_SIMDIR=<script generation output directory>
# #
# # Compile all design files and testbench files, including the top level.
# # (These are all the files required for simulation other than the files
# # compiled by the IP script)
# #
# ncvlog <compilation options> <design and testbench files>
# #
# # TOP_LEVEL_NAME is used in this script to set the top-level simulation or
# # testbench module/entity name.
# #
# # Run the IP script again to elaborate and simulate the top level:
# # - Specify TOP_LEVEL_NAME and USER_DEFINED_ELAB_OPTIONS.
# # - Override the default USER_DEFINED_SIM_OPTIONS. For example, to run
# #   until $finish(), set to an empty string: USER_DEFINED_SIM_OPTIONS="".
# #
# source <script generation output directory>/cadence/ncsim_setup.sh \
# SKIP_FILE_COPY=1 \
# SKIP_DEV_COM=1 \
# SKIP_COM=1 \
# TOP_LEVEL_NAME=<simulation top> \
# USER_DEFINED_ELAB_OPTIONS=<elaboration options for your design> \
# USER_DEFINED_SIM_OPTIONS=<simulation options for your design>
# #
# # TOP-LEVEL TEMPLATE - END
# ----------------------------------------
# 
# IP SIMULATION SCRIPT
# ----------------------------------------
# ACDS 17.1.2 304 linux 2019.05.31.10:52:24
# ----------------------------------------
# initialize variables
TOP_LEVEL_NAME="altera_eth_10g_mac.altera_eth_10g_mac"
QSYS_SIMDIR="./../"
QUARTUS_INSTALL_DIR="/home/tools/intelFPGA_pro/17.1/quartus/"
SKIP_FILE_COPY=0
SKIP_DEV_COM=0
SKIP_COM=0
SKIP_ELAB=0
SKIP_SIM=0
USER_DEFINED_ELAB_OPTIONS=""
USER_DEFINED_SIM_OPTIONS="-input \"@run 100; exit\""

# ----------------------------------------
# overwrite variables - DO NOT MODIFY!
# This block evaluates each command line argument, typically used for 
# overwriting variables. An example usage:
#   sh <simulator>_setup.sh SKIP_SIM=1
for expression in "$@"; do
  eval $expression
  if [ $? -ne 0 ]; then
    echo "Error: This command line argument, \"$expression\", is/has an invalid expression." >&2
    exit $?
  fi
done

# ----------------------------------------
# initialize simulation properties - DO NOT MODIFY!
ELAB_OPTIONS=""
SIM_OPTIONS=""
if [[ `ncsim -version` != *"ncsim(64)"* ]]; then
  :
else
  :
fi

# ----------------------------------------
# create compilation libraries
mkdir -p ./libraries/work/
mkdir -p ./libraries/altera_common_sv_packages/
mkdir -p ./libraries/altera_xcvr_native_a10_1711/
mkdir -p ./libraries/altera_eth_10gbaser_phy/
mkdir -p ./libraries/altera_merlin_slave_translator_171/
mkdir -p ./libraries/address_decode_tx_sc_fifo_1/
mkdir -p ./libraries/address_decode_tx_xcvr_half_clk/
mkdir -p ./libraries/address_decode_mm_to_phy_8/
mkdir -p ./libraries/address_decode_eth_gen_mon_7/
mkdir -p ./libraries/address_decode_rx_sc_fifo_9/
mkdir -p ./libraries/address_decode_tx_sc_fifo_3/
mkdir -p ./libraries/address_decode_eth_gen_mon_5/
mkdir -p ./libraries/address_decode_rx_sc_fifo_7/
mkdir -p ./libraries/address_decode_rx_sc_fifo_5/
mkdir -p ./libraries/address_decode_mm_to_phy_5/
mkdir -p ./libraries/address_decode_mm_to_phy_1/
mkdir -p ./libraries/address_decode_mm_to_mac_0/
mkdir -p ./libraries/address_decode_eth_gen_mon_0/
mkdir -p ./libraries/address_decode_tx_sc_fifo_11/
mkdir -p ./libraries/address_decode_tx_sc_fifo_0/
mkdir -p ./libraries/address_decode_rx_sc_fifo_3/
mkdir -p ./libraries/address_decode_eth_gen_mon_3/
mkdir -p ./libraries/address_decode_mm_to_mac_10/
mkdir -p ./libraries/altera_jtag_dc_streaming_171/
mkdir -p ./libraries/timing_adapter_171/
mkdir -p ./libraries/altera_avalon_sc_fifo_171/
mkdir -p ./libraries/altera_avalon_st_bytes_to_packets_171/
mkdir -p ./libraries/altera_avalon_st_packets_to_bytes_171/
mkdir -p ./libraries/altera_avalon_packets_to_master_171/
mkdir -p ./libraries/channel_adapter_171/
mkdir -p ./libraries/altera_reset_controller_171/
mkdir -p ./libraries/altera_jtag_avalon_master_171/
mkdir -p ./libraries/address_decode_master_0/
mkdir -p ./libraries/address_decode_rx_sc_fifo_4/
mkdir -p ./libraries/address_decode_clk_csr/
mkdir -p ./libraries/address_decode_mm_to_mac_4/
mkdir -p ./libraries/address_decode_rx_sc_fifo_6/
mkdir -p ./libraries/address_decode_mm_to_mac_2/
mkdir -p ./libraries/address_decode_mm_to_phy_9/
mkdir -p ./libraries/address_decode_mm_to_mac_11/
mkdir -p ./libraries/address_decode_tx_sc_fifo_10/
mkdir -p ./libraries/address_decode_tx_sc_fifo_4/
mkdir -p ./libraries/address_decode_mm_to_mac_5/
mkdir -p ./libraries/address_decode_mm_to_phy_3/
mkdir -p ./libraries/address_decode_rx_xcvr_clk/
mkdir -p ./libraries/address_decode_mm_to_phy_2/
mkdir -p ./libraries/address_decode_rx_sc_fifo_8/
mkdir -p ./libraries/address_decode_mm_to_mac_8/
mkdir -p ./libraries/address_decode_eth_gen_mon_2/
mkdir -p ./libraries/address_decode_mm_to_phy_10/
mkdir -p ./libraries/address_decode_mm_to_mac_7/
mkdir -p ./libraries/address_decode_mm_to_mac_1/
mkdir -p ./libraries/address_decode_eth_gen_mon_6/
mkdir -p ./libraries/address_decode_mm_to_phy_4/
mkdir -p ./libraries/address_decode_tx_sc_fifo_8/
mkdir -p ./libraries/address_decode_mm_to_mac_9/
mkdir -p ./libraries/address_decode_tx_sc_fifo_5/
mkdir -p ./libraries/address_decode_eth_gen_mon_8/
mkdir -p ./libraries/address_decode_rx_sc_fifo_2/
mkdir -p ./libraries/address_decode_rx_sc_fifo_0/
mkdir -p ./libraries/address_decode_eth_gen_mon_11/
mkdir -p ./libraries/address_decode_mm_to_mac_6/
mkdir -p ./libraries/address_decode_mm_to_phy_7/
mkdir -p ./libraries/address_decode_tx_sc_fifo_9/
mkdir -p ./libraries/address_decode_eth_gen_mon_1/
mkdir -p ./libraries/address_decode_rx_sc_fifo_10/
mkdir -p ./libraries/address_decode_tx_sc_fifo_6/
mkdir -p ./libraries/address_decode_tx_xcvr_clk/
mkdir -p ./libraries/address_decode_mm_to_phy_0/
mkdir -p ./libraries/address_decode_mm_to_phy_11/
mkdir -p ./libraries/address_decode_mm_to_phy_6/
mkdir -p ./libraries/address_decode_eth_gen_mon_4/
mkdir -p ./libraries/address_decode_mm_to_mac_3/
mkdir -p ./libraries/address_decode_eth_gen_mon_9/
mkdir -p ./libraries/address_decode_eth_gen_mon_10/
mkdir -p ./libraries/address_decode_rx_sc_fifo_11/
mkdir -p ./libraries/altera_merlin_master_translator_171/
mkdir -p ./libraries/address_decode_merlin_master_translator_0/
mkdir -p ./libraries/address_decode_tx_sc_fifo_2/
mkdir -p ./libraries/address_decode_tx_sc_fifo_7/
mkdir -p ./libraries/address_decode_rx_sc_fifo_1/
mkdir -p ./libraries/altera_merlin_master_agent_171/
mkdir -p ./libraries/altera_merlin_slave_agent_171/
mkdir -p ./libraries/altera_merlin_router_171/
mkdir -p ./libraries/altera_merlin_traffic_limiter_171/
mkdir -p ./libraries/altera_merlin_burst_adapter_171/
mkdir -p ./libraries/altera_merlin_demultiplexer_171/
mkdir -p ./libraries/altera_merlin_multiplexer_171/
mkdir -p ./libraries/altera_avalon_st_handshake_clock_crosser_171/
mkdir -p ./libraries/error_adapter_171/
mkdir -p ./libraries/altera_avalon_st_adapter_171/
mkdir -p ./libraries/altera_mm_interconnect_171/
mkdir -p ./libraries/address_decode/
mkdir -p ./libraries/altera_avalon_dc_fifo_171/
mkdir -p ./libraries/dc_fifo_0/
mkdir -p ./libraries/dc_fifo/
mkdir -p ./libraries/sc_fifo_rx_sc_fifo/
mkdir -p ./libraries/sc_fifo_tx_sc_fifo/
mkdir -p ./libraries/sc_fifo/
mkdir -p ./libraries/altera_xcvr_atx_pll_a10_171/
mkdir -p ./libraries/altera_xcvr_atx_pll_ip/
mkdir -p ./libraries/altera_iopll_171/
mkdir -p ./libraries/pll/
mkdir -p ./libraries/altera_xcvr_reset_control_171/
mkdir -p ./libraries/reset_control/
mkdir -p ./libraries/alt_em10g32_171/
mkdir -p ./libraries/altera_eth_10g_mac/
mkdir -p ./libraries/altera_ver/
mkdir -p ./libraries/lpm_ver/
mkdir -p ./libraries/sgate_ver/
mkdir -p ./libraries/altera_mf_ver/
mkdir -p ./libraries/altera_lnsim_ver/
mkdir -p ./libraries/twentynm_ver/
mkdir -p ./libraries/twentynm_hssi_ver/
mkdir -p ./libraries/twentynm_hip_ver/

# ----------------------------------------
# copy RAM/ROM files to simulation directory

# ----------------------------------------
# compile device library files
if [ $SKIP_DEV_COM -eq 0 ]; then
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.v"                  -work altera_ver       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.v"                           -work lpm_ver          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.v"                              -work sgate_ver        
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.v"                          -work altera_mf_ver    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim.sv"                      -work altera_lnsim_ver 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/twentynm_atoms.v"                     -work twentynm_ver     
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/twentynm_atoms_ncrypt.v"      -work twentynm_ver     
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/twentynm_hssi_atoms_ncrypt.v" -work twentynm_hssi_ver
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/twentynm_hssi_atoms.v"                -work twentynm_hssi_ver
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/twentynm_hip_atoms_ncrypt.v"  -work twentynm_hip_ver 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/twentynm_hip_atoms.v"                 -work twentynm_hip_ver 
fi

# ----------------------------------------
# compile design files in correct order
if [ $SKIP_COM -eq 0 ]; then
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS       -incdir "$QSYS_SIMDIR/../models/" "$QSYS_SIMDIR/../models/tb_top.sv"                                                                                                                                                                                                                                                                                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/altera_avalon_sc_fifo.v"                                                                                                                                                                                                                                        
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/avalon_st_gen.v"                                                                                                                                                                                                                                                
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/avalon_st_loopback.sv"                                                                                                                                                                                                                                          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/avalon_st_loopback_csr.v"                                                                                                                                                                                                                                       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/avalon_st_mon.v"                                                                                                                                                                                                                                                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/avalon_st_prtmux.v"                                                                                                                                                                                                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/eth_std_traffic_controller_top.v"                                                                                                                                                                                                                               
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/shiftreg_ctrl.v"                                                                                                                                                                                                                                                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/shiftreg_data.v"                                                                                                                                                                                                                                                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/avalon_st_to_crc_if_bridge.v"                                                                                                                                                                                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/bit_endian_converter.v"                                                                                                                                                                                                                                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/byte_endian_converter.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc_checksum_aligner.v"                                                                                                                                                                                                                                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc_comparator.v"                                                                                                                                                                                                                                         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_calculator.v"                                                                                                                                                                                                                                       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_chk.v"                                                                                                                                                                                                                                              
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_gen.v"                                                                                                                                                                                                                                              
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc_ethernet.v"                                                                                                                                                                                                                                 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc_register.v"                                                                                                                                                                                                                                 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat8.v"                                                                                                                                                                                                                                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat16.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat24.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat32.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat32_any_byte.v"                                                                                                                                                                                                                         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat40.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat48.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat56.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat64.v"                                                                                                                                                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat64_any_byte.v"                                                                                                                                                                                                                         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/eth_traffic_controller/crc32/crc32_lib/xor6.v"                                                                                                                                                                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/altera_eth_10g_mac_base_r.sv"                                                                                                                                                                                                                                                          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/altera_eth_10g_mac_base_r_wrap.v"                                                                                                                                                                                                                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_a10_functions_h.sv"                                                           -work altera_common_sv_packages                    -cdslib ./cds_libs/altera_common_sv_packages.cds.lib                   
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv"                                                                              -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv"                                                                             -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv"                                                                                 -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv"                                                                                 -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv"                                                                           -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv"                                                                         -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/a10_avmm_h.sv"                                                                                   -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv"                                                                   -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv"                                                                     -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv"                                                                   -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv"                                                                    -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv"                                                                     -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_params_h.sv"                                                         -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_commands_h.sv"                                                                         -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_functions_h.sv"                                                                        -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_program.sv"                                                                            -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv"                                                                                -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv"                                                                             -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv"                                                               -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_eth_10gbaser_phy_altera_xcvr_native_a10_1711_am4p5cy.sv"                                  -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_opt_logic_am4p5cy.sv"                                                       -work altera_xcvr_native_a10_1711                  -cdslib ./cds_libs/altera_xcvr_native_a10_1711.cds.lib                 
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/phy/altera_eth_10gbaser_phy/sim/altera_eth_10gbaser_phy.v"                                                                                                   -work altera_eth_10gbaser_phy                                                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_1/sim/address_decode_tx_sc_fifo_1.v"                                                             -work address_decode_tx_sc_fifo_1                                                                                         
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk/sim/address_decode_tx_xcvr_half_clk.v"                                                     -work address_decode_tx_xcvr_half_clk                                                                                     
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_8/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_8/sim/address_decode_mm_to_phy_8.v"                                                               -work address_decode_mm_to_phy_8                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_7/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_7/sim/address_decode_eth_gen_mon_7.v"                                                           -work address_decode_eth_gen_mon_7                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_9/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_9/sim/address_decode_rx_sc_fifo_9.v"                                                             -work address_decode_rx_sc_fifo_9                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_3/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_3/sim/address_decode_tx_sc_fifo_3.v"                                                             -work address_decode_tx_sc_fifo_3                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_5/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_5/sim/address_decode_eth_gen_mon_5.v"                                                           -work address_decode_eth_gen_mon_5                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_7/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_7/sim/address_decode_rx_sc_fifo_7.v"                                                             -work address_decode_rx_sc_fifo_7                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_5/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_5/sim/address_decode_rx_sc_fifo_5.v"                                                             -work address_decode_rx_sc_fifo_5                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_5/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_5/sim/address_decode_mm_to_phy_5.v"                                                               -work address_decode_mm_to_phy_5                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_1/sim/address_decode_mm_to_phy_1.v"                                                               -work address_decode_mm_to_phy_1                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_0/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_0/sim/address_decode_mm_to_mac_0.v"                                                               -work address_decode_mm_to_mac_0                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_0/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_0/sim/address_decode_eth_gen_mon_0.v"                                                           -work address_decode_eth_gen_mon_0                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_11/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_11/sim/address_decode_tx_sc_fifo_11.v"                                                           -work address_decode_tx_sc_fifo_11                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_0/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_0/sim/address_decode_tx_sc_fifo_0.v"                                                             -work address_decode_tx_sc_fifo_0                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_3/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_3/sim/address_decode_rx_sc_fifo_3.v"                                                             -work address_decode_rx_sc_fifo_3                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_3/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_3/sim/address_decode_eth_gen_mon_3.v"                                                           -work address_decode_eth_gen_mon_3                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_10/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_10/sim/address_decode_mm_to_mac_10.v"                                                             -work address_decode_mm_to_mac_10                                                                                         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_jtag_interface.v"                                -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_dc_streaming.v"                                       -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_sld_node.v"                                           -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_streaming.v"                                          -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_clock_crosser.v"                                 -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_std_synchronizer_nocut.v"                                  -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_pipeline_base.v"                                 -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_idle_remover.v"                                  -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_idle_inserter.v"                                 -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_pipeline_stage.sv"                               -work altera_jtag_dc_streaming_171                 -cdslib ./cds_libs/altera_jtag_dc_streaming_171.cds.lib                
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/timing_adapter_171/sim/address_decode_master_0_timing_adapter_171_xf5weri.sv"                      -work timing_adapter_171                           -cdslib ./cds_libs/timing_adapter_171.cds.lib                          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v"                                             -work altera_avalon_sc_fifo_171                    -cdslib ./cds_libs/altera_avalon_sc_fifo_171.cds.lib                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_bytes_to_packets_171/sim/altera_avalon_st_bytes_to_packets.v"                     -work altera_avalon_st_bytes_to_packets_171        -cdslib ./cds_libs/altera_avalon_st_bytes_to_packets_171.cds.lib       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_packets_to_bytes_171/sim/altera_avalon_st_packets_to_bytes.v"                     -work altera_avalon_st_packets_to_bytes_171        -cdslib ./cds_libs/altera_avalon_st_packets_to_bytes_171.cds.lib       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_packets_to_master_171/sim/altera_avalon_packets_to_master.v"                         -work altera_avalon_packets_to_master_171          -cdslib ./cds_libs/altera_avalon_packets_to_master_171.cds.lib         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_171/sim/address_decode_master_0_channel_adapter_171_2swajja.sv"                    -work channel_adapter_171                          -cdslib ./cds_libs/channel_adapter_171.cds.lib                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_171/sim/address_decode_master_0_channel_adapter_171_vh2yu6y.sv"                    -work channel_adapter_171                          -cdslib ./cds_libs/channel_adapter_171.cds.lib                         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_171/sim/altera_reset_controller.v"                                         -work altera_reset_controller_171                  -cdslib ./cds_libs/altera_reset_controller_171.cds.lib                 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_171/sim/altera_reset_synchronizer.v"                                       -work altera_reset_controller_171                  -cdslib ./cds_libs/altera_reset_controller_171.cds.lib                 
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_avalon_master_171/sim/address_decode_master_0_altera_jtag_avalon_master_171_wqhllki.v" -work altera_jtag_avalon_master_171                                                                                       
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/address_decode_master_0.v"                                                                     -work address_decode_master_0                                                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_4/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_4/sim/address_decode_rx_sc_fifo_4.v"                                                             -work address_decode_rx_sc_fifo_4                                                                                         
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_clk_csr/sim/address_decode_clk_csr.v"                                                                       -work address_decode_clk_csr                                                                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_4/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_4/sim/address_decode_mm_to_mac_4.v"                                                               -work address_decode_mm_to_mac_4                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_6/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_6/sim/address_decode_rx_sc_fifo_6.v"                                                             -work address_decode_rx_sc_fifo_6                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_2/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_2/sim/address_decode_mm_to_mac_2.v"                                                               -work address_decode_mm_to_mac_2                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_9/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_9/sim/address_decode_mm_to_phy_9.v"                                                               -work address_decode_mm_to_phy_9                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_11/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_11/sim/address_decode_mm_to_mac_11.v"                                                             -work address_decode_mm_to_mac_11                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_10/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_10/sim/address_decode_tx_sc_fifo_10.v"                                                           -work address_decode_tx_sc_fifo_10                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_4/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_4/sim/address_decode_tx_sc_fifo_4.v"                                                             -work address_decode_tx_sc_fifo_4                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_5/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_5/sim/address_decode_mm_to_mac_5.v"                                                               -work address_decode_mm_to_mac_5                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_3/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_3/sim/address_decode_mm_to_phy_3.v"                                                               -work address_decode_mm_to_phy_3                                                                                          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_xcvr_clk/sim/address_decode_rx_xcvr_clk.v"                                                               -work address_decode_rx_xcvr_clk                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_2/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_2/sim/address_decode_mm_to_phy_2.v"                                                               -work address_decode_mm_to_phy_2                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_8/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_8/sim/address_decode_rx_sc_fifo_8.v"                                                             -work address_decode_rx_sc_fifo_8                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_8/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_8/sim/address_decode_mm_to_mac_8.v"                                                               -work address_decode_mm_to_mac_8                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_2/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_2/sim/address_decode_eth_gen_mon_2.v"                                                           -work address_decode_eth_gen_mon_2                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_10/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_10/sim/address_decode_mm_to_phy_10.v"                                                             -work address_decode_mm_to_phy_10                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_7/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_7/sim/address_decode_mm_to_mac_7.v"                                                               -work address_decode_mm_to_mac_7                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_1/sim/address_decode_mm_to_mac_1.v"                                                               -work address_decode_mm_to_mac_1                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_6/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_6/sim/address_decode_eth_gen_mon_6.v"                                                           -work address_decode_eth_gen_mon_6                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_4/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_4/sim/address_decode_mm_to_phy_4.v"                                                               -work address_decode_mm_to_phy_4                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_8/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_8/sim/address_decode_tx_sc_fifo_8.v"                                                             -work address_decode_tx_sc_fifo_8                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_9/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_9/sim/address_decode_mm_to_mac_9.v"                                                               -work address_decode_mm_to_mac_9                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_5/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_5/sim/address_decode_tx_sc_fifo_5.v"                                                             -work address_decode_tx_sc_fifo_5                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_8/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_8/sim/address_decode_eth_gen_mon_8.v"                                                           -work address_decode_eth_gen_mon_8                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_2/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_2/sim/address_decode_rx_sc_fifo_2.v"                                                             -work address_decode_rx_sc_fifo_2                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_0/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_0/sim/address_decode_rx_sc_fifo_0.v"                                                             -work address_decode_rx_sc_fifo_0                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_11/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                    -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_11/sim/address_decode_eth_gen_mon_11.v"                                                         -work address_decode_eth_gen_mon_11                                                                                       
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_6/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_6/sim/address_decode_mm_to_mac_6.v"                                                               -work address_decode_mm_to_mac_6                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_7/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_7/sim/address_decode_mm_to_phy_7.v"                                                               -work address_decode_mm_to_phy_7                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_9/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_9/sim/address_decode_tx_sc_fifo_9.v"                                                             -work address_decode_tx_sc_fifo_9                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_1/sim/address_decode_eth_gen_mon_1.v"                                                           -work address_decode_eth_gen_mon_1                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_10/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_10/sim/address_decode_rx_sc_fifo_10.v"                                                           -work address_decode_rx_sc_fifo_10                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_6/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_6/sim/address_decode_tx_sc_fifo_6.v"                                                             -work address_decode_tx_sc_fifo_6                                                                                         
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_clk/sim/address_decode_tx_xcvr_clk.v"                                                               -work address_decode_tx_xcvr_clk                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_0/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_0/sim/address_decode_mm_to_phy_0.v"                                                               -work address_decode_mm_to_phy_0                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_11/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_11/sim/address_decode_mm_to_phy_11.v"                                                             -work address_decode_mm_to_phy_11                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_6/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_6/sim/address_decode_mm_to_phy_6.v"                                                               -work address_decode_mm_to_phy_6                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_4/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_4/sim/address_decode_eth_gen_mon_4.v"                                                           -work address_decode_eth_gen_mon_4                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_3/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                       -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_3/sim/address_decode_mm_to_mac_3.v"                                                               -work address_decode_mm_to_mac_3                                                                                          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_9/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_9/sim/address_decode_eth_gen_mon_9.v"                                                           -work address_decode_eth_gen_mon_9                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_10/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                    -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_10/sim/address_decode_eth_gen_mon_10.v"                                                         -work address_decode_eth_gen_mon_10                                                                                       
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_11/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_11/sim/address_decode_rx_sc_fifo_11.v"                                                           -work address_decode_rx_sc_fifo_11                                                                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/altera_merlin_master_translator_171/sim/altera_merlin_master_translator.sv"      -work altera_merlin_master_translator_171          -cdslib ./cds_libs/altera_merlin_master_translator_171.cds.lib         
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/sim/address_decode_merlin_master_translator_0.v"                                 -work address_decode_merlin_master_translator_0                                                                           
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_2/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_2/sim/address_decode_tx_sc_fifo_2.v"                                                             -work address_decode_tx_sc_fifo_2                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_7/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_7/sim/address_decode_tx_sc_fifo_7.v"                                                             -work address_decode_tx_sc_fifo_7                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                      -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_1/sim/address_decode_rx_sc_fifo_1.v"                                                             -work address_decode_rx_sc_fifo_1                                                                                         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_master_translator_171/sim/altera_merlin_master_translator.sv"                                                   -work altera_merlin_master_translator_171          -cdslib ./cds_libs/altera_merlin_master_translator_171.cds.lib         
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"                                                     -work altera_merlin_slave_translator_171           -cdslib ./cds_libs/altera_merlin_slave_translator_171.cds.lib          
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_master_agent_171/sim/altera_merlin_master_agent.sv"                                                             -work altera_merlin_master_agent_171               -cdslib ./cds_libs/altera_merlin_master_agent_171.cds.lib              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_slave_agent_171/sim/altera_merlin_slave_agent.sv"                                                               -work altera_merlin_slave_agent_171                -cdslib ./cds_libs/altera_merlin_slave_agent_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_slave_agent_171/sim/altera_merlin_burst_uncompressor.sv"                                                        -work altera_merlin_slave_agent_171                -cdslib ./cds_libs/altera_merlin_slave_agent_171.cds.lib               
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v"                                                                        -work altera_avalon_sc_fifo_171                    -cdslib ./cds_libs/altera_avalon_sc_fifo_171.cds.lib                   
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_w3toeyq.sv"                                              -work altera_merlin_router_171                     -cdslib ./cds_libs/altera_merlin_router_171.cds.lib                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_bqlzivi.sv"                                              -work altera_merlin_router_171                     -cdslib ./cds_libs/altera_merlin_router_171.cds.lib                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_merlin_traffic_limiter.sv"                                                       -work altera_merlin_traffic_limiter_171            -cdslib ./cds_libs/altera_merlin_traffic_limiter_171.cds.lib           
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_merlin_reorder_memory.sv"                                                        -work altera_merlin_traffic_limiter_171            -cdslib ./cds_libs/altera_merlin_traffic_limiter_171.cds.lib           
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_avalon_sc_fifo.v"                                                                -work altera_merlin_traffic_limiter_171            -cdslib ./cds_libs/altera_merlin_traffic_limiter_171.cds.lib           
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_avalon_st_pipeline_base.v"                                                       -work altera_merlin_traffic_limiter_171            -cdslib ./cds_libs/altera_merlin_traffic_limiter_171.cds.lib           
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter.sv"                                                           -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_uncmpr.sv"                                                    -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv"                                                      -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_new.sv"                                                       -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_incr_burst_converter.sv"                                                           -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_wrap_burst_converter.sv"                                                           -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_default_burst_converter.sv"                                                        -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_address_alignment.sv"                                                       -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_stage.sv"                                                       -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_base.v"                                                         -work altera_merlin_burst_adapter_171              -cdslib ./cds_libs/altera_merlin_burst_adapter_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_onh36ji.sv"                                -work altera_merlin_demultiplexer_171              -cdslib ./cds_libs/altera_merlin_demultiplexer_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_fakbnaa.sv"                                    -work altera_merlin_multiplexer_171                -cdslib ./cds_libs/altera_merlin_multiplexer_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv"                                                                -work altera_merlin_multiplexer_171                -cdslib ./cds_libs/altera_merlin_multiplexer_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_7pyrkka.sv"                                -work altera_merlin_demultiplexer_171              -cdslib ./cds_libs/altera_merlin_demultiplexer_171.cds.lib             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_hwli37a.sv"                                    -work altera_merlin_multiplexer_171                -cdslib ./cds_libs/altera_merlin_multiplexer_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv"                                                                -work altera_merlin_multiplexer_171                -cdslib ./cds_libs/altera_merlin_multiplexer_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_handshake_clock_crosser.v"                                  -work altera_avalon_st_handshake_clock_crosser_171 -cdslib ./cds_libs/altera_avalon_st_handshake_clock_crosser_171.cds.lib
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_clock_crosser.v"                                            -work altera_avalon_st_handshake_clock_crosser_171 -cdslib ./cds_libs/altera_avalon_st_handshake_clock_crosser_171.cds.lib
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_pipeline_base.v"                                            -work altera_avalon_st_handshake_clock_crosser_171 -cdslib ./cds_libs/altera_avalon_st_handshake_clock_crosser_171.cds.lib
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_171/sim/altera_std_synchronizer_nocut.v"                                             -work altera_avalon_st_handshake_clock_crosser_171 -cdslib ./cds_libs/altera_avalon_st_handshake_clock_crosser_171.cds.lib
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/error_adapter_171/sim/address_decode_error_adapter_171_nt3czwq.sv"                                                            -work error_adapter_171                            -cdslib ./cds_libs/error_adapter_171.cds.lib                           
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_avalon_st_adapter_171/sim/address_decode_altera_avalon_st_adapter_171_yxzsrmq.v"                                       -work altera_avalon_st_adapter_171                                                                                        
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_mm_interconnect_171/sim/address_decode_altera_mm_interconnect_171_efl2mvi.v"                                           -work altera_mm_interconnect_171                                                                                          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_reset_controller_171/sim/altera_reset_controller.v"                                                                    -work altera_reset_controller_171                  -cdslib ./cds_libs/altera_reset_controller_171.cds.lib                 
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/altera_reset_controller_171/sim/altera_reset_synchronizer.v"                                                                  -work altera_reset_controller_171                  -cdslib ./cds_libs/altera_reset_controller_171.cds.lib                 
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decode/sim/address_decode.v"                                                                                                         -work address_decode                                                                                                      
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_171/sim/altera_avalon_dc_fifo.v"                                                                      -work altera_avalon_dc_fifo_171                    -cdslib ./cds_libs/altera_avalon_dc_fifo_171.cds.lib                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_171/sim/altera_dcfifo_synchronizer_bundle.v"                                                          -work altera_avalon_dc_fifo_171                    -cdslib ./cds_libs/altera_avalon_dc_fifo_171.cds.lib                   
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_171/sim/altera_std_synchronizer_nocut.v"                                                              -work altera_avalon_dc_fifo_171                    -cdslib ./cds_libs/altera_avalon_dc_fifo_171.cds.lib                   
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/sim/dc_fifo_0.v"                                                                                                            -work dc_fifo_0                                                                                                           
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/fifo_dcfifo/dc_fifo/sim/dc_fifo.v"                                                                                                                           -work dc_fifo                                                                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v"                                                             -work altera_avalon_sc_fifo_171                    -cdslib ./cds_libs/altera_avalon_sc_fifo_171.cds.lib                   
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/sim/sc_fifo_rx_sc_fifo.v"                                                                                          -work sc_fifo_rx_sc_fifo                                                                                                  
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v"                                                             -work altera_avalon_sc_fifo_171                    -cdslib ./cds_libs/altera_avalon_sc_fifo_171.cds.lib                   
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo/sim/sc_fifo_tx_sc_fifo.v"                                                                                          -work sc_fifo_tx_sc_fifo                                                                                                  
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/fifo_scfifo/sc_fifo/sim/sc_fifo.v"                                                                                                                           -work sc_fifo                                                                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/twentynm_xcvr_avmm.sv"                                                                     -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_resync.sv"                                                                        -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_arbiter.sv"                                                                       -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/a10_avmm_h.sv"                                                                             -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv"                                                              -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv"                                                                       -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv"                                                            -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv"                                                                  -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_a10_171_guozvvi.sv"                             -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_guozvvi.sv"                                                -work altera_xcvr_atx_pll_a10_171                  -cdslib ./cds_libs/altera_xcvr_atx_pll_a10_171.cds.lib                 
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/sim/altera_xcvr_atx_pll_ip.v"                                                                                              -work altera_xcvr_atx_pll_ip                                                                                              
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/pll_mpll/pll/altera_iopll_171/sim/pll_altera_iopll_171_ejgq7kq.vo"                                                                                           -work altera_iopll_171                             -cdslib ./cds_libs/altera_iopll_171.cds.lib                            
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/pll_mpll/pll/sim/pll.v"                                                                                                                                      -work pll                                                                                                                 
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/altera_xcvr_functions.sv"                                                              -work altera_xcvr_reset_control_171                -cdslib ./cds_libs/altera_xcvr_reset_control_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/alt_xcvr_resync.sv"                                                                    -work altera_xcvr_reset_control_171                -cdslib ./cds_libs/altera_xcvr_reset_control_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/altera_xcvr_reset_control.sv"                                                          -work altera_xcvr_reset_control_171                -cdslib ./cds_libs/altera_xcvr_reset_control_171.cds.lib               
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                         "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/alt_xcvr_reset_counter.sv"                                                             -work altera_xcvr_reset_control_171                -cdslib ./cds_libs/altera_xcvr_reset_control_171.cds.lib               
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/reset_control/sim/reset_control.v"                                                                                                     -work reset_control                                                                                                       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/alt_em10g32.v"                                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/alt_em10g32unit.v"                                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_clk_rst.v"                                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_clock_crosser.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_crc32.v"                                                                                  -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v"                                                                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_creg_map.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_creg_top.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_frm_decoder.v"                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"                                                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_pipeline_base.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_reset_synchronizer.v"                                                                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rr_clock_crosser.v"                                                                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rst_cnt.v"                                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"                                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_fctl_overflow.v"                                                                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_fctl_preamble.v"                                                                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_frm_control.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_pfc_flow_control.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v"                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v"                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b_top.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_layer.v"                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii.v"                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_status_aligner.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_top.v"                                                                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_stat_mem.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_stat_reg.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_data_frm_gen.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_srcaddr_inserter.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_err_aligner.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_flow_control.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_frm_arbiter.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_frm_muxer.v"                                                                           -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v"                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_pause_frm_gen.v"                                                                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_pause_req.v"                                                                           -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rr_buffer.v"                                                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b_top.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_layer.v"                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_sc_fifo.v"                                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_top.v"                                                                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"                                                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"                                                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"                                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"                                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"                                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"                                 -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_altsyncram_bundle.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_altsyncram.v"                                                                             -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v"                                                                    -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_ecc_dec_18_12.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_ecc_dec_39_32.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_ecc_enc_12_18.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_ecc_enc_32_39.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_avst_to_gmii_if.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii_to_avst_if.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii_tsu.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii16b_tsu.v"                                                                            -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_lpm_mult.v"                                                                               -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_ptp_aligner.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_ptp_detector.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_rx_ptp_top.v"                                                                             -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii_crc_inserter.v"                                                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"                                                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"                                                                -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_ptp_processor.v"                                                                       -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_ptp_top.v"                                                                             -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"                                                                  -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"                                                                  -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_xgmii_tsu.v"                                                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_crc328generator.v"                                                                        -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_crc32ctl8.v"                                                                              -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_crc32galois8.v"                                                                           -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii_crc_inserter.v"                                                                      -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii16b_crc_inserter.v"                                                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/cadence/rtl/alt_em10g32_gmii16b_crc32.v"                                                                          -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_avalon_dc_fifo.v"                                                                                     -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_dcfifo_synchronizer_bundle.v"                                                                         -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_std_synchronizer.v"                                                                                   -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                             "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/altera_std_synchronizer_nocut.v"                                                                                  -work alt_em10g32_171                              -cdslib ./cds_libs/alt_em10g32_171.cds.lib                             
  ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS                                   "$QSYS_SIMDIR/../../../rtl/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v"                                                                                                             -work altera_eth_10g_mac                                                                                                  
fi

# ----------------------------------------
# elaborate top level design
if [ $SKIP_ELAB -eq 0 ]; then
  export GENERIC_PARAM_COMPAT_CHECK=1
  ncelab -access +w+r+c -namemap_mixgen -relax $ELAB_OPTIONS $USER_DEFINED_ELAB_OPTIONS $TOP_LEVEL_NAME
fi

# ----------------------------------------
# simulate
if [ $SKIP_SIM -eq 0 ]; then
  eval ncsim -licqueue $SIM_OPTIONS $USER_DEFINED_SIM_OPTIONS $TOP_LEVEL_NAME
fi
