# VHDL Testbenches AoC Day 1
## aoc1Adder_tb.vhd
Testbench for the adder component
## aoc1Countertb_sim.vhd
Testbench for the zeroes counter component
## aoc1TB_sim.vhd
Testbench for the full design
