vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fadd_2_full_dsp_32.vhd" \
"../../../../lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fdiv_10_no_dsp_32.vhd" \
"../../../../lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fexp_6_full_dsp_32.vhd" \
"../../../../lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fpext_0_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_lenet_0_3/sim/design_1_lenet_0_3.vhd" \

nosort
