
Clock Cycle 1:
sw
DRAM Request(Write) Issued for sw 2368 0 on Line 1

Clock Cycle 2:

Started sw 2368 0 on Line 1
Row 2 will be activated
Completed 1/12
add
add$t0,$t2,$t2
$t0 = 0

Clock Cycle 3:

Completed 2/12
add
add$t3,$t0,$t1
$t3 = 0

Clock Cycle 4:

Completed 3/12
slt
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 5:

Completed 4/12
add
add$t3,$t4,$t0
$t3 = 0

Clock Cycle 6:

Completed 5/12
sub
sub$t3,$t2,$t0
$t3 = 0

Clock Cycle 7:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 3940 $t1 on Line 7

Clock Cycle 8:
$t1 -> 1, 
Completed 7/12

Clock Cycle 9:
$t1 -> 1, 
Completed 8/12

Clock Cycle 10:
$t1 -> 1, 
Completed 9/12

Clock Cycle 11:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12:
$t1 -> 1, 
Completed 11/12

Clock Cycle 13:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2368 0 on Line 1

Clock Cycle 14:
$t1 -> 1, 
Started lw 3940 $t1 on Line 7
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 15:
$t1 -> 1, 
Completed 2/22

Clock Cycle 16:
$t1 -> 1, 
Completed 3/22

Clock Cycle 17:
$t1 -> 1, 
Completed 4/22

Clock Cycle 18:
$t1 -> 1, 
Completed 5/22

Clock Cycle 19:
$t1 -> 1, 
Completed 6/22

Clock Cycle 20:
$t1 -> 1, 
Completed 7/22

Clock Cycle 21:
$t1 -> 1, 
Completed 8/22

Clock Cycle 22:
$t1 -> 1, 
Completed 9/22

Clock Cycle 23:
$t1 -> 1, 
Completed 10/22

Clock Cycle 24:
$t1 -> 1, 
Completed 11/22

Clock Cycle 25:
$t1 -> 1, 
Completed 12/22

Clock Cycle 26:
$t1 -> 1, 
Completed 13/22

Clock Cycle 27:
$t1 -> 1, 
Completed 14/22

Clock Cycle 28:
$t1 -> 1, 
Completed 15/22

Clock Cycle 29:
$t1 -> 1, 
Completed 16/22

Clock Cycle 30:
$t1 -> 1, 
Completed 17/22

Clock Cycle 31:
$t1 -> 1, 
Completed 18/22

Clock Cycle 32:
$t1 -> 1, 
Completed 19/22

Clock Cycle 33:
$t1 -> 1, 
Completed 20/22

Clock Cycle 34:
$t1 -> 1, 
Completed 21/22

Clock Cycle 35:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3940 $t1 on Line 7

Clock Cycle 36:
sw
DRAM Request(Write) Issued for sw 1176 0 on Line 8

Clock Cycle 37:

Started sw 1176 0 on Line 8
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2460 0 on Line 9

Clock Cycle 38:

Completed 2/12
add
add$t0,$t0,$t0
$t0 = 0

Clock Cycle 39:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1564 $t4 on Line 11

Clock Cycle 40:
$t4 -> 1, 
Completed 4/12
sub
sub$t3,$t0,$t1
$t3 = 0

Clock Cycle 41:
$t4 -> 1, 
Completed 5/12
addi
addi$t3,$t3,3996
$t3 = 3996

Clock Cycle 42:
$t4 -> 1, 
Completed 6/12
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 43:
$t4 -> 1, 
Completed 7/12
mul
mul$t0,$t3,$t3
$t0 = 15968016

Clock Cycle 44:
$t4 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 2316 $t3 on Line 16

Clock Cycle 45:
$t3 -> 1, $t4 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 3316 $t0 on Line 17

Clock Cycle 46:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 2620 $t1 on Line 18

Clock Cycle 47:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 48:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1176 0 on Line 8

Clock Cycle 49:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1564 $t4 on Line 11
Completed 1/2

Clock Cycle 50:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1564 $t4 on Line 11

Clock Cycle 51:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 2460 0 on Line 9
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 52:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 53:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 54:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 55:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 56:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 57:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 58:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 59:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 60:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 61:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 62:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 63:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 64:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 65:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 66:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 67:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 68:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 69:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 70:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 71:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 72:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2460 0 on Line 9

Clock Cycle 73:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 2316 $t3 on Line 16
Completed 1/2

Clock Cycle 74:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2316 $t3 on Line 16

Clock Cycle 75:
$t0 -> 1, $t1 -> 1, 
Started lw 2620 $t1 on Line 18
Completed 1/2

Clock Cycle 76:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2620 $t1 on Line 18

Clock Cycle 77:
$t0 -> 1, 
Started lw 3316 $t0 on Line 17
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 78:
$t0 -> 1, 
Completed 2/22

Clock Cycle 79:
$t0 -> 1, 
Completed 3/22

Clock Cycle 80:
$t0 -> 1, 
Completed 4/22

Clock Cycle 81:
$t0 -> 1, 
Completed 5/22

Clock Cycle 82:
$t0 -> 1, 
Completed 6/22

Clock Cycle 83:
$t0 -> 1, 
Completed 7/22

Clock Cycle 84:
$t0 -> 1, 
Completed 8/22

Clock Cycle 85:
$t0 -> 1, 
Completed 9/22

Clock Cycle 86:
$t0 -> 1, 
Completed 10/22

Clock Cycle 87:
$t0 -> 1, 
Completed 11/22

Clock Cycle 88:
$t0 -> 1, 
Completed 12/22

Clock Cycle 89:
$t0 -> 1, 
Completed 13/22

Clock Cycle 90:
$t0 -> 1, 
Completed 14/22

Clock Cycle 91:
$t0 -> 1, 
Completed 15/22

Clock Cycle 92:
$t0 -> 1, 
Completed 16/22

Clock Cycle 93:
$t0 -> 1, 
Completed 17/22

Clock Cycle 94:
$t0 -> 1, 
Completed 18/22

Clock Cycle 95:
$t0 -> 1, 
Completed 19/22

Clock Cycle 96:
$t0 -> 1, 
Completed 20/22

Clock Cycle 97:
$t0 -> 1, 
Completed 21/22

Clock Cycle 98:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3316 $t0 on Line 17

Clock Cycle 99:
sub
sub$t1,$t0,$t3
$t1 = 0

Clock Cycle 100:
lw
DRAM Request(Read) Issued for lw 2628 $t0 on Line 20

Clock Cycle 101:
$t0 -> 1, 
Started lw 2628 $t0 on Line 20
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2088 0 on Line 21

Clock Cycle 102:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 332 $t2 on Line 22

Clock Cycle 103:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 104:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 105:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 106:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 107:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 108:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 109:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 110:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 111:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 112:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2628 $t0 on Line 20

Clock Cycle 113:
$t2 -> 1, 
Started sw 2088 0 on Line 21
Completed 1/2

Clock Cycle 114:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2088 0 on Line 21

Clock Cycle 115:
$t2 -> 1, 
Started lw 332 $t2 on Line 22
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 116:
$t2 -> 1, 
Completed 2/22

Clock Cycle 117:
$t2 -> 1, 
Completed 3/22

Clock Cycle 118:
$t2 -> 1, 
Completed 4/22

Clock Cycle 119:
$t2 -> 1, 
Completed 5/22

Clock Cycle 120:
$t2 -> 1, 
Completed 6/22

Clock Cycle 121:
$t2 -> 1, 
Completed 7/22

Clock Cycle 122:
$t2 -> 1, 
Completed 8/22

Clock Cycle 123:
$t2 -> 1, 
Completed 9/22

Clock Cycle 124:
$t2 -> 1, 
Completed 10/22

Clock Cycle 125:
$t2 -> 1, 
Completed 11/22

Clock Cycle 126:
$t2 -> 1, 
Completed 12/22

Clock Cycle 127:
$t2 -> 1, 
Completed 13/22

Clock Cycle 128:
$t2 -> 1, 
Completed 14/22

Clock Cycle 129:
$t2 -> 1, 
Completed 15/22

Clock Cycle 130:
$t2 -> 1, 
Completed 16/22

Clock Cycle 131:
$t2 -> 1, 
Completed 17/22

Clock Cycle 132:
$t2 -> 1, 
Completed 18/22

Clock Cycle 133:
$t2 -> 1, 
Completed 19/22

Clock Cycle 134:
$t2 -> 1, 
Completed 20/22

Clock Cycle 135:
$t2 -> 1, 
Completed 21/22

Clock Cycle 136:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 332 $t2 on Line 22

Clock Cycle 137:
add
add$t4,$t2,$t1
$t4 = 0

Clock Cycle 138:
mul
mul$t0,$t2,$t4
$t0 = 0

Clock Cycle 139:
sw
DRAM Request(Write) Issued for sw 1516 0 on Line 25

Clock Cycle 140:

Started sw 1516 0 on Line 25
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t3,2936
$t4 = 2936

Clock Cycle 141:

Completed 2/12
sub
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 142:

Completed 3/12
mul
mul$t0,$t4,$t4
$t0 = 8620096

Clock Cycle 143:

Completed 4/12
add
add$t3,$t4,$t0
$t3 = 8623032

Clock Cycle 144:

Completed 5/12
add
add$t1,$t4,$t3
$t1 = 8625968

Clock Cycle 145:

Completed 6/12
slt
slt$t0,$t1,$t4
$t0 = 0

Clock Cycle 146:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 292 $t0 on Line 32

Clock Cycle 147:
$t0 -> 1, 
Completed 8/12

Clock Cycle 148:
$t0 -> 1, 
Completed 9/12

Clock Cycle 149:
$t0 -> 1, 
Completed 10/12

Clock Cycle 150:
$t0 -> 1, 
Completed 11/12

Clock Cycle 151:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1516 0 on Line 25

Clock Cycle 152:
$t0 -> 1, 
Started lw 292 $t0 on Line 32
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 153:
$t0 -> 1, 
Completed 2/22

Clock Cycle 154:
$t0 -> 1, 
Completed 3/22

Clock Cycle 155:
$t0 -> 1, 
Completed 4/22

Clock Cycle 156:
$t0 -> 1, 
Completed 5/22

Clock Cycle 157:
$t0 -> 1, 
Completed 6/22

Clock Cycle 158:
$t0 -> 1, 
Completed 7/22

Clock Cycle 159:
$t0 -> 1, 
Completed 8/22

Clock Cycle 160:
$t0 -> 1, 
Completed 9/22

Clock Cycle 161:
$t0 -> 1, 
Completed 10/22

Clock Cycle 162:
$t0 -> 1, 
Completed 11/22

Clock Cycle 163:
$t0 -> 1, 
Completed 12/22

Clock Cycle 164:
$t0 -> 1, 
Completed 13/22

Clock Cycle 165:
$t0 -> 1, 
Completed 14/22

Clock Cycle 166:
$t0 -> 1, 
Completed 15/22

Clock Cycle 167:
$t0 -> 1, 
Completed 16/22

Clock Cycle 168:
$t0 -> 1, 
Completed 17/22

Clock Cycle 169:
$t0 -> 1, 
Completed 18/22

Clock Cycle 170:
$t0 -> 1, 
Completed 19/22

Clock Cycle 171:
$t0 -> 1, 
Completed 20/22

Clock Cycle 172:
$t0 -> 1, 
Completed 21/22

Clock Cycle 173:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 292 $t0 on Line 32

Clock Cycle 174:
add
add$t1,$t3,$t0
$t1 = 8623032

Clock Cycle 175:
sub
sub$t1,$t3,$t2
$t1 = 8623032

Clock Cycle 176:
sub
sub$t0,$t2,$t1
$t0 = -8623032

Clock Cycle 177:
lw
DRAM Request(Read) Issued for lw 3980 $t4 on Line 36

Clock Cycle 178:
$t4 -> 1, 
Started lw 3980 $t4 on Line 36
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t3,2228
$t1 = 8625260

Clock Cycle 179:
$t4 -> 1, 
Completed 2/12
mul
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 180:
$t4 -> 1, 
Completed 3/12
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 181:
$t4 -> 1, 
Completed 4/12
add
add$t2,$t0,$t1
$t2 = -8623032

Clock Cycle 182:
$t4 -> 1, 
Completed 5/12
sub
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 183:
$t4 -> 1, 
Completed 6/12
addi
addi$t1,$t0,72
$t1 = -8622960

Clock Cycle 184:
$t4 -> 1, 
Completed 7/12
slt
slt$t3,$t1,$t3
$t3 = 1

Clock Cycle 185:
$t4 -> 1, 
Completed 8/12

Clock Cycle 186:
$t4 -> 1, 
Completed 9/12

Clock Cycle 187:
$t4 -> 1, 
Completed 10/12

Clock Cycle 188:
$t4 -> 1, 
Completed 11/12

Clock Cycle 189:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3980 $t4 on Line 36

Clock Cycle 190:
mul
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 191:
slt
slt$t4,$t3,$t1
$t4 = 0

Clock Cycle 192:
addi
addi$t1,$t4,3296
$t1 = 3296

Clock Cycle 193:
lw
DRAM Request(Read) Issued for lw 476 $t3 on Line 47

Clock Cycle 194:
$t3 -> 1, 
Started lw 476 $t3 on Line 47
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t0,1936
$t1 = -8621096

Clock Cycle 195:
$t3 -> 1, 
Completed 2/12

Clock Cycle 196:
$t3 -> 1, 
Completed 3/12

Clock Cycle 197:
$t3 -> 1, 
Completed 4/12

Clock Cycle 198:
$t3 -> 1, 
Completed 5/12

Clock Cycle 199:
$t3 -> 1, 
Completed 6/12

Clock Cycle 200:
$t3 -> 1, 
Completed 7/12

Clock Cycle 201:
$t3 -> 1, 
Completed 8/12

Clock Cycle 202:
$t3 -> 1, 
Completed 9/12

Clock Cycle 203:
$t3 -> 1, 
Completed 10/12

Clock Cycle 204:
$t3 -> 1, 
Completed 11/12

Clock Cycle 205:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 476 $t3 on Line 47

Clock Cycle 206:
slt
slt$t3,$t1,$t1
$t3 = 0

Clock Cycle 207:
add
add$t4,$t2,$t2
$t4 = -17246064

Clock Cycle 208:
slt
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 209:
add
add$t2,$t2,$t4
$t2 = -25869096

Clock Cycle 210:
sw
DRAM Request(Write) Issued for sw 3632 0 on Line 53

Clock Cycle 211:

Started sw 3632 0 on Line 53
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 212:

Completed 2/12
add
add$t0,$t3,$t4
$t0 = -17246064

Clock Cycle 213:

Completed 3/12
slt
slt$t2,$t0,$t1
$t2 = 1

Clock Cycle 214:

Completed 4/12
addi
addi$t4,$t3,1028
$t4 = 1028

Clock Cycle 215:

Completed 5/12
add
add$t2,$t1,$t4
$t2 = 1028

Clock Cycle 216:

Completed 6/12
sub
sub$t1,$t0,$t2
$t1 = -17247092

Clock Cycle 217:

Completed 7/12
slt
slt$t3,$t2,$t3
$t3 = 0

Clock Cycle 218:

Completed 8/12
mul
mul$t1,$t0,$t0
$t1 = 238244096

Clock Cycle 219:

Completed 9/12
sub
sub$t4,$t4,$t0
$t4 = 17247092

Clock Cycle 220:

Completed 10/12
slt
slt$t2,$t1,$t3
$t2 = 0

Clock Cycle 221:

Completed 11/12
slt
slt$t3,$t2,$t1
$t3 = 1

Clock Cycle 222:

Completed 12/12
Finished Instruction sw 3632 0 on Line 53
addi
addi$t3,$t0,2784
$t3 = -17243280

Clock Cycle 223:
sub
sub$t3,$t0,$t2
$t3 = -17246064

Clock Cycle 224:
sw
DRAM Request(Write) Issued for sw 2984 238244096 on Line 67

Clock Cycle 225:

Started sw 2984 238244096 on Line 67
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t2,$t0,$t2
$t2 = -17246064

Clock Cycle 226:

Completed 2/22
addi
addi$t0,$t1,2200
$t0 = 238246296

Clock Cycle 227:

Completed 3/22
sub
sub$t1,$t4,$t3
$t1 = 34493156

Clock Cycle 228:

Completed 4/22
mul
mul$t0,$t1,$t0
$t0 = 784235360

Clock Cycle 229:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 3844 -17246064 on Line 72

Clock Cycle 230:

Completed 6/22
slt
slt$t2,$t1,$t2
$t2 = 0

Clock Cycle 231:

Completed 7/22
sub
sub$t0,$t0,$t1
$t0 = 749742204

Clock Cycle 232:

Completed 8/22
slt
slt$t4,$t2,$t0
$t4 = 1

Clock Cycle 233:

Completed 9/22
mul
mul$t0,$t1,$t2
$t0 = 0

Clock Cycle 234:

Completed 10/22
sub
sub$t0,$t2,$t4
$t0 = -1

Clock Cycle 235:

Completed 11/22
add
add$t2,$t3,$t2
$t2 = -17246064

Clock Cycle 236:

Completed 12/22
sw
DRAM Request(Write) Issued for sw 920 -17246064 on Line 79

Clock Cycle 237:

Completed 13/22
sub
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 238:

Completed 14/22
slt
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 239:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 3448 $t2 on Line 82

Clock Cycle 240:
$t2 -> 1, 
Completed 16/22
add
add$t3,$t4,$t0
$t3 = 0

Clock Cycle 241:
$t2 -> 1, 
Completed 17/22

Clock Cycle 242:
$t2 -> 1, 
Completed 18/22

Clock Cycle 243:
$t2 -> 1, 
Completed 19/22

Clock Cycle 244:
$t2 -> 1, 
Completed 20/22

Clock Cycle 245:
$t2 -> 1, 
Completed 21/22

Clock Cycle 246:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2984 238244096 on Line 67

Clock Cycle 247:
$t2 -> 1, 
Started sw 3844 -17246064 on Line 72
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 248:
$t2 -> 1, 
Completed 2/22

Clock Cycle 249:
$t2 -> 1, 
Completed 3/22

Clock Cycle 250:
$t2 -> 1, 
Completed 4/22

Clock Cycle 251:
$t2 -> 1, 
Completed 5/22

Clock Cycle 252:
$t2 -> 1, 
Completed 6/22

Clock Cycle 253:
$t2 -> 1, 
Completed 7/22

Clock Cycle 254:
$t2 -> 1, 
Completed 8/22

Clock Cycle 255:
$t2 -> 1, 
Completed 9/22

Clock Cycle 256:
$t2 -> 1, 
Completed 10/22
Memory at 2984 = 238244096

Clock Cycle 257:
$t2 -> 1, 
Completed 11/22

Clock Cycle 258:
$t2 -> 1, 
Completed 12/22

Clock Cycle 259:
$t2 -> 1, 
Completed 13/22

Clock Cycle 260:
$t2 -> 1, 
Completed 14/22

Clock Cycle 261:
$t2 -> 1, 
Completed 15/22

Clock Cycle 262:
$t2 -> 1, 
Completed 16/22

Clock Cycle 263:
$t2 -> 1, 
Completed 17/22

Clock Cycle 264:
$t2 -> 1, 
Completed 18/22

Clock Cycle 265:
$t2 -> 1, 
Completed 19/22

Clock Cycle 266:
$t2 -> 1, 
Completed 20/22

Clock Cycle 267:
$t2 -> 1, 
Completed 21/22

Clock Cycle 268:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3844 -17246064 on Line 72

Clock Cycle 269:
$t2 -> 1, 
Started lw 3448 $t2 on Line 82
Completed 1/2

Clock Cycle 270:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3448 $t2 on Line 82

Clock Cycle 271:

Started sw 920 -17246064 on Line 79
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 540 $t2 on Line 84

Clock Cycle 272:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2936 0 on Line 85

Clock Cycle 273:
$t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3276 0 on Line 86

Clock Cycle 274:
$t2 -> 1, 
Completed 4/22

Clock Cycle 275:
$t2 -> 1, 
Completed 5/22

Clock Cycle 276:
$t2 -> 1, 
Completed 6/22

Clock Cycle 277:
$t2 -> 1, 
Completed 7/22

Clock Cycle 278:
$t2 -> 1, 
Completed 8/22

Clock Cycle 279:
$t2 -> 1, 
Completed 9/22

Clock Cycle 280:
$t2 -> 1, 
Completed 10/22
Memory at 3844 = -17246064

Clock Cycle 281:
$t2 -> 1, 
Completed 11/22

Clock Cycle 282:
$t2 -> 1, 
Completed 12/22

Clock Cycle 283:
$t2 -> 1, 
Completed 13/22

Clock Cycle 284:
$t2 -> 1, 
Completed 14/22

Clock Cycle 285:
$t2 -> 1, 
Completed 15/22

Clock Cycle 286:
$t2 -> 1, 
Completed 16/22

Clock Cycle 287:
$t2 -> 1, 
Completed 17/22

Clock Cycle 288:
$t2 -> 1, 
Completed 18/22

Clock Cycle 289:
$t2 -> 1, 
Completed 19/22

Clock Cycle 290:
$t2 -> 1, 
Completed 20/22

Clock Cycle 291:
$t2 -> 1, 
Completed 21/22

Clock Cycle 292:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 920 -17246064 on Line 79

Clock Cycle 293:
$t2 -> 1, 
Started lw 540 $t2 on Line 84
Completed 1/2

Clock Cycle 294:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 540 $t2 on Line 84

Clock Cycle 295:

Started sw 2936 0 on Line 85
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t2,$t4,$t3
$t2 = 1

Clock Cycle 296:

Completed 2/22
add
add$t2,$t2,$t3
$t2 = 1

Clock Cycle 297:

Completed 3/22
mul
mul$t4,$t0,$t2
$t4 = -1

Clock Cycle 298:

Completed 4/22
add
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 299:

Completed 5/22
add
add$t1,$t3,$t0
$t1 = -1

Clock Cycle 300:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 3640 0 on Line 92

Clock Cycle 301:

Completed 7/22
sub
sub$t4,$t1,$t0
$t4 = 0

Clock Cycle 302:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 2276 $t3 on Line 94

Clock Cycle 303:
$t3 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 572 -1 on Line 95

Clock Cycle 304:
$t3 -> 1, 
Completed 10/22
Memory at 920 = -17246064
slt
slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 305:
$t3 -> 1, 
Completed 11/22

Clock Cycle 306:
$t3 -> 1, 
Completed 12/22

Clock Cycle 307:
$t3 -> 1, 
Completed 13/22

Clock Cycle 308:
$t3 -> 1, 
Completed 14/22

Clock Cycle 309:
$t3 -> 1, 
Completed 15/22

Clock Cycle 310:
$t3 -> 1, 
Completed 16/22

Clock Cycle 311:
$t3 -> 1, 
Completed 17/22

Clock Cycle 312:
$t3 -> 1, 
Completed 18/22

Clock Cycle 313:
$t3 -> 1, 
Completed 19/22

Clock Cycle 314:
$t3 -> 1, 
Completed 20/22

Clock Cycle 315:
$t3 -> 1, 
Completed 21/22

Clock Cycle 316:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2936 0 on Line 85

Clock Cycle 317:
$t3 -> 1, 
Started lw 2276 $t3 on Line 94
Completed 1/2

Clock Cycle 318:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2276 $t3 on Line 94

Clock Cycle 319:

Started sw 3276 0 on Line 86
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t3,3924
$t3 = 3924

Clock Cycle 320:

Completed 2/22
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 321:

Completed 3/22
sub
sub$t4,$t2,$t1
$t4 = 0

Clock Cycle 322:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 588 $t3 on Line 100

Clock Cycle 323:
$t3 -> 1, 
Completed 5/22
sub
sub$t1,$t2,$t1
$t1 = 0

Clock Cycle 324:
$t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 692 0 on Line 102

Clock Cycle 325:
$t3 -> 1, 
Completed 7/22

Clock Cycle 326:
$t3 -> 1, 
Completed 8/22

Clock Cycle 327:
$t3 -> 1, 
Completed 9/22

Clock Cycle 328:
$t3 -> 1, 
Completed 10/22

Clock Cycle 329:
$t3 -> 1, 
Completed 11/22

Clock Cycle 330:
$t3 -> 1, 
Completed 12/22

Clock Cycle 331:
$t3 -> 1, 
Completed 13/22

Clock Cycle 332:
$t3 -> 1, 
Completed 14/22

Clock Cycle 333:
$t3 -> 1, 
Completed 15/22

Clock Cycle 334:
$t3 -> 1, 
Completed 16/22

Clock Cycle 335:
$t3 -> 1, 
Completed 17/22

Clock Cycle 336:
$t3 -> 1, 
Completed 18/22

Clock Cycle 337:
$t3 -> 1, 
Completed 19/22

Clock Cycle 338:
$t3 -> 1, 
Completed 20/22

Clock Cycle 339:
$t3 -> 1, 
Completed 21/22

Clock Cycle 340:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3276 0 on Line 86

Clock Cycle 341:
$t3 -> 1, 
Started sw 3640 0 on Line 92
Completed 1/2

Clock Cycle 342:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3640 0 on Line 92

Clock Cycle 343:
$t3 -> 1, 
Started sw 572 -1 on Line 95
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 344:
$t3 -> 1, 
Completed 2/22

Clock Cycle 345:
$t3 -> 1, 
Completed 3/22

Clock Cycle 346:
$t3 -> 1, 
Completed 4/22

Clock Cycle 347:
$t3 -> 1, 
Completed 5/22

Clock Cycle 348:
$t3 -> 1, 
Completed 6/22

Clock Cycle 349:
$t3 -> 1, 
Completed 7/22

Clock Cycle 350:
$t3 -> 1, 
Completed 8/22

Clock Cycle 351:
$t3 -> 1, 
Completed 9/22

Clock Cycle 352:
$t3 -> 1, 
Completed 10/22

Clock Cycle 353:
$t3 -> 1, 
Completed 11/22

Clock Cycle 354:
$t3 -> 1, 
Completed 12/22

Clock Cycle 355:
$t3 -> 1, 
Completed 13/22

Clock Cycle 356:
$t3 -> 1, 
Completed 14/22

Clock Cycle 357:
$t3 -> 1, 
Completed 15/22

Clock Cycle 358:
$t3 -> 1, 
Completed 16/22

Clock Cycle 359:
$t3 -> 1, 
Completed 17/22

Clock Cycle 360:
$t3 -> 1, 
Completed 18/22

Clock Cycle 361:
$t3 -> 1, 
Completed 19/22

Clock Cycle 362:
$t3 -> 1, 
Completed 20/22

Clock Cycle 363:
$t3 -> 1, 
Completed 21/22

Clock Cycle 364:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 572 -1 on Line 95

Clock Cycle 365:
$t3 -> 1, 
Started lw 588 $t3 on Line 100
Completed 1/2

Clock Cycle 366:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 588 $t3 on Line 100

Clock Cycle 367:

Started sw 692 0 on Line 102
Completed 1/2
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 368:

Completed 2/2
Finished Instruction sw 692 0 on Line 102
add
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 369:
lw
DRAM Request(Read) Issued for lw 3636 $t3 on Line 105

Clock Cycle 370:
$t3 -> 1, 
Started lw 3636 $t3 on Line 105
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 371:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 928 0 on Line 107

Clock Cycle 372:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 692 0 on Line 108

Clock Cycle 373:
$t3 -> 1, 
Completed 4/22

Clock Cycle 374:
$t3 -> 1, 
Completed 5/22

Clock Cycle 375:
$t3 -> 1, 
Completed 6/22

Clock Cycle 376:
$t3 -> 1, 
Completed 7/22

Clock Cycle 377:
$t3 -> 1, 
Completed 8/22

Clock Cycle 378:
$t3 -> 1, 
Completed 9/22

Clock Cycle 379:
$t3 -> 1, 
Completed 10/22
Memory at 572 = -1

Clock Cycle 380:
$t3 -> 1, 
Completed 11/22

Clock Cycle 381:
$t3 -> 1, 
Completed 12/22

Clock Cycle 382:
$t3 -> 1, 
Completed 13/22

Clock Cycle 383:
$t3 -> 1, 
Completed 14/22

Clock Cycle 384:
$t3 -> 1, 
Completed 15/22

Clock Cycle 385:
$t3 -> 1, 
Completed 16/22

Clock Cycle 386:
$t3 -> 1, 
Completed 17/22

Clock Cycle 387:
$t3 -> 1, 
Completed 18/22

Clock Cycle 388:
$t3 -> 1, 
Completed 19/22

Clock Cycle 389:
$t3 -> 1, 
Completed 20/22

Clock Cycle 390:
$t3 -> 1, 
Completed 21/22

Clock Cycle 391:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3636 $t3 on Line 105

Clock Cycle 392:

Started sw 928 0 on Line 107
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 393:

Completed 2/12
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 394:

Completed 3/12
addi
addi$t1,$t3,2100
$t1 = 2100

Clock Cycle 395:

Completed 4/12
sub
sub$t0,$t4,$t1
$t0 = -2100

Clock Cycle 396:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3784 0 on Line 113

Clock Cycle 397:

Completed 6/12
slt
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 398:

Completed 7/12
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 399:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 3944 $t0 on Line 116

Clock Cycle 400:
$t0 -> 1, 
Completed 9/12

Clock Cycle 401:
$t0 -> 1, 
Completed 10/12

Clock Cycle 402:
$t0 -> 1, 
Completed 11/12

Clock Cycle 403:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 928 0 on Line 107

Clock Cycle 404:
$t0 -> 1, 
Started sw 692 0 on Line 108
Completed 1/2

Clock Cycle 405:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 692 0 on Line 108

Clock Cycle 406:
$t0 -> 1, 
Started sw 3784 0 on Line 113
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 407:
$t0 -> 1, 
Completed 2/22

Clock Cycle 408:
$t0 -> 1, 
Completed 3/22

Clock Cycle 409:
$t0 -> 1, 
Completed 4/22

Clock Cycle 410:
$t0 -> 1, 
Completed 5/22

Clock Cycle 411:
$t0 -> 1, 
Completed 6/22

Clock Cycle 412:
$t0 -> 1, 
Completed 7/22

Clock Cycle 413:
$t0 -> 1, 
Completed 8/22

Clock Cycle 414:
$t0 -> 1, 
Completed 9/22

Clock Cycle 415:
$t0 -> 1, 
Completed 10/22

Clock Cycle 416:
$t0 -> 1, 
Completed 11/22

Clock Cycle 417:
$t0 -> 1, 
Completed 12/22

Clock Cycle 418:
$t0 -> 1, 
Completed 13/22

Clock Cycle 419:
$t0 -> 1, 
Completed 14/22

Clock Cycle 420:
$t0 -> 1, 
Completed 15/22

Clock Cycle 421:
$t0 -> 1, 
Completed 16/22

Clock Cycle 422:
$t0 -> 1, 
Completed 17/22

Clock Cycle 423:
$t0 -> 1, 
Completed 18/22

Clock Cycle 424:
$t0 -> 1, 
Completed 19/22

Clock Cycle 425:
$t0 -> 1, 
Completed 20/22

Clock Cycle 426:
$t0 -> 1, 
Completed 21/22

Clock Cycle 427:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3784 0 on Line 113

Clock Cycle 428:
$t0 -> 1, 
Started lw 3944 $t0 on Line 116
Completed 1/2

Clock Cycle 429:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3944 $t0 on Line 116

Clock Cycle 430:
addi
addi$t0,$t0,876
$t0 = 876

Clock Cycle 431:
slt
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 432:
add
add$t4,$t3,$t1
$t4 = 2100

Clock Cycle 433:
sub
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 434:
slt
slt$t1,$t4,$t1
$t1 = 0

Clock Cycle 435:
add
add$t1,$t2,$t1
$t1 = 0

Clock Cycle 436:
add
add$t2,$t4,$t4
$t2 = 4200

Clock Cycle 437:
slt
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 438:
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 439:
add
add$t3,$t2,$t4
$t3 = 4200

Clock Cycle 440:
mul
mul$t0,$t4,$t3
$t0 = 0

Clock Cycle 441:
sub
sub$t1,$t1,$t0
$t1 = 1

Clock Cycle 442:
addi
addi$t4,$t3,1672
$t4 = 5872

Clock Cycle 443:
slt
slt$t4,$t1,$t3
$t4 = 1

Clock Cycle 444:
sw
DRAM Request(Write) Issued for sw 2896 1 on Line 131

Clock Cycle 445:

Started sw 2896 1 on Line 131
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2816 1 on Line 132

Clock Cycle 446:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2672 0 on Line 133

Clock Cycle 447:

Completed 3/22
addi
addi$t4,$t2,3620
$t4 = 7820

Clock Cycle 448:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 3976 $t0 on Line 135

Clock Cycle 449:
$t0 -> 1, 
Completed 5/22

Clock Cycle 450:
$t0 -> 1, 
Completed 6/22

Clock Cycle 451:
$t0 -> 1, 
Completed 7/22

Clock Cycle 452:
$t0 -> 1, 
Completed 8/22

Clock Cycle 453:
$t0 -> 1, 
Completed 9/22

Clock Cycle 454:
$t0 -> 1, 
Completed 10/22

Clock Cycle 455:
$t0 -> 1, 
Completed 11/22

Clock Cycle 456:
$t0 -> 1, 
Completed 12/22

Clock Cycle 457:
$t0 -> 1, 
Completed 13/22

Clock Cycle 458:
$t0 -> 1, 
Completed 14/22

Clock Cycle 459:
$t0 -> 1, 
Completed 15/22

Clock Cycle 460:
$t0 -> 1, 
Completed 16/22

Clock Cycle 461:
$t0 -> 1, 
Completed 17/22

Clock Cycle 462:
$t0 -> 1, 
Completed 18/22

Clock Cycle 463:
$t0 -> 1, 
Completed 19/22

Clock Cycle 464:
$t0 -> 1, 
Completed 20/22

Clock Cycle 465:
$t0 -> 1, 
Completed 21/22

Clock Cycle 466:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2896 1 on Line 131

Clock Cycle 467:
$t0 -> 1, 
Started sw 2816 1 on Line 132
Completed 1/2

Clock Cycle 468:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2816 1 on Line 132

Clock Cycle 469:
$t0 -> 1, 
Started sw 2672 0 on Line 133
Completed 1/2

Clock Cycle 470:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2672 0 on Line 133

Clock Cycle 471:
$t0 -> 1, 
Started lw 3976 $t0 on Line 135
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 472:
$t0 -> 1, 
Completed 2/22

Clock Cycle 473:
$t0 -> 1, 
Completed 3/22

Clock Cycle 474:
$t0 -> 1, 
Completed 4/22

Clock Cycle 475:
$t0 -> 1, 
Completed 5/22

Clock Cycle 476:
$t0 -> 1, 
Completed 6/22

Clock Cycle 477:
$t0 -> 1, 
Completed 7/22

Clock Cycle 478:
$t0 -> 1, 
Completed 8/22

Clock Cycle 479:
$t0 -> 1, 
Completed 9/22

Clock Cycle 480:
$t0 -> 1, 
Completed 10/22
Memory at 2816 = 1
Memory at 2896 = 1

Clock Cycle 481:
$t0 -> 1, 
Completed 11/22

Clock Cycle 482:
$t0 -> 1, 
Completed 12/22

Clock Cycle 483:
$t0 -> 1, 
Completed 13/22

Clock Cycle 484:
$t0 -> 1, 
Completed 14/22

Clock Cycle 485:
$t0 -> 1, 
Completed 15/22

Clock Cycle 486:
$t0 -> 1, 
Completed 16/22

Clock Cycle 487:
$t0 -> 1, 
Completed 17/22

Clock Cycle 488:
$t0 -> 1, 
Completed 18/22

Clock Cycle 489:
$t0 -> 1, 
Completed 19/22

Clock Cycle 490:
$t0 -> 1, 
Completed 20/22

Clock Cycle 491:
$t0 -> 1, 
Completed 21/22

Clock Cycle 492:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3976 $t0 on Line 135

Clock Cycle 493:
slt
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 494:
add
add$t3,$t3,$t0
$t3 = 4200

Clock Cycle 495:
lw
DRAM Request(Read) Issued for lw 2572 $t4 on Line 138

Clock Cycle 496:
$t4 -> 1, 
Started lw 2572 $t4 on Line 138
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 497:
$t4 -> 1, 
Completed 2/12

Clock Cycle 498:
$t4 -> 1, 
Completed 3/12

Clock Cycle 499:
$t4 -> 1, 
Completed 4/12

Clock Cycle 500:
$t4 -> 1, 
Completed 5/12

Clock Cycle 501:
$t4 -> 1, 
Completed 6/12

Clock Cycle 502:
$t4 -> 1, 
Completed 7/12

Clock Cycle 503:
$t4 -> 1, 
Completed 8/12

Clock Cycle 504:
$t4 -> 1, 
Completed 9/12

Clock Cycle 505:
$t4 -> 1, 
Completed 10/12

Clock Cycle 506:
$t4 -> 1, 
Completed 11/12

Clock Cycle 507:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2572 $t4 on Line 138

Clock Cycle 508:
add
add$t4,$t3,$t1
$t4 = 4201

Clock Cycle 509:
add
add$t0,$t2,$t4
$t0 = 8401

Clock Cycle 510:
slt
slt$t1,$t2,$t4
$t1 = 1

Clock Cycle 511:
sub
sub$t1,$t2,$t0
$t1 = -4201

Clock Cycle 512:
add
add$t0,$t4,$t0
$t0 = 12602

Clock Cycle 513:
slt
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 514:
sw
DRAM Request(Write) Issued for sw 1000 12602 on Line 145

Clock Cycle 515:

Started sw 1000 12602 on Line 145
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t2,$t3,$t0
$t2 = -8402

Clock Cycle 516:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 96 12602 on Line 147

Clock Cycle 517:

Completed 3/12
slt
slt$t2,$t0,$t0
$t2 = 0

Clock Cycle 518:

Completed 4/12
addi
addi$t3,$t0,1080
$t3 = 13682

Clock Cycle 519:

Completed 5/12
addi
addi$t2,$t3,2684
$t2 = 16366

Clock Cycle 520:

Completed 6/12
add
add$t0,$t4,$t1
$t0 = -4201

Clock Cycle 521:

Completed 7/12
mul
mul$t1,$t1,$t1
$t1 = 17648401

Clock Cycle 522:

Completed 8/12
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 523:

Completed 9/12
sub
sub$t0,$t2,$t3
$t0 = 2684

Clock Cycle 524:

Completed 10/12
addi
addi$t2,$t4,596
$t2 = 596

Clock Cycle 525:

Completed 11/12
addi
addi$t2,$t3,3264
$t2 = 16946

Clock Cycle 526:

Completed 12/12
Finished Instruction sw 1000 12602 on Line 145
sw
DRAM Request(Write) Issued for sw 3992 16946 on Line 157

Clock Cycle 527:

Started sw 96 12602 on Line 147
Completed 1/2
slt
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 528:

Completed 2/2
Finished Instruction sw 96 12602 on Line 147
slt
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 529:

Started sw 3992 16946 on Line 157
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1240 $t1 on Line 160

Clock Cycle 530:
$t1 -> 1, 
Completed 2/22
addi
addi$t4,$t4,1720
$t4 = 1720

Clock Cycle 531:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2424 $t0 on Line 162

Clock Cycle 532:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 533:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 534:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 535:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 536:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 537:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 538:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 96 = 12602
Memory at 1000 = 12602

Clock Cycle 539:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 540:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 541:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 542:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 543:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 544:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 545:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 546:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 547:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 548:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 549:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 550:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 3992 16946 on Line 157

Clock Cycle 551:
$t0 -> 1, $t1 -> 1, 
Started lw 1240 $t1 on Line 160
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 552:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 553:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 554:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 555:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 556:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 557:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 558:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 559:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 560:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 3992 = 16946

Clock Cycle 561:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 562:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 563:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 564:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 565:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 566:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 567:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 568:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 569:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 570:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 571:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 572:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1240 $t1 on Line 160

Clock Cycle 573:
$t0 -> 1, 
Started lw 2424 $t0 on Line 162
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 574:
$t0 -> 1, 
Completed 2/12

Clock Cycle 575:
$t0 -> 1, 
Completed 3/12

Clock Cycle 576:
$t0 -> 1, 
Completed 4/12

Clock Cycle 577:
$t0 -> 1, 
Completed 5/12

Clock Cycle 578:
$t0 -> 1, 
Completed 6/12

Clock Cycle 579:
$t0 -> 1, 
Completed 7/12

Clock Cycle 580:
$t0 -> 1, 
Completed 8/12

Clock Cycle 581:
$t0 -> 1, 
Completed 9/12

Clock Cycle 582:
$t0 -> 1, 
Completed 10/12

Clock Cycle 583:
$t0 -> 1, 
Completed 11/12

Clock Cycle 584:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2424 $t0 on Line 162

Clock Cycle 585:
mul
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 586:
mul
mul$t2,$t0,$t0
$t2 = 0

Clock Cycle 587:
sub
sub$t4,$t0,$t2
$t4 = 0

Clock Cycle 588:
lw
DRAM Request(Read) Issued for lw 2240 $t3 on Line 166

Clock Cycle 589:
$t3 -> 1, 
Started lw 2240 $t3 on Line 166
Completed 1/2
lw
DRAM Request(Read) Issued for lw 500 $t4 on Line 167

Clock Cycle 590:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2240 $t3 on Line 166

Clock Cycle 591:
$t4 -> 1, 
Started lw 500 $t4 on Line 167
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 592:
$t4 -> 1, 
Completed 2/12

Clock Cycle 593:
$t4 -> 1, 
Completed 3/12

Clock Cycle 594:
$t4 -> 1, 
Completed 4/12

Clock Cycle 595:
$t4 -> 1, 
Completed 5/12

Clock Cycle 596:
$t4 -> 1, 
Completed 6/12

Clock Cycle 597:
$t4 -> 1, 
Completed 7/12

Clock Cycle 598:
$t4 -> 1, 
Completed 8/12

Clock Cycle 599:
$t4 -> 1, 
Completed 9/12

Clock Cycle 600:
$t4 -> 1, 
Completed 10/12

Clock Cycle 601:
$t4 -> 1, 
Completed 11/12

Clock Cycle 602:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 500 $t4 on Line 167

Clock Cycle 603:
sw
DRAM Request(Write) Issued for sw 3820 0 on Line 168

Clock Cycle 604:

Started sw 3820 0 on Line 168
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1304 0 on Line 169

Clock Cycle 605:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 496 $t3 on Line 170

Clock Cycle 606:
$t3 -> 1, 
Completed 3/12

Clock Cycle 607:
$t3 -> 1, 
Completed 4/12

Clock Cycle 608:
$t3 -> 1, 
Completed 5/12

Clock Cycle 609:
$t3 -> 1, 
Completed 6/12

Clock Cycle 610:
$t3 -> 1, 
Completed 7/12

Clock Cycle 611:
$t3 -> 1, 
Completed 8/12

Clock Cycle 612:
$t3 -> 1, 
Completed 9/12

Clock Cycle 613:
$t3 -> 1, 
Completed 10/12

Clock Cycle 614:
$t3 -> 1, 
Completed 11/12

Clock Cycle 615:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3820 0 on Line 168

Clock Cycle 616:
$t3 -> 1, 
Started sw 1304 0 on Line 169
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 617:
$t3 -> 1, 
Completed 2/22

Clock Cycle 618:
$t3 -> 1, 
Completed 3/22

Clock Cycle 619:
$t3 -> 1, 
Completed 4/22

Clock Cycle 620:
$t3 -> 1, 
Completed 5/22

Clock Cycle 621:
$t3 -> 1, 
Completed 6/22

Clock Cycle 622:
$t3 -> 1, 
Completed 7/22

Clock Cycle 623:
$t3 -> 1, 
Completed 8/22

Clock Cycle 624:
$t3 -> 1, 
Completed 9/22

Clock Cycle 625:
$t3 -> 1, 
Completed 10/22

Clock Cycle 626:
$t3 -> 1, 
Completed 11/22

Clock Cycle 627:
$t3 -> 1, 
Completed 12/22

Clock Cycle 628:
$t3 -> 1, 
Completed 13/22

Clock Cycle 629:
$t3 -> 1, 
Completed 14/22

Clock Cycle 630:
$t3 -> 1, 
Completed 15/22

Clock Cycle 631:
$t3 -> 1, 
Completed 16/22

Clock Cycle 632:
$t3 -> 1, 
Completed 17/22

Clock Cycle 633:
$t3 -> 1, 
Completed 18/22

Clock Cycle 634:
$t3 -> 1, 
Completed 19/22

Clock Cycle 635:
$t3 -> 1, 
Completed 20/22

Clock Cycle 636:
$t3 -> 1, 
Completed 21/22

Clock Cycle 637:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1304 0 on Line 169

Clock Cycle 638:
$t3 -> 1, 
Started lw 496 $t3 on Line 170
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 639:
$t3 -> 1, 
Completed 2/22

Clock Cycle 640:
$t3 -> 1, 
Completed 3/22

Clock Cycle 641:
$t3 -> 1, 
Completed 4/22

Clock Cycle 642:
$t3 -> 1, 
Completed 5/22

Clock Cycle 643:
$t3 -> 1, 
Completed 6/22

Clock Cycle 644:
$t3 -> 1, 
Completed 7/22

Clock Cycle 645:
$t3 -> 1, 
Completed 8/22

Clock Cycle 646:
$t3 -> 1, 
Completed 9/22

Clock Cycle 647:
$t3 -> 1, 
Completed 10/22

Clock Cycle 648:
$t3 -> 1, 
Completed 11/22

Clock Cycle 649:
$t3 -> 1, 
Completed 12/22

Clock Cycle 650:
$t3 -> 1, 
Completed 13/22

Clock Cycle 651:
$t3 -> 1, 
Completed 14/22

Clock Cycle 652:
$t3 -> 1, 
Completed 15/22

Clock Cycle 653:
$t3 -> 1, 
Completed 16/22

Clock Cycle 654:
$t3 -> 1, 
Completed 17/22

Clock Cycle 655:
$t3 -> 1, 
Completed 18/22

Clock Cycle 656:
$t3 -> 1, 
Completed 19/22

Clock Cycle 657:
$t3 -> 1, 
Completed 20/22

Clock Cycle 658:
$t3 -> 1, 
Completed 21/22

Clock Cycle 659:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 496 $t3 on Line 170

Clock Cycle 660:
sub
sub$t1,$t3,$t0
$t1 = 0

Clock Cycle 661:
sub
sub$t4,$t4,$t0
$t4 = 0

Clock Cycle 662:
addi
addi$t4,$t1,416
$t4 = 416

Clock Cycle 663:
lw
DRAM Request(Read) Issued for lw 1696 $t2 on Line 174

Clock Cycle 664:
$t2 -> 1, 
Started lw 1696 $t2 on Line 174
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 665:
$t2 -> 1, 
Completed 2/12

Clock Cycle 666:
$t2 -> 1, 
Completed 3/12

Clock Cycle 667:
$t2 -> 1, 
Completed 4/12

Clock Cycle 668:
$t2 -> 1, 
Completed 5/12

Clock Cycle 669:
$t2 -> 1, 
Completed 6/12

Clock Cycle 670:
$t2 -> 1, 
Completed 7/12

Clock Cycle 671:
$t2 -> 1, 
Completed 8/12

Clock Cycle 672:
$t2 -> 1, 
Completed 9/12

Clock Cycle 673:
$t2 -> 1, 
Completed 10/12

Clock Cycle 674:
$t2 -> 1, 
Completed 11/12

Clock Cycle 675:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1696 $t2 on Line 174

Clock Cycle 676:
mul
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 677:
sw
DRAM Request(Write) Issued for sw 576 0 on Line 177

Clock Cycle 678:

Started sw 576 0 on Line 177
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t2,$t0,$t4
$t2 = 416

Clock Cycle 679:

Completed 2/12
sub
sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 680:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 180 $t4 on Line 180

Clock Cycle 681:
$t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 824 $t1 on Line 181

Clock Cycle 682:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 683:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 684:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 685:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 686:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 687:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 688:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 689:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 576 0 on Line 177

Clock Cycle 690:
$t1 -> 1, $t4 -> 1, 
Started lw 180 $t4 on Line 180
Completed 1/2

Clock Cycle 691:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 180 $t4 on Line 180

Clock Cycle 692:
$t1 -> 1, 
Started lw 824 $t1 on Line 181
Completed 1/2
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 693:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 824 $t1 on Line 181
lw
DRAM Request(Read) Issued for lw 3924 $t0 on Line 183

Clock Cycle 694:
$t0 -> 1, 
Started lw 3924 $t0 on Line 183
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 695:
$t0 -> 1, 
Completed 2/22

Clock Cycle 696:
$t0 -> 1, 
Completed 3/22

Clock Cycle 697:
$t0 -> 1, 
Completed 4/22

Clock Cycle 698:
$t0 -> 1, 
Completed 5/22

Clock Cycle 699:
$t0 -> 1, 
Completed 6/22

Clock Cycle 700:
$t0 -> 1, 
Completed 7/22

Clock Cycle 701:
$t0 -> 1, 
Completed 8/22

Clock Cycle 702:
$t0 -> 1, 
Completed 9/22

Clock Cycle 703:
$t0 -> 1, 
Completed 10/22

Clock Cycle 704:
$t0 -> 1, 
Completed 11/22

Clock Cycle 705:
$t0 -> 1, 
Completed 12/22

Clock Cycle 706:
$t0 -> 1, 
Completed 13/22

Clock Cycle 707:
$t0 -> 1, 
Completed 14/22

Clock Cycle 708:
$t0 -> 1, 
Completed 15/22

Clock Cycle 709:
$t0 -> 1, 
Completed 16/22

Clock Cycle 710:
$t0 -> 1, 
Completed 17/22

Clock Cycle 711:
$t0 -> 1, 
Completed 18/22

Clock Cycle 712:
$t0 -> 1, 
Completed 19/22

Clock Cycle 713:
$t0 -> 1, 
Completed 20/22

Clock Cycle 714:
$t0 -> 1, 
Completed 21/22

Clock Cycle 715:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3924 $t0 on Line 183

Clock Cycle 716:
slt
slt$t0,$t4,$t3
$t0 = 0

Clock Cycle 717:
addi
addi$t2,$t2,1036
$t2 = 1452

Clock Cycle 718:
lw
DRAM Request(Read) Issued for lw 2280 $t3 on Line 186

Clock Cycle 719:
$t3 -> 1, 
Started lw 2280 $t3 on Line 186
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2096 0 on Line 187

Clock Cycle 720:
$t3 -> 1, 
Completed 2/12

Clock Cycle 721:
$t3 -> 1, 
Completed 3/12

Clock Cycle 722:
$t3 -> 1, 
Completed 4/12

Clock Cycle 723:
$t3 -> 1, 
Completed 5/12

Clock Cycle 724:
$t3 -> 1, 
Completed 6/12

Clock Cycle 725:
$t3 -> 1, 
Completed 7/12

Clock Cycle 726:
$t3 -> 1, 
Completed 8/12

Clock Cycle 727:
$t3 -> 1, 
Completed 9/12

Clock Cycle 728:
$t3 -> 1, 
Completed 10/12

Clock Cycle 729:
$t3 -> 1, 
Completed 11/12

Clock Cycle 730:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2280 $t3 on Line 186

Clock Cycle 731:

Started sw 2096 0 on Line 187
Completed 1/2
slt
slt$t3,$t3,$t2
$t3 = 1

Clock Cycle 732:

Completed 2/2
Finished Instruction sw 2096 0 on Line 187
sw
DRAM Request(Write) Issued for sw 3440 0 on Line 189

Clock Cycle 733:

Started sw 3440 0 on Line 189
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add
add$t1,$t2,$t2
$t1 = 2904

Clock Cycle 734:

Completed 2/22
add
add$t1,$t4,$t4
$t1 = 0

Clock Cycle 735:

Completed 3/22
slt
slt$t0,$t4,$t3
$t0 = 1

Clock Cycle 736:

Completed 4/22
sub
sub$t2,$t0,$t2
$t2 = -1451

Clock Cycle 737:

Completed 5/22
sub
sub$t4,$t0,$t1
$t4 = 1

Clock Cycle 738:

Completed 6/22
slt
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 739:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 580 $t3 on Line 196

Clock Cycle 740:
$t3 -> 1, 
Completed 8/22
addi
addi$t2,$t2,1516
$t2 = 65

Clock Cycle 741:
$t3 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 656 $t0 on Line 198

Clock Cycle 742:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
sw
DRAM Request(Write) Issued for sw 3980 0 on Line 199

Clock Cycle 743:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 744:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 745:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 746:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 747:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 748:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 749:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 750:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 751:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 752:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 753:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 754:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3440 0 on Line 189

Clock Cycle 755:
$t0 -> 1, $t3 -> 1, 
Started sw 3980 0 on Line 199
Completed 1/2

Clock Cycle 756:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3980 0 on Line 199

Clock Cycle 757:
$t0 -> 1, $t3 -> 1, 
Started lw 580 $t3 on Line 196
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 758:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 759:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 760:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 761:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 762:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 763:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 764:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 765:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 766:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 767:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 768:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 769:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 770:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 771:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 772:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 773:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 774:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 775:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 776:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 777:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 778:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 580 $t3 on Line 196

Clock Cycle 779:
$t0 -> 1, 
Started lw 656 $t0 on Line 198
Completed 1/2

Clock Cycle 780:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 656 $t0 on Line 198

Clock Cycle 781:
add
add$t0,$t4,$t1
$t0 = 0

Clock Cycle 782:
addi
addi$t3,$t1,84
$t3 = 84

Clock Cycle 783:
mul
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 784:
lw
DRAM Request(Read) Issued for lw 1368 $t3 on Line 203

Clock Cycle 785:
$t3 -> 1, 
Started lw 1368 $t3 on Line 203
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t0,$t2,$t0
$t0 = 0

Clock Cycle 786:
$t3 -> 1, 
Completed 2/12
addi
addi$t1,$t4,1524
$t1 = 1524

Clock Cycle 787:
$t3 -> 1, 
Completed 3/12

Clock Cycle 788:
$t3 -> 1, 
Completed 4/12

Clock Cycle 789:
$t3 -> 1, 
Completed 5/12

Clock Cycle 790:
$t3 -> 1, 
Completed 6/12

Clock Cycle 791:
$t3 -> 1, 
Completed 7/12

Clock Cycle 792:
$t3 -> 1, 
Completed 8/12

Clock Cycle 793:
$t3 -> 1, 
Completed 9/12

Clock Cycle 794:
$t3 -> 1, 
Completed 10/12

Clock Cycle 795:
$t3 -> 1, 
Completed 11/12

Clock Cycle 796:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1368 $t3 on Line 203

Clock Cycle 797:
addi
addi$t3,$t1,1952
$t3 = 3476

Clock Cycle 798:
sub
sub$t0,$t1,$t3
$t0 = -1952

Clock Cycle 799:
addi
addi$t0,$t0,1552
$t0 = -400

Clock Cycle 800:
sub
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 801:
sw
DRAM Request(Write) Issued for sw 3408 0 on Line 210

Clock Cycle 802:

Started sw 3408 0 on Line 210
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t0,2188
$t1 = 1788

Clock Cycle 803:

Completed 2/12
slt
slt$t2,$t1,$t2
$t2 = 0

Clock Cycle 804:

Completed 3/12
mul
mul$t4,$t3,$t4
$t4 = 0

Clock Cycle 805:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3752 1788 on Line 214

Clock Cycle 806:

Completed 5/12
addi
addi$t1,$t3,3824
$t1 = 7300

Clock Cycle 807:

Completed 6/12
slt
slt$t1,$t1,$t3
$t1 = 0

Clock Cycle 808:

Completed 7/12
sub
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 809:

Completed 8/12
addi
addi$t0,$t1,740
$t0 = 740

Clock Cycle 810:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 2988 740 on Line 219

Clock Cycle 811:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 1356 $t1 on Line 220

Clock Cycle 812:
$t1 -> 1, 
Completed 11/12
mul
mul$t4,$t2,$t4
$t4 = 0

Clock Cycle 813:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3408 0 on Line 210

Clock Cycle 814:
$t1 -> 1, 
Started sw 3752 1788 on Line 214
Completed 1/2

Clock Cycle 815:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3752 1788 on Line 214

Clock Cycle 816:
$t1 -> 1, 
Started sw 2988 740 on Line 219
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 817:
$t1 -> 1, 
Completed 2/22

Clock Cycle 818:
$t1 -> 1, 
Completed 3/22

Clock Cycle 819:
$t1 -> 1, 
Completed 4/22

Clock Cycle 820:
$t1 -> 1, 
Completed 5/22

Clock Cycle 821:
$t1 -> 1, 
Completed 6/22

Clock Cycle 822:
$t1 -> 1, 
Completed 7/22

Clock Cycle 823:
$t1 -> 1, 
Completed 8/22

Clock Cycle 824:
$t1 -> 1, 
Completed 9/22

Clock Cycle 825:
$t1 -> 1, 
Completed 10/22
Memory at 3752 = 1788

Clock Cycle 826:
$t1 -> 1, 
Completed 11/22

Clock Cycle 827:
$t1 -> 1, 
Completed 12/22

Clock Cycle 828:
$t1 -> 1, 
Completed 13/22

Clock Cycle 829:
$t1 -> 1, 
Completed 14/22

Clock Cycle 830:
$t1 -> 1, 
Completed 15/22

Clock Cycle 831:
$t1 -> 1, 
Completed 16/22

Clock Cycle 832:
$t1 -> 1, 
Completed 17/22

Clock Cycle 833:
$t1 -> 1, 
Completed 18/22

Clock Cycle 834:
$t1 -> 1, 
Completed 19/22

Clock Cycle 835:
$t1 -> 1, 
Completed 20/22

Clock Cycle 836:
$t1 -> 1, 
Completed 21/22

Clock Cycle 837:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2988 740 on Line 219

Clock Cycle 838:
$t1 -> 1, 
Started lw 1356 $t1 on Line 220
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 839:
$t1 -> 1, 
Completed 2/22

Clock Cycle 840:
$t1 -> 1, 
Completed 3/22

Clock Cycle 841:
$t1 -> 1, 
Completed 4/22

Clock Cycle 842:
$t1 -> 1, 
Completed 5/22

Clock Cycle 843:
$t1 -> 1, 
Completed 6/22

Clock Cycle 844:
$t1 -> 1, 
Completed 7/22

Clock Cycle 845:
$t1 -> 1, 
Completed 8/22

Clock Cycle 846:
$t1 -> 1, 
Completed 9/22

Clock Cycle 847:
$t1 -> 1, 
Completed 10/22
Memory at 2988 = 740

Clock Cycle 848:
$t1 -> 1, 
Completed 11/22

Clock Cycle 849:
$t1 -> 1, 
Completed 12/22

Clock Cycle 850:
$t1 -> 1, 
Completed 13/22

Clock Cycle 851:
$t1 -> 1, 
Completed 14/22

Clock Cycle 852:
$t1 -> 1, 
Completed 15/22

Clock Cycle 853:
$t1 -> 1, 
Completed 16/22

Clock Cycle 854:
$t1 -> 1, 
Completed 17/22

Clock Cycle 855:
$t1 -> 1, 
Completed 18/22

Clock Cycle 856:
$t1 -> 1, 
Completed 19/22

Clock Cycle 857:
$t1 -> 1, 
Completed 20/22

Clock Cycle 858:
$t1 -> 1, 
Completed 21/22

Clock Cycle 859:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1356 $t1 on Line 220

Clock Cycle 860:
addi
addi$t1,$t1,2760
$t1 = 2760

Clock Cycle 861:
lw
DRAM Request(Read) Issued for lw 0 $t2 on Line 223

Clock Cycle 862:
$t2 -> 1, 
Started lw 0 $t2 on Line 223
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 863:
$t2 -> 1, 
Completed 2/12

Clock Cycle 864:
$t2 -> 1, 
Completed 3/12

Clock Cycle 865:
$t2 -> 1, 
Completed 4/12

Clock Cycle 866:
$t2 -> 1, 
Completed 5/12

Clock Cycle 867:
$t2 -> 1, 
Completed 6/12

Clock Cycle 868:
$t2 -> 1, 
Completed 7/12

Clock Cycle 869:
$t2 -> 1, 
Completed 8/12

Clock Cycle 870:
$t2 -> 1, 
Completed 9/12

Clock Cycle 871:
$t2 -> 1, 
Completed 10/12

Clock Cycle 872:
$t2 -> 1, 
Completed 11/12

Clock Cycle 873:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 0 $t2 on Line 223

Clock Cycle 874:
add
add$t3,$t0,$t2
$t3 = 740

Clock Cycle 875:
lw
DRAM Request(Read) Issued for lw 344 $t1 on Line 225

Clock Cycle 876:
$t1 -> 1, 
Started lw 344 $t1 on Line 225
Completed 1/2

Clock Cycle 877:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 344 $t1 on Line 225

Clock Cycle 878:
sub
sub$t3,$t1,$t2
$t3 = 0

Clock Cycle 879:
lw
DRAM Request(Read) Issued for lw 1240 $t2 on Line 227

Clock Cycle 880:
$t2 -> 1, 
Started lw 1240 $t2 on Line 227
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 881:
$t2 -> 1, 
Completed 2/12

Clock Cycle 882:
$t2 -> 1, 
Completed 3/12

Clock Cycle 883:
$t2 -> 1, 
Completed 4/12

Clock Cycle 884:
$t2 -> 1, 
Completed 5/12

Clock Cycle 885:
$t2 -> 1, 
Completed 6/12

Clock Cycle 886:
$t2 -> 1, 
Completed 7/12

Clock Cycle 887:
$t2 -> 1, 
Completed 8/12

Clock Cycle 888:
$t2 -> 1, 
Completed 9/12

Clock Cycle 889:
$t2 -> 1, 
Completed 10/12

Clock Cycle 890:
$t2 -> 1, 
Completed 11/12

Clock Cycle 891:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1240 $t2 on Line 227

Clock Cycle 892:
add
add$t3,$t4,$t2
$t3 = 0

Clock Cycle 893:
addi
addi$t3,$t2,2052
$t3 = 2052

Clock Cycle 894:
add
add$t2,$t0,$t3
$t2 = 2792

Clock Cycle 895:
sw
DRAM Request(Write) Issued for sw 1032 2052 on Line 232

Clock Cycle 896:

Started sw 1032 2052 on Line 232
Completed 1/2
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 897:

Completed 2/2
Finished Instruction sw 1032 2052 on Line 232
slt
slt$t0,$t4,$t2
$t0 = 1

Clock Cycle 898:
lw
DRAM Request(Read) Issued for lw 3964 $t2 on Line 235

Clock Cycle 899:
$t2 -> 1, 
Started lw 3964 $t2 on Line 235
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul
mul$t0,$t0,$t3
$t0 = 0

Clock Cycle 900:
$t2 -> 1, 
Completed 2/22
sub
sub$t1,$t0,$t3
$t1 = 0

Clock Cycle 901:
$t2 -> 1, 
Completed 3/22
add
add$t0,$t0,$t1
$t0 = 0

Clock Cycle 902:
$t2 -> 1, 
Completed 4/22
slt
slt$t4,$t1,$t3
$t4 = 0

Clock Cycle 903:
$t2 -> 1, 
Completed 5/22
add
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 904:
$t2 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 676 $t4 on Line 241

Clock Cycle 905:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 906:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 907:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 908:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1032 = 2052

Clock Cycle 909:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 910:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 911:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 912:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 913:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 914:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 915:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 916:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 917:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 918:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 919:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 920:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3964 $t2 on Line 235

Clock Cycle 921:
$t4 -> 1, 
Started lw 676 $t4 on Line 241
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t2,$t2,$t3
$t2 = 0

Clock Cycle 922:
$t4 -> 1, 
Completed 2/12

Clock Cycle 923:
$t4 -> 1, 
Completed 3/12

Clock Cycle 924:
$t4 -> 1, 
Completed 4/12

Clock Cycle 925:
$t4 -> 1, 
Completed 5/12

Clock Cycle 926:
$t4 -> 1, 
Completed 6/12

Clock Cycle 927:
$t4 -> 1, 
Completed 7/12

Clock Cycle 928:
$t4 -> 1, 
Completed 8/12

Clock Cycle 929:
$t4 -> 1, 
Completed 9/12

Clock Cycle 930:
$t4 -> 1, 
Completed 10/12

Clock Cycle 931:
$t4 -> 1, 
Completed 11/12

Clock Cycle 932:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 676 $t4 on Line 241

Clock Cycle 933:
slt
slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 934:
sub
sub$t3,$t2,$t4
$t3 = 0

Clock Cycle 935:
slt
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 936:
slt
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 937:
add
add$t4,$t0,$t3
$t4 = 0

Clock Cycle 938:
slt
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 939:
add
add$t3,$t1,$t4
$t3 = 0

Clock Cycle 940:
addi
addi$t1,$t1,3344
$t1 = 3344

Clock Cycle 941:
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 942:
sub
sub$t3,$t3,$t2
$t3 = 0

Clock Cycle 943:
slt
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 944:
add
add$t0,$t2,$t1
$t0 = 0

Clock Cycle 945:
slt
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 946:
add
add$t4,$t2,$t1
$t4 = 0

Clock Cycle 947:
sw
DRAM Request(Write) Issued for sw 3812 0 on Line 257

Clock Cycle 948:

Started sw 3812 0 on Line 257
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t0,$t4,2912
$t0 = 2912

Clock Cycle 949:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1944 $t3 on Line 259

Clock Cycle 950:
$t3 -> 1, 
Completed 3/12

Clock Cycle 951:
$t3 -> 1, 
Completed 4/12

Clock Cycle 952:
$t3 -> 1, 
Completed 5/12

Clock Cycle 953:
$t3 -> 1, 
Completed 6/12

Clock Cycle 954:
$t3 -> 1, 
Completed 7/12

Clock Cycle 955:
$t3 -> 1, 
Completed 8/12

Clock Cycle 956:
$t3 -> 1, 
Completed 9/12

Clock Cycle 957:
$t3 -> 1, 
Completed 10/12

Clock Cycle 958:
$t3 -> 1, 
Completed 11/12

Clock Cycle 959:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3812 0 on Line 257

Clock Cycle 960:
$t3 -> 1, 
Started lw 1944 $t3 on Line 259
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 961:
$t3 -> 1, 
Completed 2/22

Clock Cycle 962:
$t3 -> 1, 
Completed 3/22

Clock Cycle 963:
$t3 -> 1, 
Completed 4/22

Clock Cycle 964:
$t3 -> 1, 
Completed 5/22

Clock Cycle 965:
$t3 -> 1, 
Completed 6/22

Clock Cycle 966:
$t3 -> 1, 
Completed 7/22

Clock Cycle 967:
$t3 -> 1, 
Completed 8/22

Clock Cycle 968:
$t3 -> 1, 
Completed 9/22

Clock Cycle 969:
$t3 -> 1, 
Completed 10/22

Clock Cycle 970:
$t3 -> 1, 
Completed 11/22

Clock Cycle 971:
$t3 -> 1, 
Completed 12/22

Clock Cycle 972:
$t3 -> 1, 
Completed 13/22

Clock Cycle 973:
$t3 -> 1, 
Completed 14/22

Clock Cycle 974:
$t3 -> 1, 
Completed 15/22

Clock Cycle 975:
$t3 -> 1, 
Completed 16/22

Clock Cycle 976:
$t3 -> 1, 
Completed 17/22

Clock Cycle 977:
$t3 -> 1, 
Completed 18/22

Clock Cycle 978:
$t3 -> 1, 
Completed 19/22

Clock Cycle 979:
$t3 -> 1, 
Completed 20/22

Clock Cycle 980:
$t3 -> 1, 
Completed 21/22

Clock Cycle 981:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1944 $t3 on Line 259

Clock Cycle 982:
lw
DRAM Request(Read) Issued for lw 1216 $t3 on Line 260

Clock Cycle 983:
$t3 -> 1, 
Started lw 1216 $t3 on Line 260
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3084 2912 on Line 261

Clock Cycle 984:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1216 $t3 on Line 260
slt
slt$t4,$t1,$t4
$t4 = 0

Clock Cycle 985:

Started sw 3084 2912 on Line 261
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 986:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 96 $t4 on Line 264

Clock Cycle 987:
$t4 -> 1, 
Completed 3/12

Clock Cycle 988:
$t4 -> 1, 
Completed 4/12

Clock Cycle 989:
$t4 -> 1, 
Completed 5/12

Clock Cycle 990:
$t4 -> 1, 
Completed 6/12

Clock Cycle 991:
$t4 -> 1, 
Completed 7/12

Clock Cycle 992:
$t4 -> 1, 
Completed 8/12

Clock Cycle 993:
$t4 -> 1, 
Completed 9/12

Clock Cycle 994:
$t4 -> 1, 
Completed 10/12

Clock Cycle 995:
$t4 -> 1, 
Completed 11/12

Clock Cycle 996:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3084 2912 on Line 261

Clock Cycle 997:
$t4 -> 1, 
Started lw 96 $t4 on Line 264
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 998:
$t4 -> 1, 
Completed 2/22

Clock Cycle 999:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1000:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1001:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1002:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1003:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1004:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1005:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1006:
$t4 -> 1, 
Completed 10/22
Memory at 3084 = 2912

Clock Cycle 1007:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1008:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1009:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1010:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1011:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1012:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1013:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1014:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1015:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1016:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1017:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1018:
$t4 -> 1, 
Completed 22/22
$t4 = 12602
Finished Instruction lw 96 $t4 on Line 264

Clock Cycle 1019:
mul
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 1020:
mul
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 1021:
sub
sub$t3,$t0,$t1
$t3 = 2912

Clock Cycle 1022:
add
add$t4,$t3,$t1
$t4 = 2912

Clock Cycle 1023:
sw
DRAM Request(Write) Issued for sw 96 2912 on Line 269

Clock Cycle 1024:

Started sw 96 2912 on Line 269
Completed 1/2
sub
sub$t4,$t3,$t2
$t4 = 2912

Clock Cycle 1025:

Completed 2/2
Finished Instruction sw 96 2912 on Line 269
slt
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 1026:
sub
sub$t0,$t1,$t0
$t0 = -2912

Clock Cycle 1027:
slt
slt$t4,$t4,$t1
$t4 = 0

Clock Cycle 1028:
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1029:
slt
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 1030:
addi
addi$t4,$t1,3136
$t4 = 3136

Clock Cycle 1031:
addi
addi$t2,$t3,2008
$t2 = 2008

Clock Cycle 1032:
mul
mul$t4,$t1,$t0
$t4 = 0

Clock Cycle 1033:
addi
addi$t0,$t2,3624
$t0 = 5632

Clock Cycle 1034:
add
add$t0,$t4,$t2
$t0 = 2008

Clock Cycle 1035:
lw
DRAM Request(Read) Issued for lw 2752 $t4 on Line 281

Clock Cycle 1036:
$t4 -> 1, 
Started lw 2752 $t4 on Line 281
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1037:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1038:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1039:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1040:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1041:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1042:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1043:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1044:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1045:
$t4 -> 1, 
Completed 10/22
Memory at 96 = 2912

Clock Cycle 1046:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1047:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1048:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1049:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1050:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1051:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1052:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1053:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1054:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1055:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1056:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1057:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2752 $t4 on Line 281

Clock Cycle 1058:
add
add$t4,$t2,$t0
$t4 = 4016

Clock Cycle 1059:
sw
DRAM Request(Write) Issued for sw 984 2008 on Line 283

Clock Cycle 1060:

Started sw 984 2008 on Line 283
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t4,$t3,$t3
$t4 = 0

Clock Cycle 1061:

Completed 2/12
slt
slt$t1,$t1,$t3
$t1 = 0

Clock Cycle 1062:

Completed 3/12
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 1063:

Completed 4/12
addi
addi$t0,$t4,236
$t0 = 236

Clock Cycle 1064:

Completed 5/12
slt
slt$t4,$t1,$t0
$t4 = 1

Clock Cycle 1065:

Completed 6/12
mul
mul$t3,$t4,$t4
$t3 = 1

Clock Cycle 1066:

Completed 7/12
addi
addi$t4,$t3,3980
$t4 = 3981

Clock Cycle 1067:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 3660 $t4 on Line 291

Clock Cycle 1068:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1069:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1070:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1071:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 984 2008 on Line 283

Clock Cycle 1072:
$t4 -> 1, 
Started lw 3660 $t4 on Line 291
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1073:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1074:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1075:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1076:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1077:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1078:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1079:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1080:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1081:
$t4 -> 1, 
Completed 10/22
Memory at 984 = 2008

Clock Cycle 1082:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1083:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1084:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1085:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1086:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1087:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1088:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1089:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1090:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1091:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1092:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1093:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3660 $t4 on Line 291

Clock Cycle 1094:
sub
sub$t0,$t3,$t4
$t0 = 1

Clock Cycle 1095:
sub
sub$t3,$t4,$t0
$t3 = -1

Clock Cycle 1096:
addi
addi$t4,$t2,1052
$t4 = 3060

Clock Cycle 1097:
mul
mul$t2,$t1,$t1
$t2 = 0

Clock Cycle 1098:
lw
DRAM Request(Read) Issued for lw 952 $t0 on Line 296

Clock Cycle 1099:
$t0 -> 1, 
Started lw 952 $t0 on Line 296
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t3,$t1,$t3
$t3 = 0

Clock Cycle 1100:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1101:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1102:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1103:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1104:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1105:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1106:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1107:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1108:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1109:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1110:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 952 $t0 on Line 296

Clock Cycle 1111:
slt
slt$t0,$t4,$t3
$t0 = 0

Clock Cycle 1112:
lw
DRAM Request(Read) Issued for lw 1156 $t2 on Line 299

Clock Cycle 1113:
$t2 -> 1, 
Started lw 1156 $t2 on Line 299
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 288 $t4 on Line 300

Clock Cycle 1114:
$t2 -> 1, $t4 -> 1, 
Completed 2/12
mul
mul$t1,$t3,$t0
$t1 = 0

Clock Cycle 1115:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 1116:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1117:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1118:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1119:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1120:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1121:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1122:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1123:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1124:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1156 $t2 on Line 299

Clock Cycle 1125:
$t4 -> 1, 
Started lw 288 $t4 on Line 300
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 1126:
$t4 -> 1, 
Completed 2/12

Clock Cycle 1127:
$t4 -> 1, 
Completed 3/12

Clock Cycle 1128:
$t4 -> 1, 
Completed 4/12

Clock Cycle 1129:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1130:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1131:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1132:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1133:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1134:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1135:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1136:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 288 $t4 on Line 300

Clock Cycle 1137:
slt
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 1138:
lw
DRAM Request(Read) Issued for lw 2960 $t2 on Line 303

Clock Cycle 1139:
$t2 -> 1, 
Started lw 2960 $t2 on Line 303
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1140:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1141:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1142:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1143:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1144:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1145:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1146:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1147:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1148:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1149:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1150:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2960 $t2 on Line 303

Clock Cycle 1151:
sw
DRAM Request(Write) Issued for sw 3344 0 on Line 305

Clock Cycle 1152:

Started sw 3344 0 on Line 305
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 936 0 on Line 306

Clock Cycle 1153:

Completed 2/12
sub
sub$t2,$t0,$t1
$t2 = 0

Clock Cycle 1154:

Completed 3/12
addi
addi$t0,$t0,2208
$t0 = 2208

Clock Cycle 1155:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3716 2208 on Line 309

Clock Cycle 1156:

Completed 5/12
mul
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 1157:

Completed 6/12
sub
sub$t4,$t0,$t2
$t4 = 2208

Clock Cycle 1158:

Completed 7/12
add
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 1159:

Completed 8/12
add
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 1160:

Completed 9/12
addi
addi$t3,$t4,1872
$t3 = 1872

Clock Cycle 1161:

Completed 10/12
sub
sub$t0,$t3,$t2
$t0 = 1872

Clock Cycle 1162:

Completed 11/12
sub
sub$t4,$t4,$t2
$t4 = 0

Clock Cycle 1163:

Completed 12/12
Finished Instruction sw 3344 0 on Line 305
sub
sub$t4,$t4,$t3
$t4 = -1872

Clock Cycle 1164:

Started sw 3716 2208 on Line 309
Completed 1/2
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 1165:

Completed 2/2
Finished Instruction sw 3716 2208 on Line 309
add
add$t2,$t0,$t3
$t2 = 1872

Clock Cycle 1166:

Started sw 936 0 on Line 306
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 1167:

Completed 2/22
mul
mul$t0,$t0,$t2
$t0 = 3504384

Clock Cycle 1168:

Completed 3/22
sub
sub$t1,$t3,$t0
$t1 = -3504384

Clock Cycle 1169:

Completed 4/22
addi
addi$t2,$t0,1784
$t2 = 3506168

Clock Cycle 1170:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 2820 3506168 on Line 324

Clock Cycle 1171:

Completed 6/22
add
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 1172:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 304 $t0 on Line 326

Clock Cycle 1173:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1174:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1175:
$t0 -> 1, 
Completed 10/22
Memory at 3716 = 2208

Clock Cycle 1176:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1177:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1178:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1179:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1180:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1181:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1182:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1183:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1184:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1185:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1186:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1187:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 936 0 on Line 306

Clock Cycle 1188:
$t0 -> 1, 
Started lw 304 $t0 on Line 326
Completed 1/2

Clock Cycle 1189:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 304 $t0 on Line 326

Clock Cycle 1190:

Started sw 2820 3506168 on Line 324
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t3,$t0,1060
$t3 = 1060

Clock Cycle 1191:

Completed 2/22
add
add$t4,$t0,$t1
$t4 = -3504384

Clock Cycle 1192:

Completed 3/22
sub
sub$t4,$t2,$t1
$t4 = 7010552

Clock Cycle 1193:

Completed 4/22
addi
addi$t2,$t4,1352
$t2 = 7011904

Clock Cycle 1194:

Completed 5/22
sub
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 1195:

Completed 6/22
add
add$t4,$t3,$t0
$t4 = 1060

Clock Cycle 1196:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 340 1060 on Line 333

Clock Cycle 1197:

Completed 8/22
add
add$t1,$t0,$t2
$t1 = 0

Clock Cycle 1198:

Completed 9/22
slt
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 1199:

Completed 10/22
add
add$t4,$t2,$t1
$t4 = 0

Clock Cycle 1200:

Completed 11/22
sub
sub$t1,$t1,$t3
$t1 = -1060

Clock Cycle 1201:

Completed 12/22
sw
DRAM Request(Write) Issued for sw 3268 0 on Line 338

Clock Cycle 1202:

Completed 13/22
lw
DRAM Request(Read) Issued for lw 360 $t2 on Line 339

Clock Cycle 1203:
$t2 -> 1, 
Completed 14/22
add
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 1204:
$t2 -> 1, 
Completed 15/22
addi
addi$t3,$t0,728
$t3 = 728

Clock Cycle 1205:
$t2 -> 1, 
Completed 16/22
sw
DRAM Request(Write) Issued for sw 780 0 on Line 342

Clock Cycle 1206:
$t2 -> 1, 
Completed 17/22
sw
DRAM Request(Write) Issued for sw 3160 0 on Line 343

Clock Cycle 1207:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1208:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1209:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1210:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1211:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2820 3506168 on Line 324

Clock Cycle 1212:
$t2 -> 1, 
Started sw 340 1060 on Line 333
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1213:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1214:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1215:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1216:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1217:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1218:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1219:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1220:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1221:
$t2 -> 1, 
Completed 10/22
Memory at 2820 = 3506168

Clock Cycle 1222:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1223:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1224:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1225:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1226:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1227:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1228:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1229:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1230:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1231:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1232:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1233:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 340 1060 on Line 333

Clock Cycle 1234:
$t2 -> 1, 
Started lw 360 $t2 on Line 339
Completed 1/2

Clock Cycle 1235:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 360 $t2 on Line 339

Clock Cycle 1236:

Started sw 780 0 on Line 342
Completed 1/2
add
add$t2,$t0,$t2
$t2 = 0

Clock Cycle 1237:

Completed 2/2
Finished Instruction sw 780 0 on Line 342
lw
DRAM Request(Read) Issued for lw 2176 $t1 on Line 345

Clock Cycle 1238:
$t1 -> 1, 
Started sw 3268 0 on Line 338
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1239:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1240:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1241:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1242:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1243:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1244:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1245:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1246:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1247:
$t1 -> 1, 
Completed 10/22
Memory at 340 = 1060

Clock Cycle 1248:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1249:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1250:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1251:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1252:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1253:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1254:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1255:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1256:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1257:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1258:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1259:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3268 0 on Line 338

Clock Cycle 1260:
$t1 -> 1, 
Started sw 3160 0 on Line 343
Completed 1/2

Clock Cycle 1261:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3160 0 on Line 343

Clock Cycle 1262:
$t1 -> 1, 
Started lw 2176 $t1 on Line 345
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1263:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1264:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1265:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1266:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1267:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1268:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1269:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1270:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1271:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1272:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1273:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1274:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1275:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1276:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1277:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1278:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1279:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1280:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1281:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1282:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1283:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2176 $t1 on Line 345

Clock Cycle 1284:
lw
DRAM Request(Read) Issued for lw 1016 $t1 on Line 346

Clock Cycle 1285:
$t1 -> 1, 
Started lw 1016 $t1 on Line 346
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 1286:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1287:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1288:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1289:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1290:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1291:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1292:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1293:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1294:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1295:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1296:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1016 $t1 on Line 346

Clock Cycle 1297:
slt
slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1298:
add
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 1299:
add
add$t0,$t3,$t4
$t0 = 728

Clock Cycle 1300:
mul
mul$t4,$t0,$t0
$t4 = 529984

Clock Cycle 1301:
slt
slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 1302:
slt
slt$t0,$t3,$t0
$t0 = 1

Clock Cycle 1303:
add
add$t4,$t4,$t3
$t4 = 529984

Clock Cycle 1304:
lw
DRAM Request(Read) Issued for lw 264 $t3 on Line 354

Clock Cycle 1305:
$t3 -> 1, 
Started lw 264 $t3 on Line 354
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1044 $t0 on Line 355

Clock Cycle 1306:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 264 $t3 on Line 354

Clock Cycle 1307:
$t0 -> 1, 
Started lw 1044 $t0 on Line 355
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1308:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1309:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1310:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1311:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1312:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1313:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1314:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1315:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1316:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1317:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1318:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1044 $t0 on Line 355

Clock Cycle 1319:
lw
DRAM Request(Read) Issued for lw 1804 $t0 on Line 356

Clock Cycle 1320:
$t0 -> 1, 
Started lw 1804 $t0 on Line 356
Completed 1/2

Clock Cycle 1321:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1804 $t0 on Line 356

Clock Cycle 1322:
mul
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 1323:
add
add$t1,$t4,$t0
$t1 = 529984

Clock Cycle 1324:
sub
sub$t4,$t0,$t1
$t4 = -529984

Clock Cycle 1325:
sw
DRAM Request(Write) Issued for sw 960 0 on Line 360

Clock Cycle 1326:

Started sw 960 0 on Line 360
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1252 529984 on Line 361

Clock Cycle 1327:

Completed 2/12
sub
sub$t4,$t0,$t0
$t4 = 0

Clock Cycle 1328:

Completed 3/12
sub
sub$t3,$t1,$t3
$t3 = 529984

Clock Cycle 1329:

Completed 4/12
addi
addi$t3,$t2,2388
$t3 = 2388

Clock Cycle 1330:

Completed 5/12
sub
sub$t4,$t1,$t0
$t4 = 529984

Clock Cycle 1331:

Completed 6/12
sub
sub$t3,$t2,$t0
$t3 = 0

Clock Cycle 1332:

Completed 7/12
addi
addi$t3,$t2,3208
$t3 = 3208

Clock Cycle 1333:

Completed 8/12
add
add$t0,$t3,$t0
$t0 = 3208

Clock Cycle 1334:

Completed 9/12
add
add$t2,$t2,$t1
$t2 = 529984

Clock Cycle 1335:

Completed 10/12
mul
mul$t4,$t1,$t3
$t4 = 1700188672

Clock Cycle 1336:

Completed 11/12
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 1337:

Completed 12/12
Finished Instruction sw 960 0 on Line 360
addi
addi$t0,$t4,3408
$t0 = 1700192080

Clock Cycle 1338:

Started sw 1252 529984 on Line 361
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t2,$t2,$t0
$t2 = 1700722064

Clock Cycle 1339:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 48 $t0 on Line 374

Clock Cycle 1340:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3036 0 on Line 375

Clock Cycle 1341:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1342:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1343:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1344:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1345:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1346:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1347:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1348:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1349:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1350:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1351:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1352:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1353:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1354:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1355:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1356:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1357:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1358:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1359:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1252 529984 on Line 361

Clock Cycle 1360:
$t0 -> 1, 
Started lw 48 $t0 on Line 374
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1361:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1362:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1363:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1364:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1365:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1366:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1367:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1368:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1369:
$t0 -> 1, 
Completed 10/22
Memory at 1252 = 529984

Clock Cycle 1370:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1371:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1372:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1373:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1374:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1375:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1376:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1377:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1378:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1379:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1380:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1381:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 48 $t0 on Line 374

Clock Cycle 1382:

Started sw 3036 0 on Line 375
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add
add$t0,$t1,$t0
$t0 = 529984

Clock Cycle 1383:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3452 $t0 on Line 377

Clock Cycle 1384:
$t0 -> 1, 
Completed 3/12
add
add$t4,$t3,$t2
$t4 = 1700722064

Clock Cycle 1385:
$t0 -> 1, 
Completed 4/12
add
add$t2,$t1,$t4
$t2 = 1701252048

Clock Cycle 1386:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1387:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1388:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1389:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1390:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1391:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1392:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1393:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3036 0 on Line 375

Clock Cycle 1394:
$t0 -> 1, 
Started lw 3452 $t0 on Line 377
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1395:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1396:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1397:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1398:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1399:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1400:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1401:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1402:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1403:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1404:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1405:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1406:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1407:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1408:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1409:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1410:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1411:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1412:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1413:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1414:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1415:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3452 $t0 on Line 377

Clock Cycle 1416:
addi
addi$t0,$t3,2744
$t0 = 2744

Clock Cycle 1417:
addi
addi$t4,$t1,736
$t4 = 530720

Clock Cycle 1418:
sub
sub$t3,$t4,$t2
$t3 = -1700721328

Clock Cycle 1419:
sw
DRAM Request(Write) Issued for sw 28 529984 on Line 383

Clock Cycle 1420:

Started sw 28 529984 on Line 383
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t0,$t3,$t2
$t0 = 1

Clock Cycle 1421:

Completed 2/12
sub
sub$t4,$t1,$t4
$t4 = -736

Clock Cycle 1422:

Completed 3/12
sub
sub$t3,$t3,$t1
$t3 = -1701251312

Clock Cycle 1423:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 552 $t0 on Line 387

Clock Cycle 1424:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2236 $t1 on Line 388

Clock Cycle 1425:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 1426:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 1427:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 1428:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 1429:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 1430:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 1431:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 28 529984 on Line 383

Clock Cycle 1432:
$t0 -> 1, $t1 -> 1, 
Started lw 552 $t0 on Line 387
Completed 1/2

Clock Cycle 1433:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 552 $t0 on Line 387

Clock Cycle 1434:
$t1 -> 1, 
Started lw 2236 $t1 on Line 388
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1435:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1436:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1437:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1438:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1439:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1440:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1441:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1442:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1443:
$t1 -> 1, 
Completed 10/22
Memory at 28 = 529984

Clock Cycle 1444:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1445:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1446:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1447:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1448:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1449:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1450:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1451:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1452:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1453:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1454:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1455:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2236 $t1 on Line 388

Clock Cycle 1456:
mul
mul$t0,$t1,$t1
$t0 = 0

Clock Cycle 1457:
addi
addi$t2,$t4,1660
$t2 = 924

Clock Cycle 1458:
mul
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 1459:
lw
DRAM Request(Read) Issued for lw 3560 $t2 on Line 392

Clock Cycle 1460:
$t2 -> 1, 
Started lw 3560 $t2 on Line 392
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1461:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1462:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1463:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1464:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1465:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1466:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1467:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1468:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1469:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1470:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1471:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3560 $t2 on Line 392

Clock Cycle 1472:
sub
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 1473:
addi
addi$t4,$t2,3932
$t4 = 3932

Clock Cycle 1474:
sub
sub$t0,$t4,$t0
$t0 = 3932

Clock Cycle 1475:
sub
sub$t4,$t3,$t1
$t4 = 0

Clock Cycle 1476:
addi
addi$t0,$t0,876
$t0 = 4808

Clock Cycle 1477:
sw
DRAM Request(Write) Issued for sw 1216 0 on Line 398

Clock Cycle 1478:

Started sw 1216 0 on Line 398
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 1479:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 92 0 on Line 400

Clock Cycle 1480:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3412 $t2 on Line 401

Clock Cycle 1481:
$t2 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3508 4808 on Line 402

Clock Cycle 1482:
$t2 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3788 $t4 on Line 403

Clock Cycle 1483:
$t2 -> 1, $t4 -> 1, 
Completed 6/12
add
add$t1,$t0,$t1
$t1 = 4808

Clock Cycle 1484:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1485:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1486:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1487:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1488:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1489:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1216 0 on Line 398

Clock Cycle 1490:
$t2 -> 1, $t4 -> 1, 
Started sw 92 0 on Line 400
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1491:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1492:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1493:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1494:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1495:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1496:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1497:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1498:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1499:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1500:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1501:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1502:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1503:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1504:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1505:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1506:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1507:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1508:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1509:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1510:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1511:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 92 0 on Line 400

Clock Cycle 1512:
$t2 -> 1, $t4 -> 1, 
Started lw 3412 $t2 on Line 401
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1513:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1514:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1515:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1516:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1517:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1518:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1519:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1520:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1521:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1522:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1523:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1524:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1525:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1526:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1527:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1528:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1529:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1530:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1531:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1532:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1533:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3412 $t2 on Line 401

Clock Cycle 1534:
$t4 -> 1, 
Started sw 3508 4808 on Line 402
Completed 1/2

Clock Cycle 1535:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3508 4808 on Line 402

Clock Cycle 1536:
$t4 -> 1, 
Started lw 3788 $t4 on Line 403
Completed 1/2

Clock Cycle 1537:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3788 $t4 on Line 403

Clock Cycle 1538:
lw
DRAM Request(Read) Issued for lw 608 $t4 on Line 405

Clock Cycle 1539:
$t4 -> 1, 
Started lw 608 $t4 on Line 405
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t0,$t2,3000
$t0 = 3000

Clock Cycle 1540:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1541:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1542:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1543:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1544:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1545:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1546:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1547:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1548:
$t4 -> 1, 
Completed 10/22
Memory at 3508 = 4808

Clock Cycle 1549:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1550:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1551:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1552:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1553:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1554:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1555:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1556:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1557:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1558:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1559:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1560:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 608 $t4 on Line 405

Clock Cycle 1561:
add
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1562:
slt
slt$t3,$t1,$t4
$t3 = 0

Clock Cycle 1563:
add
add$t3,$t1,$t3
$t3 = 4808

Clock Cycle 1564:
addi
addi$t4,$t4,2436
$t4 = 2436

Clock Cycle 1565:
sw
DRAM Request(Write) Issued for sw 2220 3000 on Line 411

Clock Cycle 1566:

Started sw 2220 3000 on Line 411
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t3,$t0,$t2
$t3 = 3000

Clock Cycle 1567:

Completed 2/12
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 1568:

Completed 3/12
mul
mul$t1,$t1,$t1
$t1 = 23116864

Clock Cycle 1569:

Completed 4/12
mul
mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 1570:

Completed 5/12
sub
sub$t2,$t1,$t2
$t2 = 23116864

Clock Cycle 1571:

Completed 6/12
slt
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 1572:

Completed 7/12
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1573:

Completed 8/12
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 1574:

Completed 9/12
slt
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 1575:

Completed 10/12
slt
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 1576:

Completed 11/12
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 1577:

Completed 12/12
Finished Instruction sw 2220 3000 on Line 411
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 1578:
sub
sub$t4,$t0,$t2
$t4 = 0

Clock Cycle 1579:
addi
addi$t3,$t1,3412
$t3 = 23120276

Clock Cycle 1580:
sw
DRAM Request(Write) Issued for sw 3304 0 on Line 426

Clock Cycle 1581:

Started sw 3304 0 on Line 426
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 1582:

Completed 2/22
add
add$t0,$t1,$t4
$t0 = 0

Clock Cycle 1583:

Completed 3/22
sub
sub$t0,$t1,$t0
$t0 = 0

Clock Cycle 1584:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 3888 0 on Line 430

Clock Cycle 1585:

Completed 5/22
mul
mul$t4,$t0,$t1
$t4 = 0

Clock Cycle 1586:

Completed 6/22
mul
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 1587:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 2064 $t4 on Line 433

Clock Cycle 1588:
$t4 -> 1, 
Completed 8/22
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1589:
$t4 -> 1, 
Completed 9/22
slt
slt$t2,$t0,$t0
$t2 = 0

Clock Cycle 1590:
$t4 -> 1, 
Completed 10/22
Memory at 2220 = 3000
lw
DRAM Request(Read) Issued for lw 3276 $t1 on Line 436

Clock Cycle 1591:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1592:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1593:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1594:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1595:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1596:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1597:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1598:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1599:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1600:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1601:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1602:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3304 0 on Line 426

Clock Cycle 1603:
$t1 -> 1, $t4 -> 1, 
Started sw 3888 0 on Line 430
Completed 1/2

Clock Cycle 1604:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3888 0 on Line 430

Clock Cycle 1605:
$t1 -> 1, $t4 -> 1, 
Started lw 3276 $t1 on Line 436
Completed 1/2

Clock Cycle 1606:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3276 $t1 on Line 436

Clock Cycle 1607:
$t4 -> 1, 
Started lw 2064 $t4 on Line 433
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 1608:
$t4 -> 1, 
Completed 2/22
slt
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 1609:
$t4 -> 1, 
Completed 3/22
mul
mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 1610:
$t4 -> 1, 
Completed 4/22
addi
addi$t0,$t0,1528
$t0 = 1528

Clock Cycle 1611:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1612:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1613:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1614:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1615:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1616:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1617:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1618:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1619:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1620:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1621:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1622:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1623:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1624:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1625:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1626:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1627:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1628:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2064 $t4 on Line 433

Clock Cycle 1629:
mul
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 1630:
addi
addi$t4,$t0,3904
$t4 = 5432

Clock Cycle 1631:
slt
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 1632:
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 1633:
addi
addi$t1,$t3,1032
$t1 = 1032

Clock Cycle 1634:
addi
addi$t3,$t3,336
$t3 = 336

Clock Cycle 1635:
addi
addi$t0,$t1,2168
$t0 = 3200

Clock Cycle 1636:
mul
mul$t0,$t4,$t1
$t0 = 0

Clock Cycle 1637:
add
add$t1,$t4,$t3
$t1 = 336

Clock Cycle 1638:
sw
DRAM Request(Write) Issued for sw 1868 336 on Line 450

Clock Cycle 1639:

Started sw 1868 336 on Line 450
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add
add$t3,$t0,$t1
$t3 = 336

Clock Cycle 1640:

Completed 2/12
slt
slt$t3,$t1,$t3
$t3 = 0

Clock Cycle 1641:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2168 $t3 on Line 453

Clock Cycle 1642:
$t3 -> 1, 
Completed 4/12

Clock Cycle 1643:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1644:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1645:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1646:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1647:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1648:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1649:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1650:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1868 336 on Line 450

Clock Cycle 1651:
$t3 -> 1, 
Started lw 2168 $t3 on Line 453
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1652:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1653:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1654:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1655:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1656:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1657:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1658:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1659:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1660:
$t3 -> 1, 
Completed 10/22
Memory at 1868 = 336

Clock Cycle 1661:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1662:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1663:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1664:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1665:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1666:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1667:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1668:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1669:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1670:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1671:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1672:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2168 $t3 on Line 453

Clock Cycle 1673:
sw
DRAM Request(Write) Issued for sw 2972 0 on Line 454

Clock Cycle 1674:

Started sw 2972 0 on Line 454
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2868 0 on Line 455

Clock Cycle 1675:

Completed 2/2
Finished Instruction sw 2972 0 on Line 454
sw
DRAM Request(Write) Issued for sw 2004 336 on Line 456

Clock Cycle 1676:

Started sw 2868 0 on Line 455
Completed 1/2
slt
slt$t4,$t1,$t3
$t4 = 0

Clock Cycle 1677:

Completed 2/2
Finished Instruction sw 2868 0 on Line 455
addi
addi$t2,$t2,2428
$t2 = 2428

Clock Cycle 1678:

Started sw 2004 336 on Line 456
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t0,$t0
$t0 = 0

Clock Cycle 1679:

Completed 2/22
slt
slt$t1,$t4,$t0
$t1 = 0

Clock Cycle 1680:

Completed 3/22
sub
sub$t1,$t2,$t3
$t1 = 2428

Clock Cycle 1681:

Completed 4/22
addi
addi$t0,$t1,1876
$t0 = 4304

Clock Cycle 1682:

Completed 5/22
mul
mul$t2,$t1,$t3
$t2 = 0

Clock Cycle 1683:

Completed 6/22
addi
addi$t1,$t3,2596
$t1 = 2596

Clock Cycle 1684:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 2280 $t0 on Line 465

Clock Cycle 1685:
$t0 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 3640 0 on Line 466

Clock Cycle 1686:
$t0 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 2452 $t4 on Line 467

Clock Cycle 1687:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1688:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1689:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1690:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1691:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1692:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1693:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1694:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1695:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1696:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1697:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1698:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1699:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2004 336 on Line 456

Clock Cycle 1700:
$t0 -> 1, $t4 -> 1, 
Started lw 2280 $t0 on Line 465
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1701:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1702:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1703:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1704:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1705:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1706:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1707:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1708:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1709:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2004 = 336

Clock Cycle 1710:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1711:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1712:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1713:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1714:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1715:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1716:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1717:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1718:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1719:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1720:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1721:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2280 $t0 on Line 465

Clock Cycle 1722:
$t4 -> 1, 
Started lw 2452 $t4 on Line 467
Completed 1/2
slt
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 1723:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2452 $t4 on Line 467
lw
DRAM Request(Read) Issued for lw 1844 $t3 on Line 469

Clock Cycle 1724:
$t3 -> 1, 
Started sw 3640 0 on Line 466
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1725:
$t3 -> 1, 
Completed 2/12

Clock Cycle 1726:
$t3 -> 1, 
Completed 3/12

Clock Cycle 1727:
$t3 -> 1, 
Completed 4/12

Clock Cycle 1728:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1729:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1730:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1731:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1732:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1733:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1734:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1735:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3640 0 on Line 466

Clock Cycle 1736:
$t3 -> 1, 
Started lw 1844 $t3 on Line 469
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1737:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1738:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1739:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1740:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1741:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1742:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1743:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1744:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1745:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1746:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1747:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1748:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1749:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1750:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1751:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1752:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1753:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1754:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1755:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1756:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1757:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1844 $t3 on Line 469

Clock Cycle 1758:
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 1759:
addi
addi$t2,$t2,1628
$t2 = 1628

Clock Cycle 1760:
lw
DRAM Request(Read) Issued for lw 336 $t3 on Line 472

Clock Cycle 1761:
$t3 -> 1, 
Started lw 336 $t3 on Line 472
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t0,2136
$t1 = 2136

Clock Cycle 1762:
$t3 -> 1, 
Completed 2/12
sub
sub$t4,$t1,$t0
$t4 = 2136

Clock Cycle 1763:
$t3 -> 1, 
Completed 3/12
add
add$t2,$t1,$t2
$t2 = 3764

Clock Cycle 1764:
$t3 -> 1, 
Completed 4/12
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 1765:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1766:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1767:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1768:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1769:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1770:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1771:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1772:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 336 $t3 on Line 472

Clock Cycle 1773:
add
add$t2,$t3,$t0
$t2 = 0

Clock Cycle 1774:
addi
addi$t4,$t3,2624
$t4 = 2624

Clock Cycle 1775:
sub
sub$t4,$t0,$t1
$t4 = -2136

Clock Cycle 1776:
add
add$t4,$t1,$t2
$t4 = 2136

Clock Cycle 1777:
sw
DRAM Request(Write) Issued for sw 3224 2136 on Line 481

Clock Cycle 1778:

Started sw 3224 2136 on Line 481
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 1779:

Completed 2/12
add
add$t4,$t4,$t1
$t4 = 2136

Clock Cycle 1780:

Completed 3/12
mul
mul$t0,$t0,$t3
$t0 = 0

Clock Cycle 1781:

Completed 4/12
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 1782:

Completed 5/12
add
add$t1,$t0,$t2
$t1 = 0

Clock Cycle 1783:

Completed 6/12
addi
addi$t4,$t4,2152
$t4 = 4288

Clock Cycle 1784:

Completed 7/12
sub
sub$t0,$t1,$t4
$t0 = -4288

Clock Cycle 1785:

Completed 8/12
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 1786:

Completed 9/12
sub
sub$t2,$t1,$t4
$t2 = 0

Clock Cycle 1787:

Completed 10/12
sub
sub$t1,$t3,$t4
$t1 = 0

Clock Cycle 1788:

Completed 11/12
addi
addi$t0,$t4,864
$t0 = 864

Clock Cycle 1789:

Completed 12/12
Finished Instruction sw 3224 2136 on Line 481
mul
mul$t3,$t0,$t4
$t3 = 0

Clock Cycle 1790:
sw
DRAM Request(Write) Issued for sw 1040 864 on Line 494

Clock Cycle 1791:

Started sw 1040 864 on Line 494
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 852 $t2 on Line 495

Clock Cycle 1792:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1793:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1794:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1795:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1796:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1797:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1798:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1799:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1800:
$t2 -> 1, 
Completed 10/22
Memory at 3224 = 2136

Clock Cycle 1801:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1802:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1803:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1804:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1805:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1806:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1807:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1808:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1809:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1810:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1811:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1812:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1040 864 on Line 494

Clock Cycle 1813:
$t2 -> 1, 
Started lw 852 $t2 on Line 495
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1814:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1815:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1816:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1817:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1818:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1819:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1820:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1821:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1822:
$t2 -> 1, 
Completed 10/22
Memory at 1040 = 864

Clock Cycle 1823:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1824:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1825:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1826:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1827:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1828:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1829:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1830:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1831:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1832:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1833:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1834:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 852 $t2 on Line 495

Clock Cycle 1835:
lw
DRAM Request(Read) Issued for lw 1296 $t2 on Line 496

Clock Cycle 1836:
$t2 -> 1, 
Started lw 1296 $t2 on Line 496
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t4,$t1,$t4
$t4 = 0

Clock Cycle 1837:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3448 $t0 on Line 498

Clock Cycle 1838:
$t0 -> 1, $t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1284 0 on Line 499

Clock Cycle 1839:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 1840:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1841:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1842:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1843:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1844:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1845:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1846:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1847:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1296 $t2 on Line 496

Clock Cycle 1848:
$t0 -> 1, 
Started sw 1284 0 on Line 499
Completed 1/2

Clock Cycle 1849:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1284 0 on Line 499

Clock Cycle 1850:
$t0 -> 1, 
Started lw 3448 $t0 on Line 498
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1851:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1852:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1853:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1854:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1855:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1856:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1857:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1858:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1859:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1860:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1861:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1862:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1863:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1864:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1865:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1866:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1867:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1868:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1869:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1870:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1871:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3448 $t0 on Line 498

Clock Cycle 1872:
sw
DRAM Request(Write) Issued for sw 912 0 on Line 500

Clock Cycle 1873:

Started sw 912 0 on Line 500
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 1874:

Completed 2/12
sub
sub$t1,$t0,$t3
$t1 = 0

Clock Cycle 1875:

Completed 3/12
sub
sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 1876:

Completed 4/12
sub
sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 1877:

Completed 5/12
slt
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 1878:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 3944 $t0 on Line 506

Clock Cycle 1879:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1880:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1881:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1882:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1883:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1884:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 912 0 on Line 500

Clock Cycle 1885:
$t0 -> 1, 
Started lw 3944 $t0 on Line 506
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1886:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1887:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1888:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1889:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1890:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1891:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1892:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1893:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1894:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1895:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1896:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1897:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1898:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1899:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1900:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1901:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1902:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1903:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1904:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1905:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1906:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3944 $t0 on Line 506

Clock Cycle 1907:
sw
DRAM Request(Write) Issued for sw 616 0 on Line 507

Clock Cycle 1908:

Started sw 616 0 on Line 507
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1964 $t3 on Line 508

Clock Cycle 1909:
$t3 -> 1, 
Completed 2/12

Clock Cycle 1910:
$t3 -> 1, 
Completed 3/12

Clock Cycle 1911:
$t3 -> 1, 
Completed 4/12

Clock Cycle 1912:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1913:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1914:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1915:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1916:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1917:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1918:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1919:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 616 0 on Line 507

Clock Cycle 1920:
$t3 -> 1, 
Started lw 1964 $t3 on Line 508
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1921:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1922:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1923:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1924:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1925:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1926:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1927:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1928:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1929:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1930:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1931:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1932:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1933:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1934:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1935:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1936:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1937:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1938:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1939:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1940:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1941:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1964 $t3 on Line 508

Clock Cycle 1942:
sub
sub$t1,$t3,$t1
$t1 = 0

Clock Cycle 1943:
slt
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1944:
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 1945:
slt
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 1946:
sw
DRAM Request(Write) Issued for sw 460 0 on Line 513

Clock Cycle 1947:

Started sw 460 0 on Line 513
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t2,3312
$t4 = 3312

Clock Cycle 1948:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 500 $t4 on Line 515

Clock Cycle 1949:
$t4 -> 1, 
Completed 3/12
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 1950:
$t4 -> 1, 
Completed 4/12
sub
sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 1951:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1952:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1953:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1954:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1955:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1956:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1957:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1958:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 460 0 on Line 513

Clock Cycle 1959:
$t4 -> 1, 
Started lw 500 $t4 on Line 515
Completed 1/2

Clock Cycle 1960:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 500 $t4 on Line 515

Clock Cycle 1961:
slt
slt$t4,$t0,$t3
$t4 = 0

Clock Cycle 1962:
addi
addi$t0,$t0,1416
$t0 = 1416

Clock Cycle 1963:
add
add$t4,$t2,$t1
$t4 = 0

Clock Cycle 1964:
sw
DRAM Request(Write) Issued for sw 1852 0 on Line 521

Clock Cycle 1965:

Started sw 1852 0 on Line 521
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 1966:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1868 $t1 on Line 523

Clock Cycle 1967:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1524 $t0 on Line 524

Clock Cycle 1968:
$t0 -> 1, $t1 -> 1, 
Completed 4/22
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 1969:
$t0 -> 1, $t1 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 772 0 on Line 526

Clock Cycle 1970:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 1971:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 1972:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 1973:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 1974:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 1975:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 1976:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 1977:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 1978:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 1979:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 1980:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 1981:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 1982:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 1983:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 1984:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 1985:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 1986:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1852 0 on Line 521

Clock Cycle 1987:
$t0 -> 1, $t1 -> 1, 
Started lw 1868 $t1 on Line 523
Completed 1/2

Clock Cycle 1988:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 336
Finished Instruction lw 1868 $t1 on Line 523

Clock Cycle 1989:
$t0 -> 1, 
Started lw 1524 $t0 on Line 524
Completed 1/2

Clock Cycle 1990:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1524 $t0 on Line 524

Clock Cycle 1991:

Started sw 772 0 on Line 526
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t0,$t1,$t1
$t0 = 672

Clock Cycle 1992:

Completed 2/22
addi
addi$t0,$t4,848
$t0 = 848

Clock Cycle 1993:

Completed 3/22
add
add$t3,$t4,$t1
$t3 = 336

Clock Cycle 1994:

Completed 4/22
sub
sub$t2,$t1,$t4
$t2 = 336

Clock Cycle 1995:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 1468 0 on Line 531

Clock Cycle 1996:

Completed 6/22
addi
addi$t0,$t1,1304
$t0 = 1640

Clock Cycle 1997:

Completed 7/22
addi
addi$t0,$t0,2472
$t0 = 4112

Clock Cycle 1998:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 3272 $t4 on Line 534

Clock Cycle 1999:
$t4 -> 1, 
Completed 9/22
addi
addi$t3,$t3,3068
$t3 = 3404

Clock Cycle 2000:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2001:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2002:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2003:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2004:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2005:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2006:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2007:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2008:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2009:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2010:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2011:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2012:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 772 0 on Line 526

Clock Cycle 2013:
$t4 -> 1, 
Started sw 1468 0 on Line 531
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2014:
$t4 -> 1, 
Completed 2/22

Clock Cycle 2015:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2016:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2017:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2018:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2019:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2020:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2021:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2022:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2023:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2024:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2025:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2026:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2027:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2028:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2029:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2030:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2031:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2032:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2033:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2034:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1468 0 on Line 531

Clock Cycle 2035:
$t4 -> 1, 
Started lw 3272 $t4 on Line 534
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2036:
$t4 -> 1, 
Completed 2/22

Clock Cycle 2037:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2038:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2039:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2040:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2041:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2042:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2043:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2044:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2045:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2046:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2047:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2048:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2049:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2050:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2051:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2052:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2053:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2054:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2055:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2056:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3272 $t4 on Line 534

Clock Cycle 2057:
slt
slt$t4,$t4,$t1
$t4 = 1

Clock Cycle 2058:
sub
sub$t2,$t2,$t3
$t2 = -3068

Clock Cycle 2059:
add
add$t4,$t0,$t1
$t4 = 4448

Clock Cycle 2060:
lw
DRAM Request(Read) Issued for lw 3996 $t4 on Line 539

Clock Cycle 2061:
$t4 -> 1, 
Started lw 3996 $t4 on Line 539
Completed 1/2
mul
mul$t3,$t2,$t1
$t3 = -1030848

Clock Cycle 2062:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3996 $t4 on Line 539
add
add$t3,$t2,$t3
$t3 = -1033916

Clock Cycle 2063:
sub
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 2064:
slt
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 2065:
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 2066:
add
add$t2,$t0,$t4
$t2 = 0

Clock Cycle 2067:
mul
mul$t4,$t4,$t1
$t4 = 0

Clock Cycle 2068:
addi
addi$t1,$t1,2936
$t1 = 3272

Clock Cycle 2069:
lw
DRAM Request(Read) Issued for lw 2648 $t0 on Line 548

Clock Cycle 2070:
$t0 -> 1, 
Started lw 2648 $t0 on Line 548
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 16 3272 on Line 549

Clock Cycle 2071:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 148 0 on Line 550

Clock Cycle 2072:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2073:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2074:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2075:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2076:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2077:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2078:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2079:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2080:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2081:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2648 $t0 on Line 548

Clock Cycle 2082:

Started sw 16 3272 on Line 549
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t0,$t1,$t2
$t0 = 0

Clock Cycle 2083:

Completed 2/12
mul
mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 2084:

Completed 3/12
mul
mul$t2,$t0,$t4
$t2 = 0

Clock Cycle 2085:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 604 $t4 on Line 554

Clock Cycle 2086:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2087:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2088:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2089:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2090:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2091:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2092:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2093:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 16 3272 on Line 549

Clock Cycle 2094:
$t4 -> 1, 
Started sw 148 0 on Line 550
Completed 1/2

Clock Cycle 2095:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 148 0 on Line 550

Clock Cycle 2096:
$t4 -> 1, 
Started lw 604 $t4 on Line 554
Completed 1/2

Clock Cycle 2097:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 604 $t4 on Line 554

Clock Cycle 2098:
sw
DRAM Request(Write) Issued for sw 3652 0 on Line 555

Clock Cycle 2099:

Started sw 3652 0 on Line 555
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t1,776
$t1 = 4048

Clock Cycle 2100:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1180 0 on Line 557

Clock Cycle 2101:

Completed 3/22
mul
mul$t2,$t2,$t0
$t2 = 0

Clock Cycle 2102:

Completed 4/22
addi
addi$t2,$t1,3428
$t2 = 7476

Clock Cycle 2103:

Completed 5/22
slt
slt$t3,$t3,$t2
$t3 = 1

Clock Cycle 2104:

Completed 6/22
add
add$t2,$t1,$t2
$t2 = 11524

Clock Cycle 2105:

Completed 7/22
mul
mul$t2,$t2,$t0
$t2 = 0

Clock Cycle 2106:

Completed 8/22
add
add$t2,$t1,$t3
$t2 = 4049

Clock Cycle 2107:

Completed 9/22
sw
DRAM Request(Write) Issued for sw 3376 4049 on Line 564

Clock Cycle 2108:

Completed 10/22
Memory at 16 = 3272
slt
slt$t1,$t3,$t1
$t1 = 1

Clock Cycle 2109:

Completed 11/22
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 2110:

Completed 12/22
addi
addi$t4,$t0,2700
$t4 = 2700

Clock Cycle 2111:

Completed 13/22
slt
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2112:

Completed 14/22
sw
DRAM Request(Write) Issued for sw 1920 4049 on Line 569

Clock Cycle 2113:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 1044 $t3 on Line 570

Clock Cycle 2114:
$t3 -> 1, 
Completed 16/22
sub
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 2115:
$t3 -> 1, 
Completed 17/22
lw
DRAM Request(Read) Issued for lw 3220 $t2 on Line 572

Clock Cycle 2116:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2117:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2118:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2119:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2120:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3652 0 on Line 555

Clock Cycle 2121:
$t2 -> 1, $t3 -> 1, 
Started sw 3376 4049 on Line 564
Completed 1/2

Clock Cycle 2122:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3376 4049 on Line 564

Clock Cycle 2123:
$t2 -> 1, $t3 -> 1, 
Started lw 3220 $t2 on Line 572
Completed 1/2

Clock Cycle 2124:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3220 $t2 on Line 572

Clock Cycle 2125:
$t3 -> 1, 
Started sw 1180 0 on Line 557
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2126:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2127:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2128:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2129:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2130:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2131:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2132:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2133:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2134:
$t3 -> 1, 
Completed 10/22
Memory at 3376 = 4049

Clock Cycle 2135:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2136:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2137:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2138:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2139:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2140:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2141:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2142:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2143:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2144:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2145:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2146:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1180 0 on Line 557

Clock Cycle 2147:
$t3 -> 1, 
Started sw 1920 4049 on Line 569
Completed 1/2

Clock Cycle 2148:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1920 4049 on Line 569

Clock Cycle 2149:
$t3 -> 1, 
Started lw 1044 $t3 on Line 570
Completed 1/2

Clock Cycle 2150:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1044 $t3 on Line 570

Clock Cycle 2151:
mul
mul$t1,$t3,$t3
$t1 = 0

Clock Cycle 2152:
addi
addi$t2,$t2,460
$t2 = 460

Clock Cycle 2153:
addi
addi$t4,$t2,1400
$t4 = 1860

Clock Cycle 2154:
add
add$t0,$t0,$t3
$t0 = 0

Clock Cycle 2155:
sw
DRAM Request(Write) Issued for sw 964 0 on Line 577

Clock Cycle 2156:

Started sw 964 0 on Line 577
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2492 460 on Line 578

Clock Cycle 2157:

Completed 2/22
slt
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 2158:

Completed 3/22
slt
slt$t3,$t1,$t4
$t3 = 1

Clock Cycle 2159:

Completed 4/22
mul
mul$t4,$t4,$t1
$t4 = 0

Clock Cycle 2160:

Completed 5/22
mul
mul$t4,$t1,$t2
$t4 = 0

Clock Cycle 2161:

Completed 6/22
add
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 2162:

Completed 7/22
add
add$t1,$t1,$t2
$t1 = 460

Clock Cycle 2163:

Completed 8/22
sub
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 2164:

Completed 9/22
slt
slt$t2,$t0,$t0
$t2 = 0

Clock Cycle 2165:

Completed 10/22
Memory at 1920 = 4049
mul
mul$t4,$t3,$t4
$t4 = 0

Clock Cycle 2166:

Completed 11/22
slt
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 2167:

Completed 12/22
add
add$t2,$t0,$t1
$t2 = 460

Clock Cycle 2168:

Completed 13/22
mul
mul$t2,$t2,$t2
$t2 = 211600

Clock Cycle 2169:

Completed 14/22
lw
DRAM Request(Read) Issued for lw 2268 $t4 on Line 591

Clock Cycle 2170:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2171:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2172:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2173:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2174:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2175:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2176:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2177:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 964 0 on Line 577

Clock Cycle 2178:
$t4 -> 1, 
Started sw 2492 460 on Line 578
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2179:
$t4 -> 1, 
Completed 2/22

Clock Cycle 2180:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2181:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2182:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2183:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2184:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2185:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2186:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2187:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2188:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2189:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2190:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2191:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2192:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2193:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2194:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2195:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2196:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2197:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2198:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2199:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2492 460 on Line 578

Clock Cycle 2200:
$t4 -> 1, 
Started lw 2268 $t4 on Line 591
Completed 1/2

Clock Cycle 2201:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2268 $t4 on Line 591

Clock Cycle 2202:
sw
DRAM Request(Write) Issued for sw 1316 0 on Line 592

Clock Cycle 2203:

Started sw 1316 0 on Line 592
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 2204:

Completed 2/22
slt
slt$t0,$t3,$t1
$t0 = 1

Clock Cycle 2205:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1244 211600 on Line 595

Clock Cycle 2206:

Completed 4/22
add
add$t1,$t4,$t1
$t1 = 460

Clock Cycle 2207:

Completed 5/22
add
add$t4,$t4,$t3
$t4 = 0

Clock Cycle 2208:

Completed 6/22
addi
addi$t0,$t1,220
$t0 = 680

Clock Cycle 2209:

Completed 7/22
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 2210:

Completed 8/22
slt
slt$t1,$t3,$t0
$t1 = 1

Clock Cycle 2211:

Completed 9/22
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 2212:

Completed 10/22
Memory at 2492 = 460
lw
DRAM Request(Read) Issued for lw 200 $t2 on Line 602

Clock Cycle 2213:
$t2 -> 1, 
Completed 11/22
lw
DRAM Request(Read) Issued for lw 2544 $t4 on Line 603

Clock Cycle 2214:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2215:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2216:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2217:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2218:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2219:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2220:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2221:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2222:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2223:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2224:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1316 0 on Line 592

Clock Cycle 2225:
$t2 -> 1, $t4 -> 1, 
Started sw 1244 211600 on Line 595
Completed 1/2

Clock Cycle 2226:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1244 211600 on Line 595

Clock Cycle 2227:
$t2 -> 1, $t4 -> 1, 
Started lw 200 $t2 on Line 602
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2228:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2229:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2230:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2231:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2232:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2233:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2234:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2235:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2236:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1244 = 211600

Clock Cycle 2237:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2238:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2239:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2240:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2241:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2242:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2243:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2244:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2245:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2246:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2247:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2248:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 200 $t2 on Line 602

Clock Cycle 2249:
$t4 -> 1, 
Started lw 2544 $t4 on Line 603
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2250:
$t4 -> 1, 
Completed 2/12

Clock Cycle 2251:
$t4 -> 1, 
Completed 3/12

Clock Cycle 2252:
$t4 -> 1, 
Completed 4/12

Clock Cycle 2253:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2254:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2255:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2256:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2257:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2258:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2259:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2260:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2544 $t4 on Line 603

Clock Cycle 2261:
sw
DRAM Request(Write) Issued for sw 1424 0 on Line 604

Clock Cycle 2262:

Started sw 1424 0 on Line 604
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t2,$t1,$t0
$t2 = 1

Clock Cycle 2263:

Completed 2/12
addi
addi$t1,$t3,1604
$t1 = 1604

Clock Cycle 2264:

Completed 3/12
mul
mul$t1,$t3,$t2
$t1 = 0

Clock Cycle 2265:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3944 0 on Line 608

Clock Cycle 2266:

Completed 5/12
mul
mul$t4,$t3,$t4
$t4 = 0

Clock Cycle 2267:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2376 $t1 on Line 610

Clock Cycle 2268:
$t1 -> 1, 
Completed 7/12
sub
sub$t2,$t3,$t0
$t2 = -680

Clock Cycle 2269:
$t1 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 3328 $t4 on Line 612

Clock Cycle 2270:
$t1 -> 1, $t4 -> 1, 
Completed 9/12
addi
addi$t3,$t0,2492
$t3 = 3172

Clock Cycle 2271:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2272:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2273:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1424 0 on Line 604

Clock Cycle 2274:
$t1 -> 1, $t4 -> 1, 
Started sw 3944 0 on Line 608
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2275:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2276:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2277:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2278:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2279:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2280:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2281:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2282:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2283:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2284:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2285:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2286:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2287:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2288:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2289:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2290:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2291:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2292:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2293:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2294:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2295:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3944 0 on Line 608

Clock Cycle 2296:
$t1 -> 1, $t4 -> 1, 
Started lw 3328 $t4 on Line 612
Completed 1/2

Clock Cycle 2297:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3328 $t4 on Line 612

Clock Cycle 2298:
$t1 -> 1, 
Started lw 2376 $t1 on Line 610
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2299:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2300:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2301:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2302:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2303:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2304:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2305:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2306:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2307:
$t1 -> 1, 
Completed 10/22

Clock Cycle 2308:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2309:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2310:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2311:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2312:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2313:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2314:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2315:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2316:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2317:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2318:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2319:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2376 $t1 on Line 610

Clock Cycle 2320:
slt
slt$t2,$t1,$t0
$t2 = 1

Clock Cycle 2321:
slt
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 2322:
lw
DRAM Request(Read) Issued for lw 1372 $t0 on Line 616

Clock Cycle 2323:
$t0 -> 1, 
Started lw 1372 $t0 on Line 616
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2324:
$t0 -> 1, 
Completed 2/12

Clock Cycle 2325:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2326:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2327:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2328:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2329:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2330:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2331:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2332:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2333:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2334:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 616

Clock Cycle 2335:
slt
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 2336:
add
add$t3,$t3,$t4
$t3 = 3172

Clock Cycle 2337:
mul
mul$t0,$t0,$t1
$t0 = 0

Clock Cycle 2338:
lw
DRAM Request(Read) Issued for lw 68 $t3 on Line 620

Clock Cycle 2339:
$t3 -> 1, 
Started lw 68 $t3 on Line 620
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t4,$t0,$t2
$t4 = 1

Clock Cycle 2340:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 84 1 on Line 622

Clock Cycle 2341:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2342:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2343:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2344:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2345:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2346:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2347:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2348:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2349:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2350:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 68 $t3 on Line 620

Clock Cycle 2351:

Started sw 84 1 on Line 622
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2796 $t3 on Line 623

Clock Cycle 2352:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 84 1 on Line 622

Clock Cycle 2353:
$t3 -> 1, 
Started lw 2796 $t3 on Line 623
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2354:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2355:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2356:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2357:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2358:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2359:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2360:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2361:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2362:
$t3 -> 1, 
Completed 10/22
Memory at 84 = 1

Clock Cycle 2363:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2364:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2365:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2366:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2367:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2368:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2369:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2370:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2371:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2372:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2373:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2374:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2796 $t3 on Line 623

Clock Cycle 2375:
addi
addi$t3,$t2,3516
$t3 = 3517

Clock Cycle 2376:
add
add$t3,$t1,$t2
$t3 = 1

Clock Cycle 2377:
sub
sub$t2,$t3,$t0
$t2 = 1

Clock Cycle 2378:
addi
addi$t4,$t1,1144
$t4 = 1144

Clock Cycle 2379:
mul
mul$t0,$t0,$t2
$t0 = 0

Clock Cycle 2380:
add
add$t3,$t3,$t3
$t3 = 2

Clock Cycle 2381:
sub
sub$t0,$t4,$t1
$t0 = 1144

Clock Cycle 2382:
sub
sub$t1,$t3,$t2
$t1 = 1

Clock Cycle 2383:
slt
slt$t4,$t0,$t3
$t4 = 0

Clock Cycle 2384:
addi
addi$t0,$t1,3196
$t0 = 3197

Clock Cycle 2385:
sw
DRAM Request(Write) Issued for sw 3632 1 on Line 634

Clock Cycle 2386:

Started sw 3632 1 on Line 634
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2428 3197 on Line 635

Clock Cycle 2387:

Completed 2/12
add
add$t2,$t2,$t0
$t2 = 3198

Clock Cycle 2388:

Completed 3/12
mul
mul$t1,$t2,$t0
$t1 = 10224006

Clock Cycle 2389:

Completed 4/12
mul
mul$t1,$t2,$t4
$t1 = 0

Clock Cycle 2390:

Completed 5/12
mul
mul$t2,$t3,$t2
$t2 = 6396

Clock Cycle 2391:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 560 $t1 on Line 640

Clock Cycle 2392:
$t1 -> 1, 
Completed 7/12
add
add$t4,$t3,$t2
$t4 = 6398

Clock Cycle 2393:
$t1 -> 1, 
Completed 8/12
addi
addi$t4,$t4,2344
$t4 = 8742

Clock Cycle 2394:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2395:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2396:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2397:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3632 1 on Line 634

Clock Cycle 2398:
$t1 -> 1, 
Started sw 2428 3197 on Line 635
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2399:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2400:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2401:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2402:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2403:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2404:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2405:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2406:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2407:
$t1 -> 1, 
Completed 10/22
Memory at 3632 = 1

Clock Cycle 2408:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2409:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2410:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2411:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2412:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2413:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2414:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2415:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2416:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2417:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2418:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2419:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2428 3197 on Line 635

Clock Cycle 2420:
$t1 -> 1, 
Started lw 560 $t1 on Line 640
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2421:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2422:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2423:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2424:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2425:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2426:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2427:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2428:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2429:
$t1 -> 1, 
Completed 10/22
Memory at 2428 = 3197

Clock Cycle 2430:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2431:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2432:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2433:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2434:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2435:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2436:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2437:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2438:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2439:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2440:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2441:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 560 $t1 on Line 640

Clock Cycle 2442:
add
add$t2,$t1,$t3
$t2 = 2

Clock Cycle 2443:
slt
slt$t3,$t1,$t1
$t3 = 0

Clock Cycle 2444:
sw
DRAM Request(Write) Issued for sw 744 0 on Line 645

Clock Cycle 2445:

Started sw 744 0 on Line 645
Completed 1/2
slt
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 2446:

Completed 2/2
Finished Instruction sw 744 0 on Line 645
sub
sub$t3,$t4,$t1
$t3 = 1

Clock Cycle 2447:
mul
mul$t4,$t4,$t2
$t4 = 2

Clock Cycle 2448:
lw
DRAM Request(Read) Issued for lw 720 $t2 on Line 649

Clock Cycle 2449:
$t2 -> 1, 
Started lw 720 $t2 on Line 649
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1652 1 on Line 650

Clock Cycle 2450:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 720 $t2 on Line 649

Clock Cycle 2451:

Started sw 1652 1 on Line 650
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t3,844
$t2 = 845

Clock Cycle 2452:

Completed 2/22
slt
slt$t4,$t3,$t1
$t4 = 0

Clock Cycle 2453:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1684 $t1 on Line 653

Clock Cycle 2454:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2455:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2456:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2457:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2458:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2459:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2460:
$t1 -> 1, 
Completed 10/22

Clock Cycle 2461:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2462:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2463:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2464:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2465:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2466:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2467:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2468:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2469:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2470:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2471:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2472:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1652 1 on Line 650

Clock Cycle 2473:
$t1 -> 1, 
Started lw 1684 $t1 on Line 653
Completed 1/2

Clock Cycle 2474:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1684 $t1 on Line 653

Clock Cycle 2475:
addi
addi$t4,$t1,2676
$t4 = 2676

Clock Cycle 2476:
slt
slt$t2,$t3,$t4
$t2 = 1

Clock Cycle 2477:
sw
DRAM Request(Write) Issued for sw 1236 0 on Line 656

Clock Cycle 2478:

Started sw 1236 0 on Line 656
Completed 1/2
slt
slt$t3,$t4,$t0
$t3 = 1

Clock Cycle 2479:

Completed 2/2
Finished Instruction sw 1236 0 on Line 656
mul
mul$t3,$t4,$t4
$t3 = 7160976

Clock Cycle 2480:
addi
addi$t1,$t4,1924
$t1 = 4600

Clock Cycle 2481:
sub
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 2482:
addi
addi$t1,$t4,2080
$t1 = 4756

Clock Cycle 2483:
add
add$t4,$t2,$t2
$t4 = 2

Clock Cycle 2484:
add
add$t1,$t2,$t0
$t1 = 3198

Clock Cycle 2485:
sub
sub$t0,$t3,$t0
$t0 = 7157779

Clock Cycle 2486:
slt
slt$t3,$t2,$t4
$t3 = 1

Clock Cycle 2487:
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 2488:
sw
DRAM Request(Write) Issued for sw 2792 7157779 on Line 667

Clock Cycle 2489:

Started sw 2792 7157779 on Line 667
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t4,$t0,3068
$t4 = 7160847

Clock Cycle 2490:

Completed 2/22
add
add$t3,$t3,$t3
$t3 = 2

Clock Cycle 2491:

Completed 3/22
mul
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 2492:

Completed 4/22
addi
addi$t2,$t1,444
$t2 = 3642

Clock Cycle 2493:

Completed 5/22
add
add$t3,$t1,$t3
$t3 = 3198

Clock Cycle 2494:

Completed 6/22
slt
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 2495:

Completed 7/22
slt
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 2496:

Completed 8/22
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 2497:

Completed 9/22
slt
slt$t2,$t3,$t2
$t2 = 1

Clock Cycle 2498:

Completed 10/22
Memory at 1652 = 1
slt
slt$t1,$t3,$t2
$t1 = 1

Clock Cycle 2499:

Completed 11/22
add
add$t3,$t1,$t1
$t3 = 2

Clock Cycle 2500:

Completed 12/22
addi
addi$t3,$t3,212
$t3 = 214

Clock Cycle 2501:

Completed 13/22
mul
mul$t0,$t3,$t0
$t0 = 1531764706

Clock Cycle 2502:

Completed 14/22
lw
DRAM Request(Read) Issued for lw 1664 $t1 on Line 681

Clock Cycle 2503:
$t1 -> 1, 
Completed 15/22
lw
DRAM Request(Read) Issued for lw 1568 $t2 on Line 682

Clock Cycle 2504:
$t1 -> 1, $t2 -> 1, 
Completed 16/22
slt
slt$t0,$t4,$t3
$t0 = 1

Clock Cycle 2505:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2506:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2507:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2508:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2509:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2510:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2792 7157779 on Line 667

Clock Cycle 2511:
$t1 -> 1, $t2 -> 1, 
Started lw 1664 $t1 on Line 681
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2512:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 2513:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 2514:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 2515:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 2516:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 2517:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 2518:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 2519:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 2520:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2792 = 7157779

Clock Cycle 2521:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 2522:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 2523:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 2524:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 2525:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 2526:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 2527:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2528:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2529:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2530:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2531:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2532:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1664 $t1 on Line 681

Clock Cycle 2533:
$t2 -> 1, 
Started lw 1568 $t2 on Line 682
Completed 1/2

Clock Cycle 2534:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1568 $t2 on Line 682

Clock Cycle 2535:
addi
addi$t2,$t2,68
$t2 = 68

Clock Cycle 2536:
add
add$t4,$t0,$t3
$t4 = 215

Clock Cycle 2537:
sw
DRAM Request(Write) Issued for sw 1288 0 on Line 686

Clock Cycle 2538:

Started sw 1288 0 on Line 686
Completed 1/2
lw
DRAM Request(Read) Issued for lw 96 $t3 on Line 687

Clock Cycle 2539:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1288 0 on Line 686
sw
DRAM Request(Write) Issued for sw 1596 1 on Line 688

Clock Cycle 2540:
$t3 -> 1, 
Started lw 96 $t3 on Line 687
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t4,1992
$t2 = 2207

Clock Cycle 2541:
$t3 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1420 $t2 on Line 690

Clock Cycle 2542:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2543:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2544:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2545:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2546:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2547:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2548:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2549:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2550:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2551:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2552:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2553:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2554:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2555:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2556:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2557:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2558:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2559:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2560:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2561:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 2912
Finished Instruction lw 96 $t3 on Line 687

Clock Cycle 2562:
$t2 -> 1, 
Started sw 1596 1 on Line 688
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2563:
$t2 -> 1, 
Completed 2/12

Clock Cycle 2564:
$t2 -> 1, 
Completed 3/12

Clock Cycle 2565:
$t2 -> 1, 
Completed 4/12

Clock Cycle 2566:
$t2 -> 1, 
Completed 5/12

Clock Cycle 2567:
$t2 -> 1, 
Completed 6/12

Clock Cycle 2568:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2569:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2570:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2571:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2572:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2573:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1596 1 on Line 688

Clock Cycle 2574:
$t2 -> 1, 
Started lw 1420 $t2 on Line 690
Completed 1/2

Clock Cycle 2575:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1420 $t2 on Line 690

Clock Cycle 2576:
lw
DRAM Request(Read) Issued for lw 520 $t2 on Line 691

Clock Cycle 2577:
$t2 -> 1, 
Started lw 520 $t2 on Line 691
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2578:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2579:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2580:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2581:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2582:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2583:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2584:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2585:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2586:
$t2 -> 1, 
Completed 10/22
Memory at 1596 = 1

Clock Cycle 2587:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2588:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2589:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2590:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2591:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2592:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2593:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2594:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2595:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2596:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2597:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2598:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 520 $t2 on Line 691

Clock Cycle 2599:
addi
addi$t3,$t2,2752
$t3 = 2752

Clock Cycle 2600:
add
add$t1,$t3,$t4
$t1 = 2967

Clock Cycle 2601:
mul
mul$t3,$t1,$t2
$t3 = 0

Clock Cycle 2602:
mul
mul$t4,$t3,$t2
$t4 = 0

Clock Cycle 2603:
sw
DRAM Request(Write) Issued for sw 264 0 on Line 696

Clock Cycle 2604:

Started sw 264 0 on Line 696
Completed 1/2
addi
addi$t4,$t4,312
$t4 = 312

Clock Cycle 2605:

Completed 2/2
Finished Instruction sw 264 0 on Line 696
slt
slt$t3,$t4,$t3
$t3 = 0

Clock Cycle 2606:
slt
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 2607:
addi
addi$t0,$t3,2500
$t0 = 2500

Clock Cycle 2608:
slt
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 2609:
slt
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 2610:
add
add$t2,$t2,$t1
$t2 = 1

Clock Cycle 2611:
addi
addi$t2,$t4,3152
$t2 = 3464

Clock Cycle 2612:
addi
addi$t1,$t2,2784
$t1 = 6248

Clock Cycle 2613:
add
add$t2,$t4,$t4
$t2 = 624

Clock Cycle 2614:
slt
slt$t0,$t3,$t4
$t0 = 1

Clock Cycle 2615:
mul
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 2616:
slt
slt$t2,$t1,$t0
$t2 = 0

Clock Cycle 2617:
lw
DRAM Request(Read) Issued for lw 3592 $t2 on Line 710

Clock Cycle 2618:
$t2 -> 1, 
Started lw 3592 $t2 on Line 710
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2619:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2620:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2621:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2622:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2623:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2624:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2625:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2626:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2627:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2628:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2629:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2630:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2631:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2632:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2633:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2634:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2635:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2636:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2637:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2638:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2639:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3592 $t2 on Line 710

Clock Cycle 2640:
addi
addi$t2,$t2,124
$t2 = 124

Clock Cycle 2641:
addi
addi$t1,$t1,1200
$t1 = 7448

Clock Cycle 2642:
add
add$t0,$t2,$t4
$t0 = 436

Clock Cycle 2643:
addi
addi$t2,$t0,992
$t2 = 1428

Clock Cycle 2644:
slt
slt$t4,$t4,$t1
$t4 = 1

Clock Cycle 2645:
mul
mul$t0,$t0,$t2
$t0 = 622608

Clock Cycle 2646:
addi
addi$t3,$t3,372
$t3 = 372

Clock Cycle 2647:
slt
slt$t0,$t3,$t0
$t0 = 1

Clock Cycle 2648:
lw
DRAM Request(Read) Issued for lw 0 $t2 on Line 719

Clock Cycle 2649:
$t2 -> 1, 
Started lw 0 $t2 on Line 719
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2650:
$t2 -> 1, 
Completed 2/12

Clock Cycle 2651:
$t2 -> 1, 
Completed 3/12

Clock Cycle 2652:
$t2 -> 1, 
Completed 4/12

Clock Cycle 2653:
$t2 -> 1, 
Completed 5/12

Clock Cycle 2654:
$t2 -> 1, 
Completed 6/12

Clock Cycle 2655:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2656:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2657:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2658:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2659:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2660:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 0 $t2 on Line 719

Clock Cycle 2661:
sub
sub$t2,$t2,$t3
$t2 = -372

Clock Cycle 2662:
sw
DRAM Request(Write) Issued for sw 3796 372 on Line 721

Clock Cycle 2663:

Started sw 3796 372 on Line 721
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub
sub$t4,$t4,$t1
$t4 = -7447

Clock Cycle 2664:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2068 $t3 on Line 723

Clock Cycle 2665:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2666:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2667:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2668:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2669:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2670:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2671:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2672:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2673:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2674:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3796 372 on Line 721

Clock Cycle 2675:
$t3 -> 1, 
Started lw 2068 $t3 on Line 723
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2676:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2677:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2678:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2679:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2680:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2681:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2682:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2683:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2684:
$t3 -> 1, 
Completed 10/22
Memory at 3796 = 372

Clock Cycle 2685:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2686:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2687:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2688:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2689:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2690:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2691:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2692:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2693:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2694:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2695:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2696:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2068 $t3 on Line 723

Clock Cycle 2697:
slt
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 2698:
add
add$t2,$t0,$t4
$t2 = -7446

Clock Cycle 2699:
add
add$t1,$t0,$t0
$t1 = 2

Clock Cycle 2700:
sw
DRAM Request(Write) Issued for sw 2152 0 on Line 727

Clock Cycle 2701:

Started sw 2152 0 on Line 727
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1628 $t0 on Line 728

Clock Cycle 2702:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2152 0 on Line 727
add
add$t2,$t1,$t1
$t2 = 4

Clock Cycle 2703:
$t0 -> 1, 
Started lw 1628 $t0 on Line 728
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2704:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2705:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2706:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2707:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2708:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2709:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2710:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2711:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2712:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2713:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2714:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2715:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2716:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2717:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2718:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2719:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2720:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2721:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2722:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2723:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2724:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1628 $t0 on Line 728

Clock Cycle 2725:
slt
slt$t4,$t3,$t0
$t4 = 0

Clock Cycle 2726:
lw
DRAM Request(Read) Issued for lw 3400 $t1 on Line 731

Clock Cycle 2727:
$t1 -> 1, 
Started lw 3400 $t1 on Line 731
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2728:
$t1 -> 1, 
Completed 2/12

Clock Cycle 2729:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2730:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2731:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2732:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2733:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2734:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2735:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2736:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2737:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2738:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3400 $t1 on Line 731

Clock Cycle 2739:
add
add$t2,$t1,$t4
$t2 = 0

Clock Cycle 2740:
sw
DRAM Request(Write) Issued for sw 3156 0 on Line 733

Clock Cycle 2741:

Started sw 3156 0 on Line 733
Completed 1/2
sw
DRAM Request(Write) Issued for sw 928 0 on Line 734

Clock Cycle 2742:

Completed 2/2
Finished Instruction sw 3156 0 on Line 733
mul
mul$t3,$t4,$t4
$t3 = 0

Clock Cycle 2743:

Started sw 928 0 on Line 734
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt
slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 2744:

Completed 2/22
add
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 2745:

Completed 3/22
sub
sub$t0,$t3,$t2
$t0 = 0

Clock Cycle 2746:

Completed 4/22
sub
sub$t3,$t1,$t0
$t3 = 0

Clock Cycle 2747:

Completed 5/22
addi
addi$t2,$t2,2344
$t2 = 2344

Clock Cycle 2748:

Completed 6/22
mul
mul$t2,$t4,$t3
$t2 = 0

Clock Cycle 2749:

Completed 7/22
mul
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 2750:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 3596 0 on Line 743

Clock Cycle 2751:

Completed 9/22
mul
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 2752:

Completed 10/22
addi
addi$t4,$t1,3968
$t4 = 3968

Clock Cycle 2753:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 660 $t4 on Line 746

Clock Cycle 2754:
$t4 -> 1, 
Completed 12/22
sw
DRAM Request(Write) Issued for sw 616 0 on Line 747

Clock Cycle 2755:
$t4 -> 1, 
Completed 13/22
addi
addi$t2,$t3,408
$t2 = 408

Clock Cycle 2756:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2757:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2758:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2759:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2760:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2761:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2762:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2763:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2764:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 928 0 on Line 734

Clock Cycle 2765:
$t4 -> 1, 
Started lw 660 $t4 on Line 746
Completed 1/2

Clock Cycle 2766:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 660 $t4 on Line 746

Clock Cycle 2767:

Started sw 616 0 on Line 747
Completed 1/2
addi
addi$t0,$t4,3244
$t0 = 3244

Clock Cycle 2768:

Completed 2/2
Finished Instruction sw 616 0 on Line 747
slt
slt$t4,$t2,$t0
$t4 = 1

Clock Cycle 2769:

Started sw 3596 0 on Line 743
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3628 1 on Line 751

Clock Cycle 2770:

Completed 2/22
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 2771:

Completed 3/22
slt
slt$t3,$t4,$t0
$t3 = 1

Clock Cycle 2772:

Completed 4/22
mul
mul$t0,$t3,$t4
$t0 = 1

Clock Cycle 2773:

Completed 5/22
mul
mul$t2,$t2,$t1
$t2 = 0

Clock Cycle 2774:

Completed 6/22
addi
addi$t3,$t4,3224
$t3 = 3225

Clock Cycle 2775:

Completed 7/22
add
add$t0,$t0,$t4
$t0 = 2

Clock Cycle 2776:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 3924 $t4 on Line 758

Clock Cycle 2777:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2778:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2779:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2780:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2781:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2782:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2783:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2784:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2785:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2786:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2787:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2788:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2789:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2790:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3596 0 on Line 743

Clock Cycle 2791:
$t4 -> 1, 
Started sw 3628 1 on Line 751
Completed 1/2

Clock Cycle 2792:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3628 1 on Line 751

Clock Cycle 2793:
$t4 -> 1, 
Started lw 3924 $t4 on Line 758
Completed 1/2

Clock Cycle 2794:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3924 $t4 on Line 758

Clock Cycle 2795:
slt
slt$t4,$t3,$t3
$t4 = 0

Clock Cycle 2796:
add
add$t1,$t0,$t1
$t1 = 2

Clock Cycle 2797:
add
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 2798:
addi
addi$t0,$t4,2280
$t0 = 2280

Clock Cycle 2799:
sub
sub$t4,$t0,$t1
$t4 = 2278

Clock Cycle 2800:
sw
DRAM Request(Write) Issued for sw 3004 3225 on Line 764

Clock Cycle 2801:

Started sw 3004 3225 on Line 764
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 2802:

Completed 2/22
addi
addi$t1,$t0,300
$t1 = 2580

Clock Cycle 2803:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 2128 $t4 on Line 767

Clock Cycle 2804:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2805:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2806:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2807:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2808:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2809:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2810:
$t4 -> 1, 
Completed 10/22
Memory at 3628 = 1

Clock Cycle 2811:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2812:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2813:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2814:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2815:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2816:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2817:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2818:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2819:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2820:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2821:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2822:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3004 3225 on Line 764

Clock Cycle 2823:
$t4 -> 1, 
Started lw 2128 $t4 on Line 767
Completed 1/2

Clock Cycle 2824:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2128 $t4 on Line 767

Clock Cycle 2825:
slt
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 2826:
addi
addi$t4,$t3,3980
$t4 = 7205

Clock Cycle 2827:
sub
sub$t3,$t4,$t1
$t3 = 7204

Clock Cycle 2828:
lw
DRAM Request(Read) Issued for lw 1308 $t1 on Line 771

Clock Cycle 2829:
$t1 -> 1, 
Started lw 1308 $t1 on Line 771
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t4,$t0,608
$t4 = 2888

Clock Cycle 2830:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 640 7204 on Line 773

Clock Cycle 2831:
$t1 -> 1, 
Completed 3/22
mul
mul$t3,$t3,$t0
$t3 = 16425120

Clock Cycle 2832:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2833:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2834:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2835:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2836:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2837:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2838:
$t1 -> 1, 
Completed 10/22
Memory at 3004 = 3225

Clock Cycle 2839:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2840:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2841:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2842:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2843:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2844:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2845:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2846:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2847:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2848:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2849:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2850:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1308 $t1 on Line 771

Clock Cycle 2851:

Started sw 640 7204 on Line 773
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 2852:

Completed 2/12
add
add$t1,$t4,$t3
$t1 = 16428008

Clock Cycle 2853:

Completed 3/12
addi
addi$t4,$t1,2364
$t4 = 16430372

Clock Cycle 2854:

Completed 4/12
add
add$t4,$t3,$t1
$t4 = 32853128

Clock Cycle 2855:

Completed 5/12
mul
mul$t0,$t1,$t4
$t0 = 1564226368

Clock Cycle 2856:

Completed 6/12
mul
mul$t1,$t1,$t4
$t1 = 1564226368

Clock Cycle 2857:

Completed 7/12
slt
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 2858:

Completed 8/12
add
add$t0,$t1,$t3
$t0 = 16425120

Clock Cycle 2859:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 3148 $t0 on Line 783

Clock Cycle 2860:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2861:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2862:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 640 7204 on Line 773

Clock Cycle 2863:
$t0 -> 1, 
Started lw 3148 $t0 on Line 783
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2864:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2865:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2866:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2867:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2868:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2869:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2870:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2871:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2872:
$t0 -> 1, 
Completed 10/22
Memory at 640 = 7204

Clock Cycle 2873:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2874:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2875:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2876:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2877:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2878:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2879:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2880:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2881:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2882:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2883:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2884:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3148 $t0 on Line 783

Clock Cycle 2885:
sw
DRAM Request(Write) Issued for sw 4000 0 on Line 784

Clock Cycle 2886:

Started sw 4000 0 on Line 784
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2404 $t2 on Line 785

Clock Cycle 2887:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 4000 0 on Line 784
lw
DRAM Request(Read) Issued for lw 900 $t3 on Line 786

Clock Cycle 2888:
$t2 -> 1, $t3 -> 1, 
Started lw 2404 $t2 on Line 785
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 2889:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2890:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2891:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2892:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2893:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2894:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2895:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2896:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2897:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2898:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2899:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2900:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2901:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2902:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2903:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2904:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2905:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2906:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2907:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2908:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2909:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2404 $t2 on Line 785

Clock Cycle 2910:
$t3 -> 1, 
Started lw 900 $t3 on Line 786
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2911:
$t3 -> 1, 
Completed 2/12

Clock Cycle 2912:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2913:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2914:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2915:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2916:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2917:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2918:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2919:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2920:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2921:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 900 $t3 on Line 786

Clock Cycle 2922:
addi
addi$t0,$t3,2804
$t0 = 2804

Clock Cycle 2923:
slt
slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 2924:
sub
sub$t3,$t2,$t0
$t3 = -2804

Clock Cycle 2925:
addi
addi$t3,$t1,2608
$t3 = 2608

Clock Cycle 2926:
sw
DRAM Request(Write) Issued for sw 2612 0 on Line 792

Clock Cycle 2927:

Started sw 2612 0 on Line 792
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t0,504
$t1 = 3308

Clock Cycle 2928:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2392 2608 on Line 794

Clock Cycle 2929:

Completed 3/12
add
add$t2,$t4,$t1
$t2 = 32856436

Clock Cycle 2930:

Completed 4/12
mul
mul$t0,$t2,$t1
$t0 = 1314907888

Clock Cycle 2931:

Completed 5/12
addi
addi$t4,$t4,3420
$t4 = 32856548

Clock Cycle 2932:

Completed 6/12
sub
sub$t1,$t4,$t1
$t1 = 32853240

Clock Cycle 2933:

Completed 7/12
sub
sub$t1,$t1,$t2
$t1 = -3196

Clock Cycle 2934:

Completed 8/12
addi
addi$t2,$t3,124
$t2 = 2732

Clock Cycle 2935:

Completed 9/12
sub
sub$t1,$t1,$t2
$t1 = -5928

Clock Cycle 2936:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 2984 $t4 on Line 802

Clock Cycle 2937:
$t4 -> 1, 
Completed 11/12
slt
slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 2938:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 2612 0 on Line 792

Clock Cycle 2939:
$t4 -> 1, 
Started sw 2392 2608 on Line 794
Completed 1/2

Clock Cycle 2940:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2392 2608 on Line 794

Clock Cycle 2941:
$t4 -> 1, 
Started lw 2984 $t4 on Line 802
Completed 1/2

Clock Cycle 2942:
$t4 -> 1, 
Completed 2/2
$t4 = 238244096
Finished Instruction lw 2984 $t4 on Line 802

Clock Cycle 2943:
slt
slt$t4,$t0,$t3
$t4 = 0

Clock Cycle 2944:
lw
DRAM Request(Read) Issued for lw 692 $t3 on Line 805

Clock Cycle 2945:
$t3 -> 1, 
Started lw 692 $t3 on Line 805
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t2,$t2,$t1
$t2 = -16195296

Clock Cycle 2946:
$t3 -> 1, 
Completed 2/22
mul
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 2947:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2948:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2949:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2950:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2951:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2952:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2953:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2954:
$t3 -> 1, 
Completed 10/22
Memory at 2392 = 2608

Clock Cycle 2955:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2956:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2957:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2958:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2959:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2960:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2961:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2962:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2963:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2964:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2965:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2966:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 692 $t3 on Line 805

Clock Cycle 2967:
slt
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 2968:
addi
addi$t1,$t2,1540
$t1 = 1540

Clock Cycle 2969:
sw
DRAM Request(Write) Issued for sw 1444 0 on Line 810

Clock Cycle 2970:

Started sw 1444 0 on Line 810
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t1,$t0,$t1
$t1 = 2028551104

Clock Cycle 2971:

Completed 2/12
add
add$t4,$t4,$t0
$t4 = 1314907888

Clock Cycle 2972:

Completed 3/12
add
add$t3,$t1,$t2
$t3 = 2028551104

Clock Cycle 2973:

Completed 4/12
mul
mul$t1,$t0,$t1
$t1 = -1835629568

Clock Cycle 2974:

Completed 5/12
sub
sub$t1,$t3,$t2
$t1 = 2028551104

Clock Cycle 2975:

Completed 6/12
sub
sub$t1,$t4,$t2
$t1 = 1314907888

Clock Cycle 2976:

Completed 7/12
sub
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 2977:

Completed 8/12
slt
slt$t1,$t3,$t4
$t1 = 0

Clock Cycle 2978:

Completed 9/12
mul
mul$t2,$t4,$t0
$t2 = 1987322112

Clock Cycle 2979:

Completed 10/12
add
add$t3,$t2,$t4
$t3 = -992737296

Clock Cycle 2980:

Completed 11/12
sub
sub$t4,$t1,$t0
$t4 = -1314907888

Clock Cycle 2981:

Completed 12/12
Finished Instruction sw 1444 0 on Line 810
lw
DRAM Request(Read) Issued for lw 1428 $t3 on Line 822

Clock Cycle 2982:
$t3 -> 1, 
Started lw 1428 $t3 on Line 822
Completed 1/2

Clock Cycle 2983:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1428 $t3 on Line 822

Clock Cycle 2984:
add
add$t3,$t4,$t3
$t3 = -1314907888

Clock Cycle 2985:
sub
sub$t3,$t4,$t2
$t3 = 992737296

Clock Cycle 2986:
mul
mul$t2,$t4,$t3
$t2 = 402198784

Clock Cycle 2987:
lw
DRAM Request(Read) Issued for lw 1020 $t0 on Line 826

Clock Cycle 2988:
$t0 -> 1, 
Started lw 1020 $t0 on Line 826
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t2,3056
$t2 = 402201840

Clock Cycle 2989:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2990:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2991:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2992:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2993:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2994:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2995:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2996:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2997:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2998:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2999:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3000:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3001:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3002:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3003:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3004:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3005:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3006:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3007:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3008:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3009:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1020 $t0 on Line 826

Clock Cycle 3010:
slt
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 3011:
add
add$t0,$t3,$t1
$t0 = 992737296

Clock Cycle 3012:
lw
DRAM Request(Read) Issued for lw 3704 $t2 on Line 830

Clock Cycle 3013:
$t2 -> 1, 
Started lw 3704 $t2 on Line 830
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t4,$t4,$t4
$t4 = 1665151520

Clock Cycle 3014:
$t2 -> 1, 
Completed 2/12

Clock Cycle 3015:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3016:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3017:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3018:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3019:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3020:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3021:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3022:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3023:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3024:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3704 $t2 on Line 830

Clock Cycle 3025:
mul
mul$t2,$t4,$t1
$t2 = 0

Clock Cycle 3026:
sw
DRAM Request(Write) Issued for sw 688 1665151520 on Line 833

Clock Cycle 3027:

Started sw 688 1665151520 on Line 833
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 3028:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2344 992737296 on Line 835

Clock Cycle 3029:

Completed 3/12
sub
sub$t4,$t1,$t0
$t4 = -992737296

Clock Cycle 3030:

Completed 4/12
slt
slt$t2,$t4,$t1
$t2 = 1

Clock Cycle 3031:

Completed 5/12
slt
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 3032:

Completed 6/12
sub
sub$t1,$t3,$t2
$t1 = -1

Clock Cycle 3033:

Completed 7/12
sub
sub$t1,$t0,$t4
$t1 = 1985474592

Clock Cycle 3034:

Completed 8/12
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 3035:

Completed 9/12
mul
mul$t2,$t2,$t2
$t2 = 0

Clock Cycle 3036:

Completed 10/12
addi
addi$t2,$t1,3916
$t2 = 1985478508

Clock Cycle 3037:

Completed 11/12
sub
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 3038:

Completed 12/12
Finished Instruction sw 688 1665151520 on Line 833
sub
sub$t3,$t2,$t0
$t3 = 1985478508

Clock Cycle 3039:

Started sw 2344 992737296 on Line 835
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 904 1985478508 on Line 846

Clock Cycle 3040:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1584 $t0 on Line 847

Clock Cycle 3041:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 480 1985478508 on Line 848

Clock Cycle 3042:
$t0 -> 1, 
Completed 4/22
slt
slt$t3,$t1,$t2
$t3 = 1

Clock Cycle 3043:
$t0 -> 1, 
Completed 5/22
add
add$t1,$t4,$t2
$t1 = 992741212

Clock Cycle 3044:
$t0 -> 1, 
Completed 6/22
add
add$t3,$t1,$t2
$t3 = -1316747576

Clock Cycle 3045:
$t0 -> 1, 
Completed 7/22
mul
mul$t2,$t1,$t2
$t2 = -1171538224

Clock Cycle 3046:
$t0 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 192 $t4 on Line 853

Clock Cycle 3047:
$t0 -> 1, $t4 -> 1, 
Completed 9/22
slt
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 3048:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 688 = 1665151520

Clock Cycle 3049:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3050:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3051:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3052:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3053:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3054:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3055:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3056:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3057:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3058:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3059:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3060:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2344 992737296 on Line 835

Clock Cycle 3061:
$t0 -> 1, $t4 -> 1, 
Started sw 904 1985478508 on Line 846
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3062:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3063:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3064:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3065:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3066:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3067:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3068:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3069:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3070:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2344 = 992737296

Clock Cycle 3071:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3072:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3073:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3074:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3075:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3076:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3077:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3078:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3079:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3080:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3081:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3082:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 904 1985478508 on Line 846

Clock Cycle 3083:
$t0 -> 1, $t4 -> 1, 
Started sw 480 1985478508 on Line 848
Completed 1/2

Clock Cycle 3084:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 480 1985478508 on Line 848

Clock Cycle 3085:
$t0 -> 1, $t4 -> 1, 
Started lw 192 $t4 on Line 853
Completed 1/2

Clock Cycle 3086:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 192 $t4 on Line 853

Clock Cycle 3087:
$t0 -> 1, 
Started lw 1584 $t0 on Line 847
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3088:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3089:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3090:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3091:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3092:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3093:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3094:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3095:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3096:
$t0 -> 1, 
Completed 10/22
Memory at 480 = 1985478508
Memory at 904 = 1985478508

Clock Cycle 3097:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3098:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3099:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3100:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3101:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3102:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3103:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3104:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3105:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3106:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3107:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3108:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1584 $t0 on Line 847

Clock Cycle 3109:
add
add$t0,$t4,$t0
$t0 = 0

Clock Cycle 3110:
sub
sub$t4,$t1,$t4
$t4 = 0

Clock Cycle 3111:
lw
DRAM Request(Read) Issued for lw 768 $t2 on Line 857

Clock Cycle 3112:
$t2 -> 1, 
Started lw 768 $t2 on Line 857
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 600 $t1 on Line 858

Clock Cycle 3113:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 3114:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 3115:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 3116:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 3117:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 3118:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 3119:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 3120:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 3121:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 3122:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 3123:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 768 $t2 on Line 857

Clock Cycle 3124:
$t1 -> 1, 
Started lw 600 $t1 on Line 858
Completed 1/2

Clock Cycle 3125:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 600 $t1 on Line 858

Clock Cycle 3126:
addi
addi$t1,$t0,3884
$t1 = 3884

Clock Cycle 3127:
mul
mul$t0,$t0,$t1
$t0 = 0

Clock Cycle 3128:
mul
mul$t1,$t4,$t4
$t1 = 0

Clock Cycle 3129:
add
add$t2,$t4,$t2
$t2 = 0

Clock Cycle 3130:
add
add$t2,$t4,$t4
$t2 = 0

Clock Cycle 3131:
mul
mul$t2,$t2,$t4
$t2 = 0

Clock Cycle 3132:
slt
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 3133:
lw
DRAM Request(Read) Issued for lw 3116 $t4 on Line 866

Clock Cycle 3134:
$t4 -> 1, 
Started lw 3116 $t4 on Line 866
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 632 -1316747576 on Line 867

Clock Cycle 3135:
$t4 -> 1, 
Completed 2/12
addi
addi$t2,$t0,2168
$t2 = 2168

Clock Cycle 3136:
$t4 -> 1, 
Completed 3/12
mul
mul$t0,$t0,$t0
$t0 = 0

Clock Cycle 3137:
$t4 -> 1, 
Completed 4/12
addi
addi$t0,$t2,3644
$t0 = 5812

Clock Cycle 3138:
$t4 -> 1, 
Completed 5/12
mul
mul$t2,$t3,$t3
$t2 = -1905394624

Clock Cycle 3139:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3140:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3141:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3142:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3143:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3144:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3145:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3116 $t4 on Line 866

Clock Cycle 3146:

Started sw 632 -1316747576 on Line 867
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t3,$t3,$t4
$t3 = -1316747576

Clock Cycle 3147:

Completed 2/12
slt
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 3148:

Completed 3/12
slt
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 3149:

Completed 4/12
add
add$t2,$t0,$t3
$t2 = -1316741764

Clock Cycle 3150:

Completed 5/12
sub
sub$t1,$t2,$t0
$t1 = -1316747576

Clock Cycle 3151:

Completed 6/12
addi
addi$t0,$t0,1160
$t0 = 6972

Clock Cycle 3152:

Completed 7/12
addi
addi$t2,$t2,56
$t2 = -1316741708

Clock Cycle 3153:

Completed 8/12
add
add$t1,$t3,$t0
$t1 = -1316740604

Clock Cycle 3154:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 876 -1316741708 on Line 880

Clock Cycle 3155:

Completed 10/12
mul
mul$t3,$t3,$t0
$t3 = -2018988320

Clock Cycle 3156:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 988 0 on Line 882

Clock Cycle 3157:

Completed 12/12
Finished Instruction sw 632 -1316747576 on Line 867
add
add$t1,$t3,$t2
$t1 = 959237268

Clock Cycle 3158:

Started sw 876 -1316741708 on Line 880
Completed 1/2
sub
sub$t2,$t3,$t2
$t2 = -702246612

Clock Cycle 3159:

Completed 2/2
Finished Instruction sw 876 -1316741708 on Line 880
slt
slt$t3,$t4,$t2
$t3 = 0

Clock Cycle 3160:

Started sw 988 0 on Line 882
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2740 959237268 on Line 886

Clock Cycle 3161:

Completed 2/2
Finished Instruction sw 988 0 on Line 882
lw
DRAM Request(Read) Issued for lw 1392 $t2 on Line 887

Clock Cycle 3162:
$t2 -> 1, 
Started sw 2740 959237268 on Line 886
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 3163:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3164:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3165:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3166:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3167:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3168:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3169:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3170:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3171:
$t2 -> 1, 
Completed 10/22
Memory at 632 = -1316747576
Memory at 876 = -1316741708

Clock Cycle 3172:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3173:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3174:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3175:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3176:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3177:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3178:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3179:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3180:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3181:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3182:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3183:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2740 959237268 on Line 886

Clock Cycle 3184:
$t2 -> 1, 
Started lw 1392 $t2 on Line 887
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3185:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3186:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3187:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3188:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3189:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3190:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3191:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3192:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3193:
$t2 -> 1, 
Completed 10/22
Memory at 2740 = 959237268

Clock Cycle 3194:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3195:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3196:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3197:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3198:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3199:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3200:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3201:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3202:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3203:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3204:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3205:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1392 $t2 on Line 887

Clock Cycle 3206:
mul
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 3207:
sw
DRAM Request(Write) Issued for sw 3176 0 on Line 890

Clock Cycle 3208:

Started sw 3176 0 on Line 890
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt
slt$t4,$t4,$t0
$t4 = 1

Clock Cycle 3209:

Completed 2/12
add
add$t4,$t1,$t2
$t4 = 959237268

Clock Cycle 3210:

Completed 3/12
addi
addi$t0,$t4,3852
$t0 = 959241120

Clock Cycle 3211:

Completed 4/12
sub
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 3212:

Completed 5/12
addi
addi$t4,$t3,2464
$t4 = 2464

Clock Cycle 3213:

Completed 6/12
mul
mul$t2,$t3,$t1
$t2 = 0

Clock Cycle 3214:

Completed 7/12
sub
sub$t3,$t2,$t4
$t3 = -2464

Clock Cycle 3215:

Completed 8/12
mul
mul$t3,$t2,$t1
$t3 = 0

Clock Cycle 3216:

Completed 9/12
slt
slt$t0,$t3,$t4
$t0 = 1

Clock Cycle 3217:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 3432 $t4 on Line 900

Clock Cycle 3218:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3219:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3176 0 on Line 890

Clock Cycle 3220:
$t4 -> 1, 
Started lw 3432 $t4 on Line 900
Completed 1/2

Clock Cycle 3221:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3432 $t4 on Line 900

Clock Cycle 3222:
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 3223:
sub
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 3224:
sw
DRAM Request(Write) Issued for sw 1020 1 on Line 903

Clock Cycle 3225:

Started sw 1020 1 on Line 903
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t3,$t2,$t1
$t3 = 0

Clock Cycle 3226:

Completed 2/22
addi
addi$t0,$t4,348
$t0 = 348

Clock Cycle 3227:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 264 $t4 on Line 906

Clock Cycle 3228:
$t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 224 348 on Line 907

Clock Cycle 3229:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3230:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3231:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3232:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3233:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3234:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3235:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3236:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3237:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3238:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3239:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3240:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3241:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3242:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3243:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3244:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3245:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3246:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1020 1 on Line 903

Clock Cycle 3247:
$t4 -> 1, 
Started lw 264 $t4 on Line 906
Completed 1/2

Clock Cycle 3248:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 264 $t4 on Line 906

Clock Cycle 3249:

Started sw 224 348 on Line 907
Completed 1/2
slt
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 3250:

Completed 2/2
Finished Instruction sw 224 348 on Line 907
mul
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 3251:
sub
sub$t2,$t3,$t0
$t2 = -348

Clock Cycle 3252:
add
add$t1,$t4,$t2
$t1 = -348

Clock Cycle 3253:
mul
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 3254:
sw
DRAM Request(Write) Issued for sw 932 0 on Line 913

Clock Cycle 3255:

Started sw 932 0 on Line 913
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3412 348 on Line 914

Clock Cycle 3256:

Completed 2/2
Finished Instruction sw 932 0 on Line 913
mul
mul$t1,$t0,$t0
$t1 = 121104

Clock Cycle 3257:

Started sw 3412 348 on Line 914
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3416 $t2 on Line 916

Clock Cycle 3258:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3259:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3260:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3261:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3262:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3263:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3264:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3265:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3266:
$t2 -> 1, 
Completed 10/22
Memory at 224 = 348
Memory at 1020 = 1

Clock Cycle 3267:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3268:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3269:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3270:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3271:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3272:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3273:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3274:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3275:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3276:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3277:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3278:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3412 348 on Line 914

Clock Cycle 3279:
$t2 -> 1, 
Started lw 3416 $t2 on Line 916
Completed 1/2

Clock Cycle 3280:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3416 $t2 on Line 916

Clock Cycle 3281:
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 3282:
addi
addi$t1,$t1,3872
$t1 = 3872

Clock Cycle 3283:
sub
sub$t2,$t1,$t4
$t2 = 3872

Clock Cycle 3284:
add
add$t3,$t0,$t4
$t3 = 348

Clock Cycle 3285:
sub
sub$t3,$t2,$t3
$t3 = 3524

Clock Cycle 3286:
sub
sub$t0,$t2,$t3
$t0 = 348

Clock Cycle 3287:
addi
addi$t2,$t3,3024
$t2 = 6548

Clock Cycle 3288:
addi
addi$t4,$t1,1968
$t4 = 5840

Clock Cycle 3289:
lw
DRAM Request(Read) Issued for lw 3904 $t3 on Line 925

Clock Cycle 3290:
$t3 -> 1, 
Started lw 3904 $t3 on Line 925
Completed 1/2
addi
addi$t0,$t0,1864
$t0 = 2212

Clock Cycle 3291:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3904 $t3 on Line 925

Clock Cycle 3292:
addi
addi$t4,$t3,480
$t4 = 480

Clock Cycle 3293:
add
add$t1,$t3,$t2
$t1 = 6548

Clock Cycle 3294:
add
add$t4,$t0,$t1
$t4 = 8760

Clock Cycle 3295:
mul
mul$t0,$t2,$t4
$t0 = 57360480

Clock Cycle 3296:
add
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 3297:
add
add$t2,$t2,$t4
$t2 = 15308

Clock Cycle 3298:
sub
sub$t2,$t2,$t4
$t2 = 6548

Clock Cycle 3299:
slt
slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 3300:
sw
DRAM Request(Write) Issued for sw 2992 0 on Line 935

Clock Cycle 3301:

Started sw 2992 0 on Line 935
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul
mul$t4,$t0,$t1
$t4 = 0

Clock Cycle 3302:

Completed 2/22
add
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 3303:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 2356 $t0 on Line 938

Clock Cycle 3304:
$t0 -> 1, 
Completed 4/22
addi
addi$t3,$t4,104
$t3 = 104

Clock Cycle 3305:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3306:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3307:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3308:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3309:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3310:
$t0 -> 1, 
Completed 10/22
Memory at 3412 = 348

Clock Cycle 3311:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3312:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3313:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3314:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3315:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3316:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3317:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3318:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3319:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3320:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3321:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3322:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2992 0 on Line 935

Clock Cycle 3323:
$t0 -> 1, 
Started lw 2356 $t0 on Line 938
Completed 1/2

Clock Cycle 3324:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2356 $t0 on Line 938

Clock Cycle 3325:
mul
mul$t0,$t2,$t0
$t0 = 0

Clock Cycle 3326:
sw
DRAM Request(Write) Issued for sw 1064 0 on Line 941

Clock Cycle 3327:

Started sw 1064 0 on Line 941
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1920 0 on Line 942

Clock Cycle 3328:

Completed 2/22
sub
sub$t3,$t3,$t0
$t3 = 104

Clock Cycle 3329:

Completed 3/22
addi
addi$t1,$t4,2832
$t1 = 2832

Clock Cycle 3330:

Completed 4/22
sub
sub$t4,$t2,$t0
$t4 = 0

Clock Cycle 3331:

Completed 5/22
add
add$t2,$t3,$t4
$t2 = 104

Clock Cycle 3332:

Completed 6/22
mul
mul$t4,$t0,$t4
$t4 = 0

Clock Cycle 3333:

Completed 7/22
add
add$t3,$t1,$t3
$t3 = 2936

Clock Cycle 3334:

Completed 8/22
add
add$t0,$t3,$t4
$t0 = 2936

Clock Cycle 3335:

Completed 9/22
addi
addi$t0,$t2,2660
$t0 = 2764

Clock Cycle 3336:

Completed 10/22
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 3337:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 800 $t0 on Line 952

Clock Cycle 3338:
$t0 -> 1, 
Completed 12/22
sw
DRAM Request(Write) Issued for sw 3592 2832 on Line 953

Clock Cycle 3339:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3340:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3341:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3342:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3343:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3344:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3345:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3346:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3347:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3348:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1064 0 on Line 941

Clock Cycle 3349:
$t0 -> 1, 
Started sw 1920 0 on Line 942
Completed 1/2

Clock Cycle 3350:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1920 0 on Line 942

Clock Cycle 3351:
$t0 -> 1, 
Started lw 800 $t0 on Line 952
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3352:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3353:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3354:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3355:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3356:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3357:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3358:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3359:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3360:
$t0 -> 1, 
Completed 10/22
Memory at 1920 = 0

Clock Cycle 3361:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3362:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3363:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3364:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3365:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3366:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3367:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3368:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3369:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3370:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3371:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3372:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 800 $t0 on Line 952

Clock Cycle 3373:

Started sw 3592 2832 on Line 953
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t2,$t2,$t0
$t2 = 104

Clock Cycle 3374:

Completed 2/12
sub
sub$t0,$t1,$t4
$t0 = 2832

Clock Cycle 3375:

Completed 3/12
mul
mul$t4,$t3,$t2
$t4 = 0

Clock Cycle 3376:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1684 $t0 on Line 957

Clock Cycle 3377:
$t0 -> 1, 
Completed 5/12
slt
slt$t4,$t3,$t2
$t4 = 1

Clock Cycle 3378:
$t0 -> 1, 
Completed 6/12
add
add$t4,$t1,$t3
$t4 = 2832

Clock Cycle 3379:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3380:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3381:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3382:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3383:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3384:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3592 2832 on Line 953

Clock Cycle 3385:
$t0 -> 1, 
Started lw 1684 $t0 on Line 957
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3386:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3387:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3388:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3389:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3390:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3391:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3392:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3393:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3394:
$t0 -> 1, 
Completed 10/22
Memory at 3592 = 2832

Clock Cycle 3395:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3396:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3397:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3398:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3399:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3400:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3401:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3402:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3403:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3404:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3405:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3406:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1684 $t0 on Line 957

Clock Cycle 3407:
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 3408:
sub
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 3409:
lw
DRAM Request(Read) Issued for lw 3288 $t3 on Line 962

Clock Cycle 3410:
$t3 -> 1, 
Started lw 3288 $t3 on Line 962
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 3411:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1912 104 on Line 964

Clock Cycle 3412:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3413:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3414:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3415:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3416:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3417:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3418:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3419:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3420:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3421:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3288 $t3 on Line 962

Clock Cycle 3422:

Started sw 1912 104 on Line 964
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t3,472
$t3 = 472

Clock Cycle 3423:

Completed 2/12
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 3424:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1704 $t4 on Line 967

Clock Cycle 3425:
$t4 -> 1, 
Completed 4/12
add
add$t2,$t2,$t1
$t2 = 104

Clock Cycle 3426:
$t4 -> 1, 
Completed 5/12
mul
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 3427:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3428:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3429:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3430:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3431:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3432:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3433:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1912 104 on Line 964

Clock Cycle 3434:
$t4 -> 1, 
Started lw 1704 $t4 on Line 967
Completed 1/2

Clock Cycle 3435:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1704 $t4 on Line 967

Clock Cycle 3436:
mul
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 3437:
sw
DRAM Request(Write) Issued for sw 1152 0 on Line 971

Clock Cycle 3438:

Started sw 1152 0 on Line 971
Completed 1/2
addi
addi$t3,$t3,2784
$t3 = 2784

Clock Cycle 3439:

Completed 2/2
Finished Instruction sw 1152 0 on Line 971
sw
DRAM Request(Write) Issued for sw 2568 0 on Line 973

Clock Cycle 3440:

Started sw 2568 0 on Line 973
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t1,$t3,$t3
$t1 = 0

Clock Cycle 3441:

Completed 2/22
sub
sub$t1,$t1,$t2
$t1 = -104

Clock Cycle 3442:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1372 2784 on Line 976

Clock Cycle 3443:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 2332 104 on Line 977

Clock Cycle 3444:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 2688 $t4 on Line 978

Clock Cycle 3445:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3446:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3447:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3448:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3449:
$t4 -> 1, 
Completed 10/22
Memory at 1912 = 104

Clock Cycle 3450:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3451:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3452:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3453:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3454:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3455:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3456:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3457:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3458:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3459:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3460:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3461:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2568 0 on Line 973

Clock Cycle 3462:
$t4 -> 1, 
Started sw 2332 104 on Line 977
Completed 1/2

Clock Cycle 3463:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2332 104 on Line 977

Clock Cycle 3464:
$t4 -> 1, 
Started lw 2688 $t4 on Line 978
Completed 1/2

Clock Cycle 3465:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2688 $t4 on Line 978

Clock Cycle 3466:

Started sw 1372 2784 on Line 976
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 3467:

Completed 2/22
addi
addi$t2,$t0,2688
$t2 = 2688

Clock Cycle 3468:

Completed 3/22
slt
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 3469:

Completed 4/22
sub
sub$t2,$t0,$t1
$t2 = 104

Clock Cycle 3470:

Completed 5/22
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3471:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 2884 $t0 on Line 984

Clock Cycle 3472:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3473:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3474:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3475:
$t0 -> 1, 
Completed 10/22
Memory at 2332 = 104

Clock Cycle 3476:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3477:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3478:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3479:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3480:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3481:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3482:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3483:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3484:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3485:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3486:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3487:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1372 2784 on Line 976

Clock Cycle 3488:
$t0 -> 1, 
Started lw 2884 $t0 on Line 984
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3489:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3490:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3491:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3492:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3493:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3494:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3495:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3496:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3497:
$t0 -> 1, 
Completed 10/22
Memory at 1372 = 2784

Clock Cycle 3498:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3499:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3500:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3501:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3502:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3503:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3504:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3505:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3506:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3507:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3508:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3509:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2884 $t0 on Line 984

Clock Cycle 3510:
lw
DRAM Request(Read) Issued for lw 720 $t0 on Line 985

Clock Cycle 3511:
$t0 -> 1, 
Started lw 720 $t0 on Line 985
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3512:
$t0 -> 1, 
Completed 2/12

Clock Cycle 3513:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3514:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3515:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3516:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3517:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3518:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3519:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3520:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3521:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3522:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 720 $t0 on Line 985

Clock Cycle 3523:
slt
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 3524:
mul
mul$t2,$t1,$t4
$t2 = 0

Clock Cycle 3525:
sw
DRAM Request(Write) Issued for sw 428 0 on Line 988

Clock Cycle 3526:

Started sw 428 0 on Line 988
Completed 1/2
mul
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 3527:

Completed 2/2
Finished Instruction sw 428 0 on Line 988
sw
DRAM Request(Write) Issued for sw 1252 0 on Line 990

Clock Cycle 3528:

Started sw 1252 0 on Line 990
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1088 0 on Line 991

Clock Cycle 3529:

Completed 2/22
addi
addi$t4,$t1,3036
$t4 = 3036

Clock Cycle 3530:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1980 0 on Line 993

Clock Cycle 3531:

Completed 4/22
addi
addi$t0,$t3,3088
$t0 = 3088

Clock Cycle 3532:

Completed 5/22
slt
slt$t3,$t1,$t3
$t3 = 0

Clock Cycle 3533:

Completed 6/22
addi
addi$t1,$t3,588
$t1 = 588

Clock Cycle 3534:

Completed 7/22
mul
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 3535:

Completed 8/22
mul
mul$t0,$t0,$t2
$t0 = 0

Clock Cycle 3536:

Completed 9/22
lw
DRAM Request(Read) Issued for lw 3060 $t1 on Line 999

Clock Cycle 3537:
$t1 -> 1, 
Completed 10/22
add
add$t4,$t3,$t4
$t4 = 3036

Clock Cycle 3538:
$t1 -> 1, 
Completed 11/22

Clock Cycle 3539:
$t1 -> 1, 
Completed 12/22

Clock Cycle 3540:
$t1 -> 1, 
Completed 13/22

Clock Cycle 3541:
$t1 -> 1, 
Completed 14/22

Clock Cycle 3542:
$t1 -> 1, 
Completed 15/22

Clock Cycle 3543:
$t1 -> 1, 
Completed 16/22

Clock Cycle 3544:
$t1 -> 1, 
Completed 17/22

Clock Cycle 3545:
$t1 -> 1, 
Completed 18/22

Clock Cycle 3546:
$t1 -> 1, 
Completed 19/22

Clock Cycle 3547:
$t1 -> 1, 
Completed 20/22

Clock Cycle 3548:
$t1 -> 1, 
Completed 21/22

Clock Cycle 3549:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1252 0 on Line 990

Clock Cycle 3550:
$t1 -> 1, 
Started sw 1088 0 on Line 991
Completed 1/2

Clock Cycle 3551:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1088 0 on Line 991

Clock Cycle 3552:
$t1 -> 1, 
Started sw 1980 0 on Line 993
Completed 1/2

Clock Cycle 3553:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1980 0 on Line 993

Clock Cycle 3554:
$t1 -> 1, 
Started lw 3060 $t1 on Line 999
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3555:
$t1 -> 1, 
Completed 2/22

Clock Cycle 3556:
$t1 -> 1, 
Completed 3/22

Clock Cycle 3557:
$t1 -> 1, 
Completed 4/22

Clock Cycle 3558:
$t1 -> 1, 
Completed 5/22

Clock Cycle 3559:
$t1 -> 1, 
Completed 6/22

Clock Cycle 3560:
$t1 -> 1, 
Completed 7/22

Clock Cycle 3561:
$t1 -> 1, 
Completed 8/22

Clock Cycle 3562:
$t1 -> 1, 
Completed 9/22

Clock Cycle 3563:
$t1 -> 1, 
Completed 10/22
Memory at 1252 = 0

Clock Cycle 3564:
$t1 -> 1, 
Completed 11/22

Clock Cycle 3565:
$t1 -> 1, 
Completed 12/22

Clock Cycle 3566:
$t1 -> 1, 
Completed 13/22

Clock Cycle 3567:
$t1 -> 1, 
Completed 14/22

Clock Cycle 3568:
$t1 -> 1, 
Completed 15/22

Clock Cycle 3569:
$t1 -> 1, 
Completed 16/22

Clock Cycle 3570:
$t1 -> 1, 
Completed 17/22

Clock Cycle 3571:
$t1 -> 1, 
Completed 18/22

Clock Cycle 3572:
$t1 -> 1, 
Completed 19/22

Clock Cycle 3573:
$t1 -> 1, 
Completed 20/22

Clock Cycle 3574:
$t1 -> 1, 
Completed 21/22

Clock Cycle 3575:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3060 $t1 on Line 999
Total Number of cycles taken = 3575
Total Number of Row Buffer Updates = 299

DRAM memory structure :
Memory at row 0 column 4 address 16 = 3272
Memory at row 0 column 7 address 28 = 529984
Memory at row 0 column 21 address 84 = 1
Memory at row 0 column 24 address 96 = 2912
Memory at row 0 column 56 address 224 = 348
Memory at row 0 column 85 address 340 = 1060
Memory at row 0 column 120 address 480 = 1985478508
Memory at row 0 column 143 address 572 = -1
Memory at row 0 column 158 address 632 = -1316747576
Memory at row 0 column 160 address 640 = 7204
Memory at row 0 column 172 address 688 = 1665151520
Memory at row 0 column 219 address 876 = -1316741708
Memory at row 0 column 226 address 904 = 1985478508
Memory at row 0 column 230 address 920 = -17246064
Memory at row 0 column 246 address 984 = 2008
Memory at row 0 column 250 address 1000 = 12602
Memory at row 0 column 255 address 1020 = 1
Memory at row 1 column 2 address 1032 = 2052
Memory at row 1 column 4 address 1040 = 864
Memory at row 1 column 55 address 1244 = 211600
Memory at row 1 column 87 address 1372 = 2784
Memory at row 1 column 143 address 1596 = 1
Memory at row 1 column 157 address 1652 = 1
Memory at row 1 column 211 address 1868 = 336
Memory at row 1 column 222 address 1912 = 104
Memory at row 1 column 245 address 2004 = 336
Memory at row 2 column 43 address 2220 = 3000
Memory at row 2 column 71 address 2332 = 104
Memory at row 2 column 74 address 2344 = 992737296
Memory at row 2 column 86 address 2392 = 2608
Memory at row 2 column 95 address 2428 = 3197
Memory at row 2 column 111 address 2492 = 460
Memory at row 2 column 173 address 2740 = 959237268
Memory at row 2 column 186 address 2792 = 7157779
Memory at row 2 column 192 address 2816 = 1
Memory at row 2 column 193 address 2820 = 3506168
Memory at row 2 column 212 address 2896 = 1
Memory at row 2 column 234 address 2984 = 238244096
Memory at row 2 column 235 address 2988 = 740
Memory at row 2 column 239 address 3004 = 3225
Memory at row 3 column 3 address 3084 = 2912
Memory at row 3 column 38 address 3224 = 2136
Memory at row 3 column 76 address 3376 = 4049
Memory at row 3 column 85 address 3412 = 348
Memory at row 3 column 109 address 3508 = 4808
Memory at row 3 column 130 address 3592 = 2832
Memory at row 3 column 139 address 3628 = 1
Memory at row 3 column 140 address 3632 = 1
Memory at row 3 column 161 address 3716 = 2208
Memory at row 3 column 170 address 3752 = 1788
Memory at row 3 column 181 address 3796 = 372
Memory at row 3 column 193 address 3844 = -17246064
Memory at row 3 column 230 address 3992 = 16946

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = 0
t3 = 0
t4 = 3036
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
