// Seed: 3612075448
module module_0 ();
  wire id_2;
  wire id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri  id_4;
  module_0();
  wire id_5 = ~id_1;
  assign id_4 = id_1;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input tri1 id_3
);
  id_5(
      id_1, 1, id_1
  );
  wor id_6 = 1;
  module_0();
endmodule
