  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/testing_comm/spi_directio/vitis_files/dut.cpp' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/testing_comm/spi_directio/vitis_files/dut.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/testing_comm/spi_directio/vitis_files/tb.cpp' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/testing_comm/spi_directio/vitis_files/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/testing_comm/spi_directio/vitis_files/tb.cpp,-D HW_COSIM' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.top=spi_master' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(9)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/testing_comm/spi_directio/vitis_files/spi_master/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.877 seconds; current allocated memory: 620.754 MB.
INFO: [HLS 200-10] Analyzing design file '../dut.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.287 seconds; current allocated memory: 623.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 855 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 841 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 841 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 841 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 836 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 836 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,098 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 836 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../dut.cpp:28:30) in function 'spi_master' completely with a factor of 64 (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'data_in' with compact=bit mode in 32-bits (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with compact=bit mode in 32-bits (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'miso' with compact=bit mode in 1-bits (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mosi' with compact=bit mode in 1-bits (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'cs' with compact=bit mode in 1-bits (../dut.cpp:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'sclk' with compact=bit mode in 1-bits (../dut.cpp:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_19_1> at ../dut.cpp:19:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.169 seconds; current allocated memory: 625.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 625.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 631.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 633.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 657.477 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_19_1' (../dut.cpp:19:22) in function 'spi_master' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 664.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spi_master' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spi_master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('received_data_write_ln15', ../dut.cpp:15) of variable 'received_data', ../dut.cpp:52 on local variable 'received_data', ../dut.cpp:15 and 'load' operation 32 bit ('received_data', ../dut.cpp:52) on local variable 'received_data', ../dut.cpp:15.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('received_data_write_ln15', ../dut.cpp:15) of variable 'received_data' on local variable 'received_data', ../dut.cpp:15 and 'load' operation 32 bit ('received_data', ../dut.cpp:52) on local variable 'received_data', ../dut.cpp:15.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('received_data_write_ln15', ../dut.cpp:15) of variable 'received_data' on local variable 'received_data', ../dut.cpp:15 and 'load' operation 32 bit ('received_data', ../dut.cpp:52) on local variable 'received_data', ../dut.cpp:15.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire read operation ('miso_read_9', ../dut.cpp:41) on port 'miso' (../dut.cpp:41) and wire request operation ('tmp_2', ../dut.cpp:51) on port 'miso' (../dut.cpp:51).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between wire write operation ('sclk_write_ln38', ../dut.cpp:38) on port 'sclk' (../dut.cpp:38) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1) between wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1) between wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'spi_master' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1) between wire write operation ('sclk_write_ln38', ../dut.cpp:38) on port 'sclk' (../dut.cpp:38) and wire write operation ('sclk_write_ln32', ../dut.cpp:32) on port 'sclk' (../dut.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.638 seconds; current allocated memory: 757.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 757.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spi_master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/sclk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/cs' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/mosi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/miso' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/data_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spi_master/data_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spi_master' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spi_master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 757.246 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.697 seconds; current allocated memory: 757.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 757.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spi_master.
INFO: [VLOG 209-307] Generating Verilog RTL for spi_master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1828.15 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.88 seconds; peak allocated memory: 757.246 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
