// Seed: 3327645314
module module_0 (
    input logic id_0,
    inout id_1,
    input id_2,
    output id_3,
    output id_4
    , id_16,
    input logic id_5,
    input logic id_6,
    input uwire id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input id_13,
    input logic id_14,
    input id_15
);
  assign id_1 = 1'b0;
  logic id_17;
  logic id_18;
  type_31 id_19 (
      .id_0 (id_9),
      .id_1 (id_18),
      .id_2 (1'b0),
      .id_3 (id_17),
      .id_4 (id_8),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_7[1 : 1] ? 1'b0 : 1),
      .id_11(id_15),
      .id_12(id_16),
      .id_13(1)
  );
  type_32(
      1, 1, 1'b0, 1'b0, ~1
  );
  logic id_20 = id_10;
  genvar id_21;
  assign id_21 = id_15;
endmodule
