Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 23 23:21:04 2025
| Host         : DESKTOP-7LRESV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.561ns  (logic 5.516ns (35.450%)  route 10.045ns (64.550%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b0_IBUF_inst/O
                         net (fo=3, routed)           6.293     7.758    b0_IBUF
    SLICE_X110Y65        LUT5 (Prop_lut5_I1_O)        0.124     7.882 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.656     8.539    c1
    SLICE_X110Y66        LUT5 (Prop_lut5_I0_O)        0.150     8.689 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.096    11.784    cout_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.777    15.561 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    15.561    cout
    N15                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.313ns  (logic 5.294ns (34.575%)  route 10.019ns (65.425%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b0_IBUF_inst/O
                         net (fo=3, routed)           6.293     7.758    b0_IBUF
    SLICE_X110Y65        LUT5 (Prop_lut5_I1_O)        0.124     7.882 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.656     8.539    c1
    SLICE_X110Y66        LUT5 (Prop_lut5_I2_O)        0.124     8.663 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.070    11.732    s3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    15.313 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000    15.313    s3
    M14                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.149ns  (logic 5.286ns (34.892%)  route 9.863ns (65.108%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b0_IBUF_inst/O
                         net (fo=3, routed)           6.293     7.758    b0_IBUF
    SLICE_X110Y65        LUT5 (Prop_lut5_I1_O)        0.124     7.882 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.648     8.531    c1
    SLICE_X110Y66        LUT3 (Prop_lut3_I0_O)        0.124     8.655 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.922    11.577    s2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    15.149 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000    15.149    s2
    N16                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.165ns  (logic 5.375ns (37.943%)  route 8.791ns (62.057%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b0_IBUF_inst/O
                         net (fo=3, routed)           6.293     7.758    b0_IBUF
    SLICE_X110Y65        LUT5 (Prop_lut5_I1_O)        0.150     7.908 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.498    10.406    s1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.759    14.165 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000    14.165    s1
    P14                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.738ns  (logic 5.119ns (37.263%)  route 8.619ns (62.737%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b0_IBUF_inst/O
                         net (fo=3, routed)           6.285     7.750    b0_IBUF
    SLICE_X110Y65        LUT3 (Prop_lut3_I2_O)        0.124     7.874 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.334    10.209    s0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.738 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000    13.738    s0
    R14                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.562ns (57.327%)  route 1.162ns (42.673%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    Y19                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  a0_IBUF_inst/O
                         net (fo=3, routed)           0.520     0.806    a0_IBUF
    SLICE_X110Y65        LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.642     1.493    s0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.724 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000     2.724    s0
    R14                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.650ns (57.826%)  route 1.203ns (42.174%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    Y19                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  a0_IBUF_inst/O
                         net (fo=3, routed)           0.516     0.802    a0_IBUF
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.044     0.846 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.687     1.533    s1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.320     2.853 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     2.853    s1
    P14                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.610ns (53.602%)  route 1.394ns (46.398%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b2_IBUF_inst/O
                         net (fo=3, routed)           0.520     0.812    b2_IBUF
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.045     0.857 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.873     1.731    s2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.004 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     3.004    s2
    N16                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.079ns  (logic 1.618ns (52.571%)  route 1.460ns (47.429%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b2_IBUF_inst/O
                         net (fo=3, routed)           0.516     0.809    b2_IBUF
    SLICE_X110Y66        LUT5 (Prop_lut5_I1_O)        0.045     0.854 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.944     1.797    s3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.079 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     3.079    s3
    M14                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.673ns (53.216%)  route 1.471ns (46.784%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b2_IBUF_inst/O
                         net (fo=3, routed)           0.516     0.809    b2_IBUF
    SLICE_X110Y66        LUT5 (Prop_lut5_I1_O)        0.044     0.853 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.955     1.807    cout_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.337     3.145 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.145    cout
    N15                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------





