//////////////////////////////////////////////////////////////////////////////
//                                                                          //
//  Minimalistic 1-wire (onewire) master with Avalon MM bus interface       //
//                                                                          //
//  Copyright (C) 2010  Iztok Jeras                                         //
//                                                                          //
//////////////////////////////////////////////////////////////////////////////
//                                                                          //
//  This RTL is free hardware: you can redistribute it and/or modify        //
//  it under the terms of the GNU Lesser General Public License             //
//  as published by the Free Software Foundation, either                    //
//  version 3 of the License, or (at your option) any later version.        //
//                                                                          //
//  This RTL is distributed in the hope that it will be useful,             //
//  but WITHOUT ANY WARRANTY; without even the implied warranty of          //
//  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the           //
//  GNU General Public License for more details.                            //
//                                                                          //
//  You should have received a copy of the GNU General Public License       //
//  along with this program.  If not, see <http://www.gnu.org/licenses/>.   //
//                                                                          //
//////////////////////////////////////////////////////////////////////////////


//////////////////////////////////////////////////////////////////////////////
//                                                                          //
// The clock divider parameter is computed with the next formula:           //
//                                                                          //
// CDR_N = f_CLK * BTP_N  (example: CDR_N = 2MHz * 7.5us = 15)              //
// CDR_O = f_CLK * BTP_O  (example: CDR_O = 2MHz * 1.0us =  2)              //
//                                                                          //
// If the dividing factor is not a round integer, than the timing of the    //
// controller will be slightly off, and would support only a subset of      //
// 1-wire devices with timing closer to the typical 30us slot.              //
//                                                                          //
// Base time periods BTP_N = "7.5" and BTP_O = "1.0" are optimized for      //
// logic consumption and optimal onewire timing.                            //
// Since the default timing might shrink the range of available frequences  //
// to multiples of 2MHz, a less restrictive timing is offered,              //
// BTP_N = "5.0" and BTP_O = "1.0", this limits the frequency to multiples  //
// of 1MHz.                                                                 //
// If even this restrictions are too strict use timing BTP_N = "6.0" and    //
// BTP_O = "0.5", where the actual periods can be in the range:             //
// 6.0us <= BTP_N <= 7.5us                                                  //
// 0.5us <= BTP_O <= 0.66us                                                 //
//                                                                          //
//////////////////////////////////////////////////////////////////////////////

module sockit_owm #(
  // enable implementation of optional functionality
  parameter OVD_E =    1,  // overdrive functionality is implemented by default
  parameter CDR_E =    0,  // clock divider register is implemented by default
  // interface parameters
  parameter BDW   =   32,  // bus data width
  parameter OWN   =    1,  // number of 1-wire ports
  // computed bus address port width
  parameter BAW   = (CDR_E==0) ? ((BDW==32) ? 0 : (OWN==1) ? 0 : 1)
                               : ((BDW==32) ? 1 : 2),
  // base time period
  parameter BTP_N = "5.0", // normal    mode (5.0us, options are "7.5", "5.0" and "6.0")
  parameter BTP_O = "1.0", // overdrive mode (1.0us, options are "1.0",       and "0.5")
  // normal mode timing
  parameter T_RSTH_N = (BTP_N == "7.5") ?  64 : (BTP_N == "5.0") ?  96 :  80,  // reset high
  parameter T_RSTL_N = (BTP_N == "7.5") ?  64 : (BTP_N == "5.0") ?  96 :  80,  // reset low
  parameter T_RSTP_N = (BTP_N == "7.5") ?  10 : (BTP_N == "5.0") ?  15 :  10,  // reset presence pulse
  parameter T_DAT0_N = (BTP_N == "7.5") ?   8 : (BTP_N == "5.0") ?  12 :  10,  // bit 0 low
  parameter T_DAT1_N = (BTP_N == "7.5") ?   1 : (BTP_N == "5.0") ?   1 :   1,  // bit 1 low
  parameter T_BITS_N = (BTP_N == "7.5") ?   2 : (BTP_N == "5.0") ?   3 :   2,  // bit sample
  parameter T_RCVR_N = (BTP_N == "7.5") ?   1 : (BTP_N == "5.0") ?   1 :   1,  // recovery
  parameter T_IDLE_N = (BTP_N == "7.5") ? 128 : (BTP_N == "5.0") ? 200 : 160,  // idle timer
  // overdrive mode timing
  parameter T_RSTH_O = (BTP_O == "1.0") ?  48 :  96,  // reset high
  parameter T_RSTL_O = (BTP_O == "1.0") ?  48 :  96,  // reset low
  parameter T_RSTP_O = (BTP_O == "1.0") ?  10 :  15,  // reset presence pulse
  parameter T_DAT0_O = (BTP_O == "1.0") ?   6 :  12,  // bit 0 low
  parameter T_DAT1_O = (BTP_O == "1.0") ?   1 :   2,  // bit 1 low
  parameter T_BITS_O = (BTP_O == "1.0") ?   2 :   3,  // bit sample
  parameter T_RCVR_O = (BTP_O == "1.0") ?   1 :   2,  // recovery
  parameter T_IDLE_O = (BTP_O == "1.0") ?  96 : 192,  // idle timer
  // clock divider ratios (defaults are for a 2MHz clock)
  parameter CDR_N =   15,  // normal    mode
  parameter CDR_O =    2   // overdrive mode
)(
  // system signals
  input            clk,
  input            rst,
  // CPU bus interface
  input            bus_ren,  // read  enable
  input            bus_wen,  // write enable
  input  [BAW-1:0] bus_adr,  // address
  input  [BDW-1:0] bus_wdt,  // write data
  output [BDW-1:0] bus_rdt,  // read  data
  output           bus_irq,  // interrupt request
  // 1-wire interface
  output [OWN-1:0] wire_p,   // output power enable
  output [OWN-1:0] wire_e,   // output pull down enable
  input  [OWN-1:0] wire_i    // input from bidirectional wire
);

//////////////////////////////////////////////////////////////////////////////
// local parameters
//////////////////////////////////////////////////////////////////////////////

// size of combined power and select registers
localparam PDW = (BDW==32) ? 24 : 8;

// size of boudrate generator counter (divider for normal mode is largest)
localparam CDW = (CDR_E==0) ? $clog2(CDR_N) : (BDW==32) ? 16 : 8;

// size of port select signal
localparam SDW = $clog2(OWN);

// size of cycle timing counter
localparam TDW =       (T_RSTH_O+T_RSTL_O) >       (T_RSTH_N+T_RSTL_N)
               ? $clog2(T_RSTH_O+T_RSTL_O) : $clog2(T_RSTH_N+T_RSTL_N);

//////////////////////////////////////////////////////////////////////////////
// local signals
//////////////////////////////////////////////////////////////////////////////

// address dependent write enable
wire bus_ren_ctl_sts;
wire bus_wen_ctl_sts;
wire bus_wen_pwr_sel;
wire bus_wen_cdr_n;
wire bus_wen_cdr_o;

// read data bus segments
wire     [7:0] bus_rdt_ctl_sts;
wire [PDW-1:0] bus_rdt_pwr_sel;

// clock divider
reg  [CDW-1:0] div;
reg  [CDW-1:0] cdr_n;
reg  [CDW-1:0] cdr_o;
wire           pls;

// transfer control
reg            owr_trn;  // transfer status
reg  [TDW-1:0] cnt;      // transfer counter

// port select
//generate if (OWN>1) begin : sel_declaration
reg  [SDW-1:0] owr_sel;
//end endgenerate

// modified input data for overdrive
wire           req_ovd;

// onewire signals
reg  [OWN-1:0] owr_pwr;  // power
reg            owr_ovd;  // overdrive
reg            owr_rst;  // reset
reg            owr_dtx;  // data bit transmit
reg            owr_drx;  // data bit receive

wire           owr_p;    // output
reg            owr_oen;  // output enable
wire           owr_i;    // input

// interrupt signals
reg            irq_etx;  // interrupt enable transmit
reg            irq_erx;  // interrupt enable receive
reg            irq_stx;  // interrupt status transmit
reg            irq_srx;  // interrupt status receive

// timing signals
wire [TDW-1:0] t_idl ;   // idle                 cycle    time
wire [TDW-1:0] t_rst ;   // reset                cycle    time
wire [TDW-1:0] t_bit ;   // data bit transfer    cycle    time
wire [TDW-1:0] t_rstp;   // reset presence pulse sampling time
wire [TDW-1:0] t_rsth;   // reset                release  time
wire [TDW-1:0] t_dat0;   // data bit 0           release  time
wire [TDW-1:0] t_dat1;   // data bit 1           release  time
wire [TDW-1:0] t_bits;   // data bit transfer    sampling time
wire [TDW-1:0] t_zero;   // end of               cycle    time

//////////////////////////////////////////////////////////////////////////////
// cycle timing
//////////////////////////////////////////////////////////////////////////////

// idle time
assign t_idl  = req_ovd ? T_IDLE_O                       : T_IDLE_N                      ;
// reset cycle time (reset low + reset hight)
assign t_rst  = req_ovd ? T_RSTL_O + T_RSTH_O            : T_RSTL_N + T_RSTH_N           ;
// data bit transfer cycle time (write 0 + recovery)
assign t_bit  = req_ovd ? T_DAT0_O +          + T_RCVR_O : T_DAT0_N +            T_RCVR_N;

// reset presence pulse sampling time (reset high - reset presence)
assign t_rstp = owr_ovd ? T_RSTH_O - T_RSTP_O            : T_RSTH_N - T_RSTP_N           ;
// reset      release time (reset high)
assign t_rsth = owr_ovd ? T_RSTH_O                       : T_RSTH_N                      ;

// data bit 0 release time (write bit 0 - write bit 0 + recovery)
assign t_dat0 = owr_ovd ? T_DAT0_O - T_DAT0_O + T_RCVR_O : T_DAT0_N - T_DAT0_N + T_RCVR_N;
// data bit 1 release time (write bit 0 - write bit 1 + recovery)
assign t_dat1 = owr_ovd ? T_DAT0_O - T_DAT1_O + T_RCVR_O : T_DAT0_N - T_DAT1_N + T_RCVR_N;
// data bit transfer sampling time (write bit 0 - write bit 1 + recovery)
assign t_bits = owr_ovd ? T_DAT0_O - T_BITS_O + T_RCVR_O : T_DAT0_N - T_BITS_N + T_RCVR_N;

// end of cycle time
assign t_zero = 'd0;

//////////////////////////////////////////////////////////////////////////////
// clock divider
//////////////////////////////////////////////////////////////////////////////

// clock division ratio depends on overdrive mode status,
generate if ((CDR_N>1) | (CDR_O>1)) begin : div_implementation
  // clock divider
  always @ (posedge clk, posedge rst)
  if (rst)        div <= 'd0;
  else begin
    if (bus_wen)  div <= 'd0;
    else          div <= pls ? 'd0 : div + owr_trn;
  end
  // divided clock pulse
  assign pls = (div == (owr_ovd ? CDR_O : CDR_N) - 1);
end else begin
  // clock period is same as the onewire period
  assign pls = 1'b1;
end endgenerate

//////////////////////////////////////////////////////////////////////////////
// bus read
//////////////////////////////////////////////////////////////////////////////

// bus segnemt - controll status register
assign bus_rdt_ctl_sts = {irq_erx, irq_etx, irq_srx, irq_stx,
                          owr_i  , owr_ovd, owr_trn, owr_drx};

// bus segnemt - power and select register
generate if (BDW==32) begin
  generate if (OWN>1) begin
    assign bus_rdt_pwr_sel = {{16-OWN{1'b0}}, owr_pwr, 4'h0, {4-SDW{1'b0}}, owr_sel};
  end else begin
    assign bus_rdt_pwr_sel = 24'h0000_00;
  end endgenerate
end else if (BDW==8) begin
  generate if (OWN>1) begin
    assign bus_rdt_pwr_sel = {{ 4-OWN{1'b0}}, owr_pwr,       {4-SDW{1'b0}}, owr_sel};
  end else begin
    assign bus_rdt_pwr_sel = 8'hxx;
  end endgenerate
end endgenerate

// bus read data
generate if (BDW==32) begin
  generate if (CDR_E) begin
    assign bus_rdt = (bus_adr[2]==1'b0) ? {bus_rdt_pwr_sel, bus_rdt_ctl_sts} : {cdr_o, cdr_e};
  end else begin
    assign bus_rdt =                      {bus_rdt_pwr_sel, bus_rdt_ctl_sts};
  end endgenerate
end else if (BDW==8) begin
  generate if (CDR_E) begin
    assign bus_rdt = (bus_adr[1]==1'b0) ? ((bus_adr[0]==1'b0) ? bus_rdt_ctl_sts
                                                              : bus_rdt_pwr_sel)
                                        : ((bus_adr[0]==1'b0) ? cdr_e : cdr_o);
  end else begin
    assign bus_rdt =                       (bus_adr[0]==1'b0) ? bus_rdt_ctl_sts
                                                              : bus_rdt_pwr_sel;
  end endgenerate
end endgenerate

//////////////////////////////////////////////////////////////////////////////
// bus write
//////////////////////////////////////////////////////////////////////////////

// combined write/read enable and address decoder
generate if (BDW==32) begin
  generate if (CDR_E) begin
    assign bus_ren_ctl_sts = bus_ren & bus_adr[2] == 1'b0;
    assign bus_wen_ctl_sts = bus_wen & bus_adr[2] == 1'b0;
    assign bus_wen_pwr_sel = bus_wen & bus_adr[2] == 1'b0;
    assign bus_wen_cdr_n   = bus_wen & bus_adr[2] == 1'b1;
    assign bus_wen_cdr_o   = bus_wen & bus_adr[2] == 1'b1;
  end else begin
    assign bus_ren_ctl_sts = bus_ren;
    assign bus_wen_ctl_sts = bus_wen;
    assign bus_wen_pwr_sel = bus_wen;
  end endgenerate
end else if (BDW==8) begin
  generate if (CDR_E) begin
    assign bus_ren_ctl_sts = bus_ren & bus_adr[1:0] == 2'b00;
    assign bus_wen_ctl_sts = bus_wen & bus_adr[1:0] == 2'b00;
    assign bus_wen_pwr_sel = bus_wen & bus_adr[1:0] == 2'b01;
    assign bus_wen_cdr_n   = bus_wen & bus_adr[1:0] == 2'b10;
    assign bus_wen_cdr_o   = bus_wen & bus_adr[1:0] == 2'b11;
  end else if (OWN>1) begin
    assign bus_ren_ctl_sts = bus_ren & bus_adr[0] == 1'b0;
    assign bus_wen_ctl_sts = bus_wen & bus_adr[0] == 1'b0;
    assign bus_wen_pwr_sel = bus_wen & bus_adr[0] == 1'b1;
  end else begin
    assign bus_ren_ctl_sts = bus_ren;
    assign bus_wen_ctl_sts = bus_wen;
  end endgenerate
end endgenerate

// select and power register implementation
generate if (OWN>1) begin : sel_implementation
  // port select
  always @ (posedge clk, posedge rst)
  if (rst)                   owr_sel <= {SDW{1'b0}};
  else if (bus_wen_pwr_sel)  owr_sel <= bus_wdt[(BDW==32 ?  8 : 0)+:SDW];

  // power delivery
  always @ (posedge clk, posedge rst)
  if (rst)                   owr_pwr <= {OWN{1'b0}};
  else if (bus_wen_pwr_sel)  owr_pwr <= bus_wdt[(BDW==32 ? 16 : 4)+:OWN];
end else begin
  // port select
  always @ (*)               owr_sel <= {SDW{1'b0}}; 
  // power delivery
  always @ (posedge clk, posedge rst)
  if (rst)                   owr_pwr <= 1'b0;
  else if (bus_wen_ctl_sts)  owr_pwr <= bus_wdt[3];
end endgenerate

//////////////////////////////////////////////////////////////////////////////
// interrupt logic
//////////////////////////////////////////////////////////////////////////////

// bus interrupt
assign bus_irq = irq_erx & irq_srx
               | irq_etx & irq_stx;

// interrupt enable
always @ (posedge clk, posedge rst)
if (rst)                   {irq_erx, irq_etx} <= 2'b00;     
else if (bus_wen_ctl_sts)  {irq_erx, irq_etx} <= bus_wdt[7:6]; 

// transmit status (active after onewire transfer cycle ends)
always @ (posedge clk, posedge rst)
if (rst)                           irq_stx <= 1'b0;
else begin
  if (bus_wen_ctl_sts)             irq_stx <= 1'b0;
  else if (pls & (cnt == t_zero))  irq_stx <= 1'b1;
  else if (bus_ren_ctl_sts)        irq_stx <= 1'b0;
end

// receive status (active after wire sampling point inside the transfer cycle)
always @ (posedge clk, posedge rst)
if (rst)                         irq_srx <= 1'b0;
else begin
  if (bus_wen_ctl_sts)           irq_srx <= 1'b0;
  else if (pls) begin
    if      (cnt == t_rstp)      irq_srx <=  owr_rst & ~owr_dtx;  // presence detect
    else if (cnt == t_bits)      irq_srx <= ~owr_rst &  owr_dtx;  // read data bit
  end else if (bus_ren_ctl_sts)  irq_srx <= 1'b0;
end

//////////////////////////////////////////////////////////////////////////////
// onewire state machine
//////////////////////////////////////////////////////////////////////////////

assign req_ovd = OVD_E ? bus_wen_ctl_sts & bus_wdt[2] : 1'b0; 

// overdrive
always @ (posedge clk, posedge rst)
if (rst)                   owr_ovd <= 1'b0;
else if (bus_wen_ctl_sts)  owr_ovd <= req_ovd;

// transmit data, reset, overdrive
always @ (posedge clk, posedge rst)
if (rst)                   {owr_rst, owr_dtx} <= 2'b00;
else if (bus_wen_ctl_sts)  {owr_rst, owr_dtx} <= bus_wdt[1:0];

// onewire transfer status
always @ (posedge clk, posedge rst)
if (rst)                           owr_trn <= 1'b0;
else begin
  if (bus_wen_ctl_sts)             owr_trn <= ~&bus_wdt[2:0];
  else if (pls & (cnt == t_zero))  owr_trn <= 1'b0;
end

// state counter (initial value depends whether the cycle is reset or data)
always @ (posedge clk, posedge rst)
if (rst)                 cnt <= 0;
else begin
  if (bus_wen_ctl_sts)   cnt <= (&bus_wdt[1:0] ? t_idl : bus_wdt[1] ? t_rst : t_bit) - 'd1;
  else if (pls)          cnt <= cnt - 'd1;
end

// receive data (sampling point depends whether the cycle is reset or data)
always @ (posedge clk)
if (pls) begin
  if      ( owr_rst & (cnt == t_rstp))  owr_drx <= owr_i;  // presence detect
  else if (~owr_rst & (cnt == t_bits))  owr_drx <= owr_i;  // read data bit
end

// output register (switch point depends whether the cycle is reset or data)
always @ (posedge clk, posedge rst)
if (rst)                                owr_oen <= 1'b0;
else begin
  if (bus_wen_ctl_sts)                  owr_oen <= ~&bus_wdt[1:0];
  else if (pls) begin
    if      (owr_rst & (cnt == t_rsth)) owr_oen <= 1'b0;  // reset
    else if (owr_dtx & (cnt == t_dat1)) owr_oen <= 1'b0;  // write 1, read
    else if (          (cnt == t_dat0)) owr_oen <= 1'b0;  // write 0
  end
end

//////////////////////////////////////////////////////////////////////////////
// IO
//////////////////////////////////////////////////////////////////////////////

// only one 1-wire line cn be accessed at the same time
assign wire_e = owr_oen << owr_sel;
// all 1-wire lines can be powered independently
assign wire_p = owr_pwr;

// 1-wire line status read multiplexer
assign owr_i = wire_i [owr_sel];
assign owr_p = wire_p [owr_sel];

endmodule
