
---------- Begin Simulation Statistics ----------
final_tick                               184768016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91784                       # Simulator instruction rate (inst/s)
host_mem_usage                                1047940                       # Number of bytes of host memory used
host_op_rate                                   180780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1089.51                       # Real time elapsed on the host
host_tick_rate                              169588056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     196961782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.184768                       # Number of seconds simulated
sim_ticks                                184768016000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42483491                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             963540                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4991556                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47230491                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           13005542                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42483491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29477949                       # Number of indirect misses.
system.cpu.branchPred.lookups                47230491                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3800144                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3591137                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128188626                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84626854                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           5009724                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   23767493                       # Number of branches committed
system.cpu.commit.bw_lim_events              11389879                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       119302085                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              196961782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    149575692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.316803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.426494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    101154872     67.63%     67.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11058385      7.39%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5254664      3.51%     78.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9944857      6.65%     85.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4965783      3.32%     88.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2228344      1.49%     89.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1616742      1.08%     91.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1962166      1.31%     92.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11389879      7.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    149575692                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      90617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1690748                       # Number of function calls committed.
system.cpu.commit.int_insts                 196122818                       # Number of committed integer instructions.
system.cpu.commit.loads                      28386169                       # Number of loads committed
system.cpu.commit.membars                        6780                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       755879      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155297051     78.85%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          314101      0.16%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           625387      0.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2520      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16169      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          474      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          210      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28380926     14.41%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11500578      5.84%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5243      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        58746      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         196961782                       # Class of committed instruction
system.cpu.commit.refs                       39945493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     196961782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.847680                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.847680                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36077323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36077323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58299.371071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58299.371071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54737.735524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54737.735524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     33450319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33450319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 153152681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 153152681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      2627004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2627004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1409504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1409504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  66643193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66643193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1217500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1217500                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63612.517863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63612.517863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61488.626895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61488.626895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11422394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11422394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9471076947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9471076947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012867                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012867                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       148887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8945303952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8945303952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       145479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       145479                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.003797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.539209                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             35550                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      1315485                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        36802                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     47648604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47648604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58584.345692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58584.345692                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55458.299029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55458.299029                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     44872713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44872713                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 162623757947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162623757947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058258                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2775891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2775891                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1412912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1412912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75588496952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75588496952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1362979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1362979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     47648604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47648604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58584.345692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58584.345692                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55458.299029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55458.299029                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     44872713                       # number of overall hits
system.cpu.dcache.overall_hits::total        44872713                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 162623757947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162623757947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058258                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2775891                       # number of overall misses
system.cpu.dcache.overall_misses::total       2775891                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1412912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1412912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75588496952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75588496952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1362979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1362979                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1359262                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             33.990380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         96657494                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.476286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1360286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          96657494                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.476286                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46236638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       434082                       # number of writebacks
system.cpu.dcache.writebacks::total            434082                       # number of writebacks
system.cpu.decode.BlockedCycles              45725963                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              363990431                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65996721                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46474876                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5015955                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5738859                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39031546                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1087053                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14623878                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        114583                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    47230491                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24717401                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      90565768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2604714                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         6287                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      196610687                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                24006                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          248                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        139447                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10031910                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          6                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.255620                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           73200657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16805686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.064095                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          168952374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.293516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.389273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                109742260     64.95%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2960028      1.75%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2932851      1.74%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2664992      1.58%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3360240      1.99%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3476379      2.06%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3032793      1.80%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4608030      2.73%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36174801     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            168952374                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    208610                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84994                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     24717326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24717326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29333.040959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29333.040959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28385.085762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28385.085762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     20843434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20843434                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 113633032706                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 113633032706                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      3873892                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3873892                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       395935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       395935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  98722107720                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  98722107720                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3477957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3477957                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.187527                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              6831                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        69591                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     24717326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24717326                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29333.040959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29333.040959                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28385.085762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28385.085762                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     20843434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20843434                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 113633032706                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 113633032706                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156728                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      3873892                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3873892                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       395935                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       395935                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  98722107720                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  98722107720                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3477957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3477957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     24717326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24717326                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29333.040959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29333.040959                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28385.085762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28385.085762                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     20843434                       # number of overall hits
system.cpu.icache.overall_hits::total        20843434                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 113633032706                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 113633032706                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156728                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      3873892                       # number of overall misses
system.cpu.icache.overall_misses::total       3873892                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       395935                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       395935                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  98722107720                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  98722107720                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3477957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3477957                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                3476410                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              6.993013                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         52912608                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.929231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           3477956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          52912608                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.929231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24321390                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      3476410                       # number of writebacks
system.cpu.icache.writebacks::total           3476410                       # number of writebacks
system.cpu.idleCycles                        15815643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6343704                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29290170                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.440943                       # Inst execution rate
system.cpu.iew.exec_refs                     53651905                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14609855                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27496397                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48824730                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             118618                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            361765                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18302669                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           316250565                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39042050                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9403688                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             266240138                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 264363                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                639363                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5015955                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1042352                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         18922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2380720                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        63733                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8790                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5699                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     20438561                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6743345                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8790                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4727885                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1615819                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 300848247                       # num instructions consuming a value
system.cpu.iew.wb_count                     261030706                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.630730                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189754119                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.412748                       # insts written-back per cycle
system.cpu.iew.wb_sent                      263285748                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384393122                       # number of integer regfile reads
system.cpu.int_regfile_writes               218162279                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.541219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.541219                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2280529      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215535067     78.19%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               340699      0.12%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                702427      0.25%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2688      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               17348      0.01%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2667      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1943      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               39143      0.01%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 39      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23324      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           6508      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41130632     14.92%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15482391      5.62%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           19109      0.01%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59234      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275643826                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  176188                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              351685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       165282                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             390697                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6856361                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024874                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6415065     93.56%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   141      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    185      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 266849      3.89%     97.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                173113      2.52%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               628      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              369      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              280043470                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          727899227                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    260865424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         435156445                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  315898384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 275643826                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              352181                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       119288783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1154525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         341133                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    170033106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     168952374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.631488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.348464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            96939642     57.38%     57.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12694157      7.51%     64.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11775599      6.97%     71.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10513010      6.22%     78.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9557369      5.66%     83.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8442147      5.00%     88.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8780637      5.20%     93.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7263096      4.30%     98.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2986717      1.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       168952374                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.491837                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    24742272                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        381010                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1192062                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           785686                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48824730                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18302669                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116673797                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                        184768017                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    184768016000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                35150494                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             232423987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               31                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5184980                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 69060873                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 924508                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                454722                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             867630700                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              348381970                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           396215430                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  48540433                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3795522                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5015955                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11160595                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                163791440                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            374390                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        529565828                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2876                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18869333                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2824                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    454449680                       # The number of ROB reads
system.cpu.rob.rob_writes                   652273018                       # The number of ROB writes
system.cpu.timesIdled                         1410977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        28802                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         28802                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66030.100917                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66030.100917                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21591843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21591843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          327                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            327                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      3473694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3473694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112008.523335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112008.523335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92023.555980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92023.555980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3319529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3319529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  17267794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17267794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.044381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       154165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           154165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  14180922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14180922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.044362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       154101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       154101                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        143084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            143084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112512.170009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112512.170009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92512.516247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92512.516247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             83840                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83840                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   6665671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6665671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.414050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.414050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           59244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59244                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5480719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5480719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.414043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        59243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59243                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1217202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1217202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111788.849497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111788.849497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91792.283544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91792.283544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        811032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            811032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  45405277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45405277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.333692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       406170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          406170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  37280977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  37280977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.333671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.333671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       406145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       406145                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         2693                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2693                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 16662.824207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16662.824207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29270.893372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29270.893372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             2346                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2346                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data      5782000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5782000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.128853                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.128853                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            347                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                347                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     10157000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10157000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.128853                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.128853                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          347                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           347                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      3433419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3433419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3433419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3433419                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       434082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       434082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       434082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           434082                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          3473694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1360286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4833980                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112008.523335                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111880.923221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111912.672960                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92023.555980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91883.967786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91918.691050                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              3319529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               894872                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4214401                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  17267794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  52070948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69338742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.044381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.342144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128172                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             154165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             465414                       # number of demand (read+write) misses
system.l2.demand_misses::total                 619579                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  14180922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  42761696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56942618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.044362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.342125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        154101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        465388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            619489                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         3473694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1360286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4833980                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112008.523335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111880.923221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111912.672960                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92023.555980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91883.967786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66030.100917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91905.032853                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             3319529                       # number of overall hits
system.l2.overall_hits::.cpu.data              894872                       # number of overall hits
system.l2.overall_hits::total                 4214401                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  17267794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  52070948000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69338742000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.044381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.342144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128172                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            154165                       # number of overall misses
system.l2.overall_misses::.cpu.data            465414                       # number of overall misses
system.l2.overall_misses::total                619579                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 90                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  14180922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  42761696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21591843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56964209843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.044362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.342125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       154101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       465388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           619816                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              420                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 423                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         652543                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.l2.tags.avg_refs                     14.593443                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 77548007                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     267.433604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1253.259785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2569.246546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.146130                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.305972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.627257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998800                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    656639                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  77548007                       # Number of tag accesses
system.l2.tags.tagsinuse                  4091.086065                       # Cycle average of tags in use
system.l2.tags.total_refs                     9582624                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        65                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               81408                       # number of writebacks
system.l2.writebacks::total                     81408                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     263499.44                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41072.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     80870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    154083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    458445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22322.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       212.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    214.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        28.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     53377550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53377550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          53377550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         161195345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       113266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             214686161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28198127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         53377550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        161195345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       113266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242884288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28198127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28198127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       257365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.505197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.978101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.046769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       137304     53.35%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68967     26.80%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21233      8.25%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10189      3.96%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6168      2.40%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3512      1.36%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2279      0.89%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1660      0.64%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6053      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       257365                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               39222720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                39667136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  444416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5174080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              5210112                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      9862464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9862464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        9862464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29783744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39667136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5210112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5210112                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       154101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       465371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40604.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40618.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35191.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      9861312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29340480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 53371315.087347149849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 158796314.617568880320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 113266.356662075108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6257188000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18902597750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11507496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        81408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  54058248.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5174080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 28003114.997998353094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4400773856000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   538                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1324188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76569                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          154101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          465371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              619799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        81408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81408                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    62.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             37481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7776                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001953888250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.776377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.268972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.936083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3326     69.90%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          937     19.69%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          253      5.32%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           96      2.02%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           55      1.16%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           26      0.55%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           23      0.48%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      0.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.13%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  455917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    619799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                619799                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      619799                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 62.93                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   385655                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   6944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3064275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  184767649000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25171293246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13680261996                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.991383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.959106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2453     51.56%     51.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.64%     53.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2056     43.21%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      3.32%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    81408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81408                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      81408                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.67                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   50680                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           8630893260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                993088320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     54161198790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            528.884718                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    531187500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5764980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11730119750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  34159769000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13807184999                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 118774774751                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            447959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                527838960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13117295520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2365446300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13628412720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3603960060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            97720979970                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         164664586751                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              240511500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8167635450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                844497780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     51236148030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            519.770759                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    662330500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5652660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14977308250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  38251479750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12863722250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 112360515250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            482315040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                448861215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14688662880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2010338400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13362888240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4609017180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            96037012005                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         165585368500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              181499400                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1855013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1855013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1855013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44877248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     44877248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44877248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1560852993                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3299953004                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            620163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  620163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              620163                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       616040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1235214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             560573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        81408                       # Transaction distribution
system.membus.trans_dist::CleanEvict           533643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59226                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        560573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10428060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4085220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14513280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    444806592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    114839552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              559646144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 184768016000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17497594997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10439635227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4086663884                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   5482944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5493966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5332404     97.06%     97.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 159838      2.91%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1724      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5493966                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        87914                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1724                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4837149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        71893                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9676608                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          73617                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          657293                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4695158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       515490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3476410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1496315                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3477957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1217202                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
