0.7
2020.2
May 21 2025
22:59:56
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_06/ALU_Verification/ALU_Verification.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_06/ALU_Verification/ALU_Verification.srcs/sim_1/imports/lab6_files/ALU_test.v,1759189041,verilog,,,,ALU_test,,,../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_06/ALU_Verification/ALU_Verification.srcs/sources_1/imports/lab6_files/bad_ALU.v,1759190337,verilog,,/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_06/ALU_Verification/ALU_Verification.srcs/sim_1/imports/lab6_files/ALU_test.v,,bad_ALU,,,../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_06/ALU_Verification/ALU_Verification.srcs/sources_1/imports/new/ALU.sv,1759092255,systemVerilog,,,,ALU,,uvm,../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef,,,,,
