
build/debug/stm32_mcp3421_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042bc  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  080044ac  080044ac  000054ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004550  08004550  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004550  08004550  00005550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004558  08004558  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004558  08004558  00005558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800455c  0800455c  0000555c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004560  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  2000005c  080045bc  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080045bc  000063a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017dcb  00000000  00000000  000060be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002db5  00000000  00000000  0001de89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001288  00000000  00000000  00020c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e43  00000000  00000000  00021ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001732d  00000000  00000000  00022d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00005a0a  00000000  00000000  0003a038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  0000337c  00000000  00000000  0003fa44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0000d8d5  00000000  00000000  00042dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000016f  00000000  00000000  00050695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_fmul>:
 8000200:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000204:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000208:	bf1e      	ittt	ne
 800020a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800020e:	ea92 0f0c 	teqne	r2, ip
 8000212:	ea93 0f0c 	teqne	r3, ip
 8000216:	d06f      	beq.n	80002f8 <__aeabi_fmul+0xf8>
 8000218:	441a      	add	r2, r3
 800021a:	ea80 0c01 	eor.w	ip, r0, r1
 800021e:	0240      	lsls	r0, r0, #9
 8000220:	bf18      	it	ne
 8000222:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000226:	d01e      	beq.n	8000266 <__aeabi_fmul+0x66>
 8000228:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800022c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000230:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000234:	fba0 3101 	umull	r3, r1, r0, r1
 8000238:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800023c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000240:	bf3e      	ittt	cc
 8000242:	0049      	lslcc	r1, r1, #1
 8000244:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000248:	005b      	lslcc	r3, r3, #1
 800024a:	ea40 0001 	orr.w	r0, r0, r1
 800024e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000252:	2afd      	cmp	r2, #253	@ 0xfd
 8000254:	d81d      	bhi.n	8000292 <__aeabi_fmul+0x92>
 8000256:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800025a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800025e:	bf08      	it	eq
 8000260:	f020 0001 	biceq.w	r0, r0, #1
 8000264:	4770      	bx	lr
 8000266:	f090 0f00 	teq	r0, #0
 800026a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800026e:	bf08      	it	eq
 8000270:	0249      	lsleq	r1, r1, #9
 8000272:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000276:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800027a:	3a7f      	subs	r2, #127	@ 0x7f
 800027c:	bfc2      	ittt	gt
 800027e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000282:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000286:	4770      	bxgt	lr
 8000288:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800028c:	f04f 0300 	mov.w	r3, #0
 8000290:	3a01      	subs	r2, #1
 8000292:	dc5d      	bgt.n	8000350 <__aeabi_fmul+0x150>
 8000294:	f112 0f19 	cmn.w	r2, #25
 8000298:	bfdc      	itt	le
 800029a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800029e:	4770      	bxle	lr
 80002a0:	f1c2 0200 	rsb	r2, r2, #0
 80002a4:	0041      	lsls	r1, r0, #1
 80002a6:	fa21 f102 	lsr.w	r1, r1, r2
 80002aa:	f1c2 0220 	rsb	r2, r2, #32
 80002ae:	fa00 fc02 	lsl.w	ip, r0, r2
 80002b2:	ea5f 0031 	movs.w	r0, r1, rrx
 80002b6:	f140 0000 	adc.w	r0, r0, #0
 80002ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002be:	bf08      	it	eq
 80002c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002c4:	4770      	bx	lr
 80002c6:	f092 0f00 	teq	r2, #0
 80002ca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80002ce:	bf02      	ittt	eq
 80002d0:	0040      	lsleq	r0, r0, #1
 80002d2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80002d6:	3a01      	subeq	r2, #1
 80002d8:	d0f9      	beq.n	80002ce <__aeabi_fmul+0xce>
 80002da:	ea40 000c 	orr.w	r0, r0, ip
 80002de:	f093 0f00 	teq	r3, #0
 80002e2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80002e6:	bf02      	ittt	eq
 80002e8:	0049      	lsleq	r1, r1, #1
 80002ea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80002ee:	3b01      	subeq	r3, #1
 80002f0:	d0f9      	beq.n	80002e6 <__aeabi_fmul+0xe6>
 80002f2:	ea41 010c 	orr.w	r1, r1, ip
 80002f6:	e78f      	b.n	8000218 <__aeabi_fmul+0x18>
 80002f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80002fc:	ea92 0f0c 	teq	r2, ip
 8000300:	bf18      	it	ne
 8000302:	ea93 0f0c 	teqne	r3, ip
 8000306:	d00a      	beq.n	800031e <__aeabi_fmul+0x11e>
 8000308:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800030c:	bf18      	it	ne
 800030e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000312:	d1d8      	bne.n	80002c6 <__aeabi_fmul+0xc6>
 8000314:	ea80 0001 	eor.w	r0, r0, r1
 8000318:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800031c:	4770      	bx	lr
 800031e:	f090 0f00 	teq	r0, #0
 8000322:	bf17      	itett	ne
 8000324:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000328:	4608      	moveq	r0, r1
 800032a:	f091 0f00 	teqne	r1, #0
 800032e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000332:	d014      	beq.n	800035e <__aeabi_fmul+0x15e>
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	d101      	bne.n	800033e <__aeabi_fmul+0x13e>
 800033a:	0242      	lsls	r2, r0, #9
 800033c:	d10f      	bne.n	800035e <__aeabi_fmul+0x15e>
 800033e:	ea93 0f0c 	teq	r3, ip
 8000342:	d103      	bne.n	800034c <__aeabi_fmul+0x14c>
 8000344:	024b      	lsls	r3, r1, #9
 8000346:	bf18      	it	ne
 8000348:	4608      	movne	r0, r1
 800034a:	d108      	bne.n	800035e <__aeabi_fmul+0x15e>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000358:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800035c:	4770      	bx	lr
 800035e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000362:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000366:	4770      	bx	lr

08000368 <__aeabi_drsub>:
 8000368:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800036c:	e002      	b.n	8000374 <__adddf3>
 800036e:	bf00      	nop

08000370 <__aeabi_dsub>:
 8000370:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000374 <__adddf3>:
 8000374:	b530      	push	{r4, r5, lr}
 8000376:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800037a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800037e:	ea94 0f05 	teq	r4, r5
 8000382:	bf08      	it	eq
 8000384:	ea90 0f02 	teqeq	r0, r2
 8000388:	bf1f      	itttt	ne
 800038a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800038e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000392:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000396:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800039a:	f000 80e2 	beq.w	8000562 <__adddf3+0x1ee>
 800039e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003a6:	bfb8      	it	lt
 80003a8:	426d      	neglt	r5, r5
 80003aa:	dd0c      	ble.n	80003c6 <__adddf3+0x52>
 80003ac:	442c      	add	r4, r5
 80003ae:	ea80 0202 	eor.w	r2, r0, r2
 80003b2:	ea81 0303 	eor.w	r3, r1, r3
 80003b6:	ea82 0000 	eor.w	r0, r2, r0
 80003ba:	ea83 0101 	eor.w	r1, r3, r1
 80003be:	ea80 0202 	eor.w	r2, r0, r2
 80003c2:	ea81 0303 	eor.w	r3, r1, r3
 80003c6:	2d36      	cmp	r5, #54	@ 0x36
 80003c8:	bf88      	it	hi
 80003ca:	bd30      	pophi	{r4, r5, pc}
 80003cc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003d4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003dc:	d002      	beq.n	80003e4 <__adddf3+0x70>
 80003de:	4240      	negs	r0, r0
 80003e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003e4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003f0:	d002      	beq.n	80003f8 <__adddf3+0x84>
 80003f2:	4252      	negs	r2, r2
 80003f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f8:	ea94 0f05 	teq	r4, r5
 80003fc:	f000 80a7 	beq.w	800054e <__adddf3+0x1da>
 8000400:	f1a4 0401 	sub.w	r4, r4, #1
 8000404:	f1d5 0e20 	rsbs	lr, r5, #32
 8000408:	db0d      	blt.n	8000426 <__adddf3+0xb2>
 800040a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800040e:	fa22 f205 	lsr.w	r2, r2, r5
 8000412:	1880      	adds	r0, r0, r2
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	fa03 f20e 	lsl.w	r2, r3, lr
 800041c:	1880      	adds	r0, r0, r2
 800041e:	fa43 f305 	asr.w	r3, r3, r5
 8000422:	4159      	adcs	r1, r3
 8000424:	e00e      	b.n	8000444 <__adddf3+0xd0>
 8000426:	f1a5 0520 	sub.w	r5, r5, #32
 800042a:	f10e 0e20 	add.w	lr, lr, #32
 800042e:	2a01      	cmp	r2, #1
 8000430:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000434:	bf28      	it	cs
 8000436:	f04c 0c02 	orrcs.w	ip, ip, #2
 800043a:	fa43 f305 	asr.w	r3, r3, r5
 800043e:	18c0      	adds	r0, r0, r3
 8000440:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	d507      	bpl.n	800045a <__adddf3+0xe6>
 800044a:	f04f 0e00 	mov.w	lr, #0
 800044e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000452:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000456:	eb6e 0101 	sbc.w	r1, lr, r1
 800045a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800045e:	d31b      	bcc.n	8000498 <__adddf3+0x124>
 8000460:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000464:	d30c      	bcc.n	8000480 <__adddf3+0x10c>
 8000466:	0849      	lsrs	r1, r1, #1
 8000468:	ea5f 0030 	movs.w	r0, r0, rrx
 800046c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000470:	f104 0401 	add.w	r4, r4, #1
 8000474:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000478:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800047c:	f080 809a 	bcs.w	80005b4 <__adddf3+0x240>
 8000480:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000484:	bf08      	it	eq
 8000486:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800048a:	f150 0000 	adcs.w	r0, r0, #0
 800048e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000492:	ea41 0105 	orr.w	r1, r1, r5
 8000496:	bd30      	pop	{r4, r5, pc}
 8000498:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800049c:	4140      	adcs	r0, r0
 800049e:	eb41 0101 	adc.w	r1, r1, r1
 80004a2:	3c01      	subs	r4, #1
 80004a4:	bf28      	it	cs
 80004a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004aa:	d2e9      	bcs.n	8000480 <__adddf3+0x10c>
 80004ac:	f091 0f00 	teq	r1, #0
 80004b0:	bf04      	itt	eq
 80004b2:	4601      	moveq	r1, r0
 80004b4:	2000      	moveq	r0, #0
 80004b6:	fab1 f381 	clz	r3, r1
 80004ba:	bf08      	it	eq
 80004bc:	3320      	addeq	r3, #32
 80004be:	f1a3 030b 	sub.w	r3, r3, #11
 80004c2:	f1b3 0220 	subs.w	r2, r3, #32
 80004c6:	da0c      	bge.n	80004e2 <__adddf3+0x16e>
 80004c8:	320c      	adds	r2, #12
 80004ca:	dd08      	ble.n	80004de <__adddf3+0x16a>
 80004cc:	f102 0c14 	add.w	ip, r2, #20
 80004d0:	f1c2 020c 	rsb	r2, r2, #12
 80004d4:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d8:	fa21 f102 	lsr.w	r1, r1, r2
 80004dc:	e00c      	b.n	80004f8 <__adddf3+0x184>
 80004de:	f102 0214 	add.w	r2, r2, #20
 80004e2:	bfd8      	it	le
 80004e4:	f1c2 0c20 	rsble	ip, r2, #32
 80004e8:	fa01 f102 	lsl.w	r1, r1, r2
 80004ec:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004f0:	bfdc      	itt	le
 80004f2:	ea41 010c 	orrle.w	r1, r1, ip
 80004f6:	4090      	lslle	r0, r2
 80004f8:	1ae4      	subs	r4, r4, r3
 80004fa:	bfa2      	ittt	ge
 80004fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000500:	4329      	orrge	r1, r5
 8000502:	bd30      	popge	{r4, r5, pc}
 8000504:	ea6f 0404 	mvn.w	r4, r4
 8000508:	3c1f      	subs	r4, #31
 800050a:	da1c      	bge.n	8000546 <__adddf3+0x1d2>
 800050c:	340c      	adds	r4, #12
 800050e:	dc0e      	bgt.n	800052e <__adddf3+0x1ba>
 8000510:	f104 0414 	add.w	r4, r4, #20
 8000514:	f1c4 0220 	rsb	r2, r4, #32
 8000518:	fa20 f004 	lsr.w	r0, r0, r4
 800051c:	fa01 f302 	lsl.w	r3, r1, r2
 8000520:	ea40 0003 	orr.w	r0, r0, r3
 8000524:	fa21 f304 	lsr.w	r3, r1, r4
 8000528:	ea45 0103 	orr.w	r1, r5, r3
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	f1c4 040c 	rsb	r4, r4, #12
 8000532:	f1c4 0220 	rsb	r2, r4, #32
 8000536:	fa20 f002 	lsr.w	r0, r0, r2
 800053a:	fa01 f304 	lsl.w	r3, r1, r4
 800053e:	ea40 0003 	orr.w	r0, r0, r3
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	fa21 f004 	lsr.w	r0, r1, r4
 800054a:	4629      	mov	r1, r5
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	f094 0f00 	teq	r4, #0
 8000552:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000556:	bf06      	itte	eq
 8000558:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800055c:	3401      	addeq	r4, #1
 800055e:	3d01      	subne	r5, #1
 8000560:	e74e      	b.n	8000400 <__adddf3+0x8c>
 8000562:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000566:	bf18      	it	ne
 8000568:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800056c:	d029      	beq.n	80005c2 <__adddf3+0x24e>
 800056e:	ea94 0f05 	teq	r4, r5
 8000572:	bf08      	it	eq
 8000574:	ea90 0f02 	teqeq	r0, r2
 8000578:	d005      	beq.n	8000586 <__adddf3+0x212>
 800057a:	ea54 0c00 	orrs.w	ip, r4, r0
 800057e:	bf04      	itt	eq
 8000580:	4619      	moveq	r1, r3
 8000582:	4610      	moveq	r0, r2
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	ea91 0f03 	teq	r1, r3
 800058a:	bf1e      	ittt	ne
 800058c:	2100      	movne	r1, #0
 800058e:	2000      	movne	r0, #0
 8000590:	bd30      	popne	{r4, r5, pc}
 8000592:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000596:	d105      	bne.n	80005a4 <__adddf3+0x230>
 8000598:	0040      	lsls	r0, r0, #1
 800059a:	4149      	adcs	r1, r1
 800059c:	bf28      	it	cs
 800059e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005a2:	bd30      	pop	{r4, r5, pc}
 80005a4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005a8:	bf3c      	itt	cc
 80005aa:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ae:	bd30      	popcc	{r4, r5, pc}
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005bc:	f04f 0000 	mov.w	r0, #0
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005c6:	bf1a      	itte	ne
 80005c8:	4619      	movne	r1, r3
 80005ca:	4610      	movne	r0, r2
 80005cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005d0:	bf1c      	itt	ne
 80005d2:	460b      	movne	r3, r1
 80005d4:	4602      	movne	r2, r0
 80005d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005da:	bf06      	itte	eq
 80005dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005e0:	ea91 0f03 	teqeq	r1, r3
 80005e4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	bf00      	nop

080005ec <__aeabi_ui2d>:
 80005ec:	f090 0f00 	teq	r0, #0
 80005f0:	bf04      	itt	eq
 80005f2:	2100      	moveq	r1, #0
 80005f4:	4770      	bxeq	lr
 80005f6:	b530      	push	{r4, r5, lr}
 80005f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000600:	f04f 0500 	mov.w	r5, #0
 8000604:	f04f 0100 	mov.w	r1, #0
 8000608:	e750      	b.n	80004ac <__adddf3+0x138>
 800060a:	bf00      	nop

0800060c <__aeabi_i2d>:
 800060c:	f090 0f00 	teq	r0, #0
 8000610:	bf04      	itt	eq
 8000612:	2100      	moveq	r1, #0
 8000614:	4770      	bxeq	lr
 8000616:	b530      	push	{r4, r5, lr}
 8000618:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800061c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000620:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000624:	bf48      	it	mi
 8000626:	4240      	negmi	r0, r0
 8000628:	f04f 0100 	mov.w	r1, #0
 800062c:	e73e      	b.n	80004ac <__adddf3+0x138>
 800062e:	bf00      	nop

08000630 <__aeabi_f2d>:
 8000630:	0042      	lsls	r2, r0, #1
 8000632:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000636:	ea4f 0131 	mov.w	r1, r1, rrx
 800063a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800063e:	bf1f      	itttt	ne
 8000640:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000644:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000648:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800064c:	4770      	bxne	lr
 800064e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000652:	bf08      	it	eq
 8000654:	4770      	bxeq	lr
 8000656:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800065a:	bf04      	itt	eq
 800065c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000668:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	e71c      	b.n	80004ac <__adddf3+0x138>
 8000672:	bf00      	nop

08000674 <__aeabi_ul2d>:
 8000674:	ea50 0201 	orrs.w	r2, r0, r1
 8000678:	bf08      	it	eq
 800067a:	4770      	bxeq	lr
 800067c:	b530      	push	{r4, r5, lr}
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	e00a      	b.n	800069a <__aeabi_l2d+0x16>

08000684 <__aeabi_l2d>:
 8000684:	ea50 0201 	orrs.w	r2, r0, r1
 8000688:	bf08      	it	eq
 800068a:	4770      	bxeq	lr
 800068c:	b530      	push	{r4, r5, lr}
 800068e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000692:	d502      	bpl.n	800069a <__aeabi_l2d+0x16>
 8000694:	4240      	negs	r0, r0
 8000696:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800069a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800069e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006a6:	f43f aed8 	beq.w	800045a <__adddf3+0xe6>
 80006aa:	f04f 0203 	mov.w	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ba:	bf18      	it	ne
 80006bc:	3203      	addne	r2, #3
 80006be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006c2:	f1c2 0320 	rsb	r3, r2, #32
 80006c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80006ca:	fa20 f002 	lsr.w	r0, r0, r2
 80006ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80006d2:	ea40 000e 	orr.w	r0, r0, lr
 80006d6:	fa21 f102 	lsr.w	r1, r1, r2
 80006da:	4414      	add	r4, r2
 80006dc:	e6bd      	b.n	800045a <__adddf3+0xe6>
 80006de:	bf00      	nop

080006e0 <__aeabi_dmul>:
 80006e0:	b570      	push	{r4, r5, r6, lr}
 80006e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006ee:	bf1d      	ittte	ne
 80006f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006f4:	ea94 0f0c 	teqne	r4, ip
 80006f8:	ea95 0f0c 	teqne	r5, ip
 80006fc:	f000 f8de 	bleq	80008bc <__aeabi_dmul+0x1dc>
 8000700:	442c      	add	r4, r5
 8000702:	ea81 0603 	eor.w	r6, r1, r3
 8000706:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800070a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800070e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000712:	bf18      	it	ne
 8000714:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000718:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800071c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000720:	d038      	beq.n	8000794 <__aeabi_dmul+0xb4>
 8000722:	fba0 ce02 	umull	ip, lr, r0, r2
 8000726:	f04f 0500 	mov.w	r5, #0
 800072a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800072e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000732:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000736:	f04f 0600 	mov.w	r6, #0
 800073a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800073e:	f09c 0f00 	teq	ip, #0
 8000742:	bf18      	it	ne
 8000744:	f04e 0e01 	orrne.w	lr, lr, #1
 8000748:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800074c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000750:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000754:	d204      	bcs.n	8000760 <__aeabi_dmul+0x80>
 8000756:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800075a:	416d      	adcs	r5, r5
 800075c:	eb46 0606 	adc.w	r6, r6, r6
 8000760:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000764:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000768:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800076c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000770:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000774:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000778:	bf88      	it	hi
 800077a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800077e:	d81e      	bhi.n	80007be <__aeabi_dmul+0xde>
 8000780:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000784:	bf08      	it	eq
 8000786:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800078a:	f150 0000 	adcs.w	r0, r0, #0
 800078e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000798:	ea46 0101 	orr.w	r1, r6, r1
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a8:	bfc2      	ittt	gt
 80007aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007b2:	bd70      	popgt	{r4, r5, r6, pc}
 80007b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007b8:	f04f 0e00 	mov.w	lr, #0
 80007bc:	3c01      	subs	r4, #1
 80007be:	f300 80ab 	bgt.w	8000918 <__aeabi_dmul+0x238>
 80007c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007c6:	bfde      	ittt	le
 80007c8:	2000      	movle	r0, #0
 80007ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007ce:	bd70      	pople	{r4, r5, r6, pc}
 80007d0:	f1c4 0400 	rsb	r4, r4, #0
 80007d4:	3c20      	subs	r4, #32
 80007d6:	da35      	bge.n	8000844 <__aeabi_dmul+0x164>
 80007d8:	340c      	adds	r4, #12
 80007da:	dc1b      	bgt.n	8000814 <__aeabi_dmul+0x134>
 80007dc:	f104 0414 	add.w	r4, r4, #20
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f305 	lsl.w	r3, r0, r5
 80007e8:	fa20 f004 	lsr.w	r0, r0, r4
 80007ec:	fa01 f205 	lsl.w	r2, r1, r5
 80007f0:	ea40 0002 	orr.w	r0, r0, r2
 80007f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000800:	fa21 f604 	lsr.w	r6, r1, r4
 8000804:	eb42 0106 	adc.w	r1, r2, r6
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 040c 	rsb	r4, r4, #12
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f304 	lsl.w	r3, r0, r4
 8000820:	fa20 f005 	lsr.w	r0, r0, r5
 8000824:	fa01 f204 	lsl.w	r2, r1, r4
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000830:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000834:	f141 0100 	adc.w	r1, r1, #0
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f1c4 0520 	rsb	r5, r4, #32
 8000848:	fa00 f205 	lsl.w	r2, r0, r5
 800084c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000850:	fa20 f304 	lsr.w	r3, r0, r4
 8000854:	fa01 f205 	lsl.w	r2, r1, r5
 8000858:	ea43 0302 	orr.w	r3, r3, r2
 800085c:	fa21 f004 	lsr.w	r0, r1, r4
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	fa21 f204 	lsr.w	r2, r1, r4
 8000868:	ea20 0002 	bic.w	r0, r0, r2
 800086c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f094 0f00 	teq	r4, #0
 8000880:	d10f      	bne.n	80008a2 <__aeabi_dmul+0x1c2>
 8000882:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000886:	0040      	lsls	r0, r0, #1
 8000888:	eb41 0101 	adc.w	r1, r1, r1
 800088c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000890:	bf08      	it	eq
 8000892:	3c01      	subeq	r4, #1
 8000894:	d0f7      	beq.n	8000886 <__aeabi_dmul+0x1a6>
 8000896:	ea41 0106 	orr.w	r1, r1, r6
 800089a:	f095 0f00 	teq	r5, #0
 800089e:	bf18      	it	ne
 80008a0:	4770      	bxne	lr
 80008a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008a6:	0052      	lsls	r2, r2, #1
 80008a8:	eb43 0303 	adc.w	r3, r3, r3
 80008ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008b0:	bf08      	it	eq
 80008b2:	3d01      	subeq	r5, #1
 80008b4:	d0f7      	beq.n	80008a6 <__aeabi_dmul+0x1c6>
 80008b6:	ea43 0306 	orr.w	r3, r3, r6
 80008ba:	4770      	bx	lr
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c4:	bf18      	it	ne
 80008c6:	ea95 0f0c 	teqne	r5, ip
 80008ca:	d00c      	beq.n	80008e6 <__aeabi_dmul+0x206>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	d1d1      	bne.n	800087c <__aeabi_dmul+0x19c>
 80008d8:	ea81 0103 	eor.w	r1, r1, r3
 80008dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e0:	f04f 0000 	mov.w	r0, #0
 80008e4:	bd70      	pop	{r4, r5, r6, pc}
 80008e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ea:	bf06      	itte	eq
 80008ec:	4610      	moveq	r0, r2
 80008ee:	4619      	moveq	r1, r3
 80008f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f4:	d019      	beq.n	800092a <__aeabi_dmul+0x24a>
 80008f6:	ea94 0f0c 	teq	r4, ip
 80008fa:	d102      	bne.n	8000902 <__aeabi_dmul+0x222>
 80008fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000900:	d113      	bne.n	800092a <__aeabi_dmul+0x24a>
 8000902:	ea95 0f0c 	teq	r5, ip
 8000906:	d105      	bne.n	8000914 <__aeabi_dmul+0x234>
 8000908:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800090c:	bf1c      	itt	ne
 800090e:	4610      	movne	r0, r2
 8000910:	4619      	movne	r1, r3
 8000912:	d10a      	bne.n	800092a <__aeabi_dmul+0x24a>
 8000914:	ea81 0103 	eor.w	r1, r1, r3
 8000918:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800091c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000920:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	bd70      	pop	{r4, r5, r6, pc}
 800092a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800092e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000932:	bd70      	pop	{r4, r5, r6, pc}

08000934 <__aeabi_ddiv>:
 8000934:	b570      	push	{r4, r5, r6, lr}
 8000936:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800093a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800093e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000942:	bf1d      	ittte	ne
 8000944:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000948:	ea94 0f0c 	teqne	r4, ip
 800094c:	ea95 0f0c 	teqne	r5, ip
 8000950:	f000 f8a7 	bleq	8000aa2 <__aeabi_ddiv+0x16e>
 8000954:	eba4 0405 	sub.w	r4, r4, r5
 8000958:	ea81 0e03 	eor.w	lr, r1, r3
 800095c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000960:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000964:	f000 8088 	beq.w	8000a78 <__aeabi_ddiv+0x144>
 8000968:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800096c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000970:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000974:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000978:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800097c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000980:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000984:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000988:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800098c:	429d      	cmp	r5, r3
 800098e:	bf08      	it	eq
 8000990:	4296      	cmpeq	r6, r2
 8000992:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000996:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800099a:	d202      	bcs.n	80009a2 <__aeabi_ddiv+0x6e>
 800099c:	085b      	lsrs	r3, r3, #1
 800099e:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a2:	1ab6      	subs	r6, r6, r2
 80009a4:	eb65 0503 	sbc.w	r5, r5, r3
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009b2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a10:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a14:	d018      	beq.n	8000a48 <__aeabi_ddiv+0x114>
 8000a16:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a32:	d1c0      	bne.n	80009b6 <__aeabi_ddiv+0x82>
 8000a34:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a38:	d10b      	bne.n	8000a52 <__aeabi_ddiv+0x11e>
 8000a3a:	ea41 0100 	orr.w	r1, r1, r0
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a46:	e7b6      	b.n	80009b6 <__aeabi_ddiv+0x82>
 8000a48:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a4c:	bf04      	itt	eq
 8000a4e:	4301      	orreq	r1, r0
 8000a50:	2000      	moveq	r0, #0
 8000a52:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a56:	bf88      	it	hi
 8000a58:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a5c:	f63f aeaf 	bhi.w	80007be <__aeabi_dmul+0xde>
 8000a60:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a64:	bf04      	itt	eq
 8000a66:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a6e:	f150 0000 	adcs.w	r0, r0, #0
 8000a72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	pop	{r4, r5, r6, pc}
 8000a78:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a84:	bfc2      	ittt	gt
 8000a86:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a90:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a94:	f04f 0e00 	mov.w	lr, #0
 8000a98:	3c01      	subs	r4, #1
 8000a9a:	e690      	b.n	80007be <__aeabi_dmul+0xde>
 8000a9c:	ea45 0e06 	orr.w	lr, r5, r6
 8000aa0:	e68d      	b.n	80007be <__aeabi_dmul+0xde>
 8000aa2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aa6:	ea94 0f0c 	teq	r4, ip
 8000aaa:	bf08      	it	eq
 8000aac:	ea95 0f0c 	teqeq	r5, ip
 8000ab0:	f43f af3b 	beq.w	800092a <__aeabi_dmul+0x24a>
 8000ab4:	ea94 0f0c 	teq	r4, ip
 8000ab8:	d10a      	bne.n	8000ad0 <__aeabi_ddiv+0x19c>
 8000aba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000abe:	f47f af34 	bne.w	800092a <__aeabi_dmul+0x24a>
 8000ac2:	ea95 0f0c 	teq	r5, ip
 8000ac6:	f47f af25 	bne.w	8000914 <__aeabi_dmul+0x234>
 8000aca:	4610      	mov	r0, r2
 8000acc:	4619      	mov	r1, r3
 8000ace:	e72c      	b.n	800092a <__aeabi_dmul+0x24a>
 8000ad0:	ea95 0f0c 	teq	r5, ip
 8000ad4:	d106      	bne.n	8000ae4 <__aeabi_ddiv+0x1b0>
 8000ad6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ada:	f43f aefd 	beq.w	80008d8 <__aeabi_dmul+0x1f8>
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	e722      	b.n	800092a <__aeabi_dmul+0x24a>
 8000ae4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae8:	bf18      	it	ne
 8000aea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000aee:	f47f aec5 	bne.w	800087c <__aeabi_dmul+0x19c>
 8000af2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000af6:	f47f af0d 	bne.w	8000914 <__aeabi_dmul+0x234>
 8000afa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000afe:	f47f aeeb 	bne.w	80008d8 <__aeabi_dmul+0x1f8>
 8000b02:	e712      	b.n	800092a <__aeabi_dmul+0x24a>

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_frsub>:
 8000ba4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba8:	e002      	b.n	8000bb0 <__addsf3>
 8000baa:	bf00      	nop

08000bac <__aeabi_fsub>:
 8000bac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb0 <__addsf3>:
 8000bb0:	0042      	lsls	r2, r0, #1
 8000bb2:	bf1f      	itttt	ne
 8000bb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb8:	ea92 0f03 	teqne	r2, r3
 8000bbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc4:	d06a      	beq.n	8000c9c <__addsf3+0xec>
 8000bc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bce:	bfc1      	itttt	gt
 8000bd0:	18d2      	addgt	r2, r2, r3
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	4048      	eorgt	r0, r1
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	bfb8      	it	lt
 8000bda:	425b      	neglt	r3, r3
 8000bdc:	2b19      	cmp	r3, #25
 8000bde:	bf88      	it	hi
 8000be0:	4770      	bxhi	lr
 8000be2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bee:	bf18      	it	ne
 8000bf0:	4240      	negne	r0, r0
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bfa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4249      	negne	r1, r1
 8000c02:	ea92 0f03 	teq	r2, r3
 8000c06:	d03f      	beq.n	8000c88 <__addsf3+0xd8>
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c10:	eb10 000c 	adds.w	r0, r0, ip
 8000c14:	f1c3 0320 	rsb	r3, r3, #32
 8000c18:	fa01 f103 	lsl.w	r1, r1, r3
 8000c1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c20:	d502      	bpl.n	8000c28 <__addsf3+0x78>
 8000c22:	4249      	negs	r1, r1
 8000c24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c2c:	d313      	bcc.n	8000c56 <__addsf3+0xa6>
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c32:	d306      	bcc.n	8000c42 <__addsf3+0x92>
 8000c34:	0840      	lsrs	r0, r0, #1
 8000c36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3a:	f102 0201 	add.w	r2, r2, #1
 8000c3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000c40:	d251      	bcs.n	8000ce6 <__addsf3+0x136>
 8000c42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4a:	bf08      	it	eq
 8000c4c:	f020 0001 	biceq.w	r0, r0, #1
 8000c50:	ea40 0003 	orr.w	r0, r0, r3
 8000c54:	4770      	bx	lr
 8000c56:	0049      	lsls	r1, r1, #1
 8000c58:	eb40 0000 	adc.w	r0, r0, r0
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c64:	d2ed      	bcs.n	8000c42 <__addsf3+0x92>
 8000c66:	fab0 fc80 	clz	ip, r0
 8000c6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c76:	bfaa      	itet	ge
 8000c78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c7c:	4252      	neglt	r2, r2
 8000c7e:	4318      	orrge	r0, r3
 8000c80:	bfbc      	itt	lt
 8000c82:	40d0      	lsrlt	r0, r2
 8000c84:	4318      	orrlt	r0, r3
 8000c86:	4770      	bx	lr
 8000c88:	f092 0f00 	teq	r2, #0
 8000c8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c90:	bf06      	itte	eq
 8000c92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c96:	3201      	addeq	r2, #1
 8000c98:	3b01      	subne	r3, #1
 8000c9a:	e7b5      	b.n	8000c08 <__addsf3+0x58>
 8000c9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000caa:	d021      	beq.n	8000cf0 <__addsf3+0x140>
 8000cac:	ea92 0f03 	teq	r2, r3
 8000cb0:	d004      	beq.n	8000cbc <__addsf3+0x10c>
 8000cb2:	f092 0f00 	teq	r2, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	4770      	bx	lr
 8000cbc:	ea90 0f01 	teq	r0, r1
 8000cc0:	bf1c      	itt	ne
 8000cc2:	2000      	movne	r0, #0
 8000cc4:	4770      	bxne	lr
 8000cc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cca:	d104      	bne.n	8000cd6 <__addsf3+0x126>
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cda:	bf3c      	itt	cc
 8000cdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce0:	4770      	bxcc	lr
 8000ce2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	4770      	bx	lr
 8000cf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf4:	bf16      	itet	ne
 8000cf6:	4608      	movne	r0, r1
 8000cf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cfc:	4601      	movne	r1, r0
 8000cfe:	0242      	lsls	r2, r0, #9
 8000d00:	bf06      	itte	eq
 8000d02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d06:	ea90 0f01 	teqeq	r0, r1
 8000d0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_ui2f>:
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e004      	b.n	8000d20 <__aeabi_i2f+0x8>
 8000d16:	bf00      	nop

08000d18 <__aeabi_i2f>:
 8000d18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d1c:	bf48      	it	mi
 8000d1e:	4240      	negmi	r0, r0
 8000d20:	ea5f 0c00 	movs.w	ip, r0
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f04f 0000 	mov.w	r0, #0
 8000d32:	e01c      	b.n	8000d6e <__aeabi_l2f+0x2a>

08000d34 <__aeabi_ul2f>:
 8000d34:	ea50 0201 	orrs.w	r2, r0, r1
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e00a      	b.n	8000d58 <__aeabi_l2f+0x14>
 8000d42:	bf00      	nop

08000d44 <__aeabi_l2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__aeabi_l2f+0x14>
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	ea5f 0c01 	movs.w	ip, r1
 8000d5c:	bf02      	ittt	eq
 8000d5e:	4684      	moveq	ip, r0
 8000d60:	4601      	moveq	r1, r0
 8000d62:	2000      	moveq	r0, #0
 8000d64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d68:	bf08      	it	eq
 8000d6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d72:	fabc f28c 	clz	r2, ip
 8000d76:	3a08      	subs	r2, #8
 8000d78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d7c:	db10      	blt.n	8000da0 <__aeabi_l2f+0x5c>
 8000d7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d82:	4463      	add	r3, ip
 8000d84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d90:	fa20 f202 	lsr.w	r2, r0, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	f020 0001 	biceq.w	r0, r0, #1
 8000d9e:	4770      	bx	lr
 8000da0:	f102 0220 	add.w	r2, r2, #32
 8000da4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db0:	fa21 f202 	lsr.w	r2, r1, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_f2iz>:
 8000dc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dc4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000dc8:	d30f      	bcc.n	8000dea <__aeabi_f2iz+0x2a>
 8000dca:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000dce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dd2:	d90d      	bls.n	8000df0 <__aeabi_f2iz+0x30>
 8000dd4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000dd8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ddc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000de0:	fa23 f002 	lsr.w	r0, r3, r2
 8000de4:	bf18      	it	ne
 8000de6:	4240      	negne	r0, r0
 8000de8:	4770      	bx	lr
 8000dea:	f04f 0000 	mov.w	r0, #0
 8000dee:	4770      	bx	lr
 8000df0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000df4:	d101      	bne.n	8000dfa <__aeabi_f2iz+0x3a>
 8000df6:	0242      	lsls	r2, r0, #9
 8000df8:	d105      	bne.n	8000e06 <__aeabi_f2iz+0x46>
 8000dfa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000dfe:	bf08      	it	eq
 8000e00:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e04:	4770      	bx	lr
 8000e06:	f04f 0000 	mov.w	r0, #0
 8000e0a:	4770      	bx	lr

08000e0c <__do_global_dtors_aux>:
 8000e0c:	b510      	push	{r4, lr}
 8000e0e:	4c05      	ldr	r4, [pc, #20]	@ (8000e24 <__do_global_dtors_aux+0x18>)
 8000e10:	7823      	ldrb	r3, [r4, #0]
 8000e12:	b933      	cbnz	r3, 8000e22 <__do_global_dtors_aux+0x16>
 8000e14:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <__do_global_dtors_aux+0x1c>)
 8000e16:	b113      	cbz	r3, 8000e1e <__do_global_dtors_aux+0x12>
 8000e18:	4804      	ldr	r0, [pc, #16]	@ (8000e2c <__do_global_dtors_aux+0x20>)
 8000e1a:	f3af 8000 	nop.w
 8000e1e:	2301      	movs	r3, #1
 8000e20:	7023      	strb	r3, [r4, #0]
 8000e22:	bd10      	pop	{r4, pc}
 8000e24:	2000005c 	.word	0x2000005c
 8000e28:	00000000 	.word	0x00000000
 8000e2c:	08004494 	.word	0x08004494

08000e30 <frame_dummy>:
 8000e30:	b508      	push	{r3, lr}
 8000e32:	4b03      	ldr	r3, [pc, #12]	@ (8000e40 <frame_dummy+0x10>)
 8000e34:	b11b      	cbz	r3, 8000e3e <frame_dummy+0xe>
 8000e36:	4903      	ldr	r1, [pc, #12]	@ (8000e44 <frame_dummy+0x14>)
 8000e38:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <frame_dummy+0x18>)
 8000e3a:	f3af 8000 	nop.w
 8000e3e:	bd08      	pop	{r3, pc}
 8000e40:	00000000 	.word	0x00000000
 8000e44:	20000060 	.word	0x20000060
 8000e48:	08004494 	.word	0x08004494

08000e4c <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000e4c:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <DWT_Delay_Init+0x44>)
 8000e4e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
 8000e52:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8000e56:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000e5a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
 8000e5e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000e62:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000e66:	f5a3 435d 	sub.w	r3, r3, #56576	@ 0xdd00
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	f022 0201 	bic.w	r2, r2, #1
 8000e70:	601a      	str	r2, [r3, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	f042 0201 	orr.w	r2, r2, #1
 8000e78:	601a      	str	r2, [r3, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000e7e:	bf00      	nop
     __ASM volatile ("NOP");
 8000e80:	bf00      	nop
  __ASM volatile ("NOP");
 8000e82:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	b10b      	cbz	r3, 8000e8c <DWT_Delay_Init+0x40>
     {
       return 0; /*clock cycle counter started*/
 8000e88:	4610      	mov	r0, r2
 8000e8a:	4770      	bx	lr
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000e8c:	2001      	movs	r0, #1
  }
}
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8000e94:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000e96:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000e9c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000e9e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000ea0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8000ea2:	6803      	ldr	r3, [r0, #0]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	6003      	str	r3, [r0, #0]
}
 8000ea8:	4770      	bx	lr

08000eaa <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000eaa:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000eac:	6841      	ldr	r1, [r0, #4]
 8000eae:	6882      	ldr	r2, [r0, #8]
 8000eb0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000eb2:	6841      	ldr	r1, [r0, #4]
 8000eb4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	4282      	cmp	r2, r0
 8000eba:	d006      	beq.n	8000eca <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000ec6:	6818      	ldr	r0, [r3, #0]
}
 8000ec8:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000eca:	6882      	ldr	r2, [r0, #8]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	e7f5      	b.n	8000ebc <uxListRemove+0x12>

08000ed0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ed2:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	ad04      	add	r5, sp, #16
 8000ed6:	2400      	movs	r4, #0
 8000ed8:	9404      	str	r4, [sp, #16]
 8000eda:	9405      	str	r4, [sp, #20]
 8000edc:	9406      	str	r4, [sp, #24]
 8000ede:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee0:	4b21      	ldr	r3, [pc, #132]	@ (8000f68 <MX_GPIO_Init+0x98>)
 8000ee2:	699a      	ldr	r2, [r3, #24]
 8000ee4:	f042 0220 	orr.w	r2, r2, #32
 8000ee8:	619a      	str	r2, [r3, #24]
 8000eea:	699a      	ldr	r2, [r3, #24]
 8000eec:	f002 0220 	and.w	r2, r2, #32
 8000ef0:	9201      	str	r2, [sp, #4]
 8000ef2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef4:	699a      	ldr	r2, [r3, #24]
 8000ef6:	f042 0204 	orr.w	r2, r2, #4
 8000efa:	619a      	str	r2, [r3, #24]
 8000efc:	699a      	ldr	r2, [r3, #24]
 8000efe:	f002 0204 	and.w	r2, r2, #4
 8000f02:	9202      	str	r2, [sp, #8]
 8000f04:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	699a      	ldr	r2, [r3, #24]
 8000f08:	f042 0208 	orr.w	r2, r2, #8
 8000f0c:	619a      	str	r2, [r3, #24]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	f003 0308 	and.w	r3, r3, #8
 8000f14:	9303      	str	r3, [sp, #12]
 8000f16:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|SW_I2C_SDA_Pin|SW_I2C_SCL_Pin, GPIO_PIN_RESET);
 8000f18:	4e14      	ldr	r6, [pc, #80]	@ (8000f6c <MX_GPIO_Init+0x9c>)
 8000f1a:	4622      	mov	r2, r4
 8000f1c:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8000f20:	4630      	mov	r0, r6
 8000f22:	f000 fdb2 	bl	8001a8a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f26:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f2a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2702      	movs	r7, #2
 8000f34:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f36:	4629      	mov	r1, r5
 8000f38:	4630      	mov	r0, r6
 8000f3a:	f000 fc87 	bl	800184c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f3e:	2308      	movs	r3, #8
 8000f40:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <MX_GPIO_Init+0xa0>)
 8000f44:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	4629      	mov	r1, r5
 8000f4a:	4630      	mov	r0, r6
 8000f4c:	f000 fc7e 	bl	800184c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_I2C_SDA_Pin SW_I2C_SCL_Pin */
  GPIO_InitStruct.Pin = SW_I2C_SDA_Pin|SW_I2C_SCL_Pin;
 8000f50:	2330      	movs	r3, #48	@ 0x30
 8000f52:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f54:	2311      	movs	r3, #17
 8000f56:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	4629      	mov	r1, r5
 8000f5e:	4630      	mov	r0, r6
 8000f60:	f000 fc74 	bl	800184c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f64:	b009      	add	sp, #36	@ 0x24
 8000f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	40010c00 	.word	0x40010c00
 8000f70:	10110000 	.word	0x10110000

08000f74 <MCP3421_ReadRaw>:
{
 8000f74:	b530      	push	{r4, r5, lr}
 8000f76:	b085      	sub	sp, #20
    uint8_t config = 0x9C;
 8000f78:	239c      	movs	r3, #156	@ 0x9c
 8000f7a:	f88d 300b 	strb.w	r3, [sp, #11]
    HAL_I2C_Master_Transmit(&hi2c1, MCP3421_ADDR, &config, 1, HAL_MAX_DELAY);
 8000f7e:	4c12      	ldr	r4, [pc, #72]	@ (8000fc8 <MCP3421_ReadRaw+0x54>)
 8000f80:	f04f 35ff 	mov.w	r5, #4294967295
 8000f84:	9500      	str	r5, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	f10d 020b 	add.w	r2, sp, #11
 8000f8c:	21d0      	movs	r1, #208	@ 0xd0
 8000f8e:	4620      	mov	r0, r4
 8000f90:	f001 f8c6 	bl	8002120 <HAL_I2C_Master_Transmit>
    HAL_Delay(270); 
 8000f94:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 8000f98:	f000 fb0a 	bl	80015b0 <HAL_Delay>
    if (HAL_I2C_Master_Receive(&hi2c1, MCP3421_ADDR, rx, 4, HAL_MAX_DELAY) == HAL_OK) {
 8000f9c:	9500      	str	r5, [sp, #0]
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	aa03      	add	r2, sp, #12
 8000fa2:	21d0      	movs	r1, #208	@ 0xd0
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f001 f975 	bl	8002294 <HAL_I2C_Master_Receive>
 8000faa:	b110      	cbz	r0, 8000fb2 <MCP3421_ReadRaw+0x3e>
    return 0;
 8000fac:	2000      	movs	r0, #0
}
 8000fae:	b005      	add	sp, #20
 8000fb0:	bd30      	pop	{r4, r5, pc}
        int32_t raw = ((int32_t)((int8_t)rx[0]) << 16) | (rx[1] << 8) | rx[2];
 8000fb2:	f99d 300c 	ldrsb.w	r3, [sp, #12]
 8000fb6:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8000fba:	0200      	lsls	r0, r0, #8
 8000fbc:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000fc0:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000fc4:	4318      	orrs	r0, r3
        return raw;
 8000fc6:	e7f2      	b.n	8000fae <MCP3421_ReadRaw+0x3a>
 8000fc8:	20000108 	.word	0x20000108

08000fcc <MCP3421_Soft_ReadRaw>:
int32_t MCP3421_Soft_ReadRaw(void) {
 8000fcc:	b530      	push	{r4, r5, lr}
 8000fce:	b083      	sub	sp, #12
    I2C_write_byte(MCP3421_ADDR, true, false); 
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	20d0      	movs	r0, #208	@ 0xd0
 8000fd6:	f000 fa8b 	bl	80014f0 <I2C_write_byte>
    I2C_write_byte(config, false, true);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2100      	movs	r1, #0
 8000fde:	209c      	movs	r0, #156	@ 0x9c
 8000fe0:	f000 fa86 	bl	80014f0 <I2C_write_byte>
    HAL_Delay(270);
 8000fe4:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 8000fe8:	f000 fae2 	bl	80015b0 <HAL_Delay>
    if (I2C_write_byte(MCP3421_ADDR | 0x01, true, false)) {
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	20d1      	movs	r0, #209	@ 0xd1
 8000ff2:	f000 fa7d 	bl	80014f0 <I2C_write_byte>
 8000ff6:	b910      	cbnz	r0, 8000ffe <MCP3421_Soft_ReadRaw+0x32>
    return 0;
 8000ff8:	2000      	movs	r0, #0
}
 8000ffa:	b003      	add	sp, #12
 8000ffc:	bd30      	pop	{r4, r5, pc}
        rx[0] = I2C_read_byte(true, false);  // MSB (com ACK)
 8000ffe:	2100      	movs	r1, #0
 8001000:	2001      	movs	r0, #1
 8001002:	f000 fa93 	bl	800152c <I2C_read_byte>
 8001006:	4605      	mov	r5, r0
 8001008:	f88d 0004 	strb.w	r0, [sp, #4]
        rx[1] = I2C_read_byte(true, false);  // Middle Byte (com ACK)
 800100c:	2100      	movs	r1, #0
 800100e:	2001      	movs	r0, #1
 8001010:	f000 fa8c 	bl	800152c <I2C_read_byte>
 8001014:	4604      	mov	r4, r0
 8001016:	f88d 0005 	strb.w	r0, [sp, #5]
        rx[2] = I2C_read_byte(false, true);  // LSB (com NACK e STOP)
 800101a:	2101      	movs	r1, #1
 800101c:	2000      	movs	r0, #0
 800101e:	f000 fa85 	bl	800152c <I2C_read_byte>
 8001022:	f88d 0006 	strb.w	r0, [sp, #6]
        int32_t raw = ((int32_t)((int8_t)rx[0]) << 16) | (rx[1] << 8) | rx[2];
 8001026:	b26d      	sxtb	r5, r5
 8001028:	0224      	lsls	r4, r4, #8
 800102a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800102e:	4320      	orrs	r0, r4
        return raw;
 8001030:	e7e3      	b.n	8000ffa <MCP3421_Soft_ReadRaw+0x2e>
 8001032:	0000      	movs	r0, r0
 8001034:	0000      	movs	r0, r0
	...

08001038 <mcpToVoltage>:
float mcpToVoltage(int32_t adc, uint8_t resolution) {
 8001038:	b570      	push	{r4, r5, r6, lr}
    switch (resolution) {
 800103a:	390c      	subs	r1, #12
 800103c:	2906      	cmp	r1, #6
 800103e:	d80e      	bhi.n	800105e <mcpToVoltage+0x26>
 8001040:	e8df f001 	tbb	[pc, r1]
 8001044:	0d240d04 	.word	0x0d240d04
 8001048:	0d07      	.short	0x0d07
 800104a:	0a          	.byte	0x0a
 800104b:	00          	.byte	0x00
 800104c:	f44f 6600 	mov.w	r6, #2048	@ 0x800
 8001050:	e007      	b.n	8001062 <mcpToVoltage+0x2a>
        case 16: maxCounts = 32768; break;
 8001052:	f44f 4600 	mov.w	r6, #32768	@ 0x8000
 8001056:	e004      	b.n	8001062 <mcpToVoltage+0x2a>
        case 18: maxCounts = 131072; break;
 8001058:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 800105c:	e001      	b.n	8001062 <mcpToVoltage+0x2a>
        default: maxCounts = 131072;
 800105e:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
    return (adc * 2.048) / maxCounts;
 8001062:	f7ff fad3 	bl	800060c <__aeabi_i2d>
 8001066:	a30c      	add	r3, pc, #48	@ (adr r3, 8001098 <mcpToVoltage+0x60>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	f7ff fb38 	bl	80006e0 <__aeabi_dmul>
 8001070:	4604      	mov	r4, r0
 8001072:	460d      	mov	r5, r1
 8001074:	4630      	mov	r0, r6
 8001076:	f7ff fac9 	bl	800060c <__aeabi_i2d>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4620      	mov	r0, r4
 8001080:	4629      	mov	r1, r5
 8001082:	f7ff fc57 	bl	8000934 <__aeabi_ddiv>
 8001086:	f7ff fd3d 	bl	8000b04 <__aeabi_d2f>
}
 800108a:	bd70      	pop	{r4, r5, r6, pc}
        case 14: maxCounts = 8192; break;
 800108c:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8001090:	e7e7      	b.n	8001062 <mcpToVoltage+0x2a>
 8001092:	bf00      	nop
 8001094:	f3af 8000 	nop.w
 8001098:	d2f1a9fc 	.word	0xd2f1a9fc
 800109c:	4000624d 	.word	0x4000624d

080010a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80010a2:	6802      	ldr	r2, [r0, #0]
 80010a4:	4b03      	ldr	r3, [pc, #12]	@ (80010b4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d000      	beq.n	80010ac <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010aa:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80010ac:	f000 fa6e 	bl	800158c <HAL_IncTick>
}
 80010b0:	e7fb      	b.n	80010aa <HAL_TIM_PeriodElapsedCallback+0xa>
 80010b2:	bf00      	nop
 80010b4:	40012c00 	.word	0x40012c00

080010b8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ba:	e7fe      	b.n	80010ba <Error_Handler+0x2>

080010bc <MX_I2C1_Init>:
{
 80010bc:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 80010be:	480a      	ldr	r0, [pc, #40]	@ (80010e8 <MX_I2C1_Init+0x2c>)
 80010c0:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <MX_I2C1_Init+0x30>)
 80010c2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <MX_I2C1_Init+0x34>)
 80010c6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c8:	2300      	movs	r3, #0
 80010ca:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010cc:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010d2:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d4:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010d6:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010d8:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010da:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010dc:	f000 ff42 	bl	8001f64 <HAL_I2C_Init>
 80010e0:	b900      	cbnz	r0, 80010e4 <MX_I2C1_Init+0x28>
}
 80010e2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80010e4:	f7ff ffe8 	bl	80010b8 <Error_Handler>
 80010e8:	20000108 	.word	0x20000108
 80010ec:	40005400 	.word	0x40005400
 80010f0:	000186a0 	.word	0x000186a0

080010f4 <MX_USART1_UART_Init>:
{
 80010f4:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80010f6:	480a      	ldr	r0, [pc, #40]	@ (8001120 <MX_USART1_UART_Init+0x2c>)
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <MX_USART1_UART_Init+0x30>)
 80010fa:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80010fc:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001100:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001102:	2300      	movs	r3, #0
 8001104:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001106:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001108:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800110a:	220c      	movs	r2, #12
 800110c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001110:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001112:	f002 f93a 	bl	800338a <HAL_UART_Init>
 8001116:	b900      	cbnz	r0, 800111a <MX_USART1_UART_Init+0x26>
}
 8001118:	bd08      	pop	{r3, pc}
    Error_Handler();
 800111a:	f7ff ffcd 	bl	80010b8 <Error_Handler>
 800111e:	bf00      	nop
 8001120:	200000c0 	.word	0x200000c0
 8001124:	40013800 	.word	0x40013800

08001128 <MX_USART2_UART_Init>:
{
 8001128:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 800112a:	480a      	ldr	r0, [pc, #40]	@ (8001154 <MX_USART2_UART_Init+0x2c>)
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <MX_USART2_UART_Init+0x30>)
 800112e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8001130:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001134:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001136:	2300      	movs	r3, #0
 8001138:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800113a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800113e:	220c      	movs	r2, #12
 8001140:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001142:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001146:	f002 f920 	bl	800338a <HAL_UART_Init>
 800114a:	b900      	cbnz	r0, 800114e <MX_USART2_UART_Init+0x26>
}
 800114c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800114e:	f7ff ffb3 	bl	80010b8 <Error_Handler>
 8001152:	bf00      	nop
 8001154:	20000078 	.word	0x20000078
 8001158:	40004400 	.word	0x40004400

0800115c <SystemClock_Config>:
{
 800115c:	b510      	push	{r4, lr}
 800115e:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001160:	ac06      	add	r4, sp, #24
 8001162:	2228      	movs	r2, #40	@ 0x28
 8001164:	2100      	movs	r1, #0
 8001166:	4620      	mov	r0, r4
 8001168:	f002 fd00 	bl	8003b6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	2300      	movs	r3, #0
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	9302      	str	r3, [sp, #8]
 8001172:	9303      	str	r3, [sp, #12]
 8001174:	9304      	str	r3, [sp, #16]
 8001176:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001178:	2201      	movs	r2, #1
 800117a:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800117c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001180:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001182:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001186:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001188:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118a:	2202      	movs	r2, #2
 800118c:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118e:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001190:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001194:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001196:	4620      	mov	r0, r4
 8001198:	f001 fb1e 	bl	80027d8 <HAL_RCC_OscConfig>
 800119c:	b978      	cbnz	r0, 80011be <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
 80011a0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a2:	2102      	movs	r1, #2
 80011a4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ae:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b2:	a801      	add	r0, sp, #4
 80011b4:	f001 fd48 	bl	8002c48 <HAL_RCC_ClockConfig>
 80011b8:	b918      	cbnz	r0, 80011c2 <SystemClock_Config+0x66>
}
 80011ba:	b010      	add	sp, #64	@ 0x40
 80011bc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80011be:	f7ff ff7b 	bl	80010b8 <Error_Handler>
    Error_Handler();
 80011c2:	f7ff ff79 	bl	80010b8 <Error_Handler>
	...

080011c8 <main>:
{
 80011c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011cc:	b0b9      	sub	sp, #228	@ 0xe4
  HAL_Init();
 80011ce:	f000 f9cb 	bl	8001568 <HAL_Init>
  SystemClock_Config();
 80011d2:	f7ff ffc3 	bl	800115c <SystemClock_Config>
  MX_GPIO_Init();
 80011d6:	f7ff fe7b 	bl	8000ed0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011da:	f7ff ff6f 	bl	80010bc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80011de:	f7ff ff89 	bl	80010f4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80011e2:	f7ff ffa1 	bl	8001128 <MX_USART2_UART_Init>
  if (DWT_Delay_Init() != 0) {
 80011e6:	f7ff fe31 	bl	8000e4c <DWT_Delay_Init>
 80011ea:	b108      	cbz	r0, 80011f0 <main+0x28>
      Error_Handler(); // Falha ao iniciar contador
 80011ec:	f7ff ff64 	bl	80010b8 <Error_Handler>
  I2C_init(); // Coloca as linhas em nvel alto
 80011f0:	f000 f8e2 	bl	80013b8 <I2C_init>
 80011f4:	e023      	b.n	800123e <main+0x76>
    if (decimais < 0) decimais *= -1; // Garante que a parte decimal seja positiva
 80011f6:	4264      	negs	r4, r4
 80011f8:	e041      	b.n	800127e <main+0xb6>
    if (decimais_soft < 0) decimais_soft *= -1;
 80011fa:	4240      	negs	r0, r0
    snprintf(msg, sizeof(msg), "RAW: %ld | V: %ld.%06ld V | RAW_SOFT: %ld | V_SOFT: %ld.%06ld V\r\n", raw, integras, decimais, raw_soft, integras_soft, decimais_soft);
 80011fc:	ad06      	add	r5, sp, #24
 80011fe:	9004      	str	r0, [sp, #16]
 8001200:	f8cd 900c 	str.w	r9, [sp, #12]
 8001204:	f8cd 8008 	str.w	r8, [sp, #8]
 8001208:	9401      	str	r4, [sp, #4]
 800120a:	9700      	str	r7, [sp, #0]
 800120c:	4633      	mov	r3, r6
 800120e:	4a2e      	ldr	r2, [pc, #184]	@ (80012c8 <main+0x100>)
 8001210:	21c8      	movs	r1, #200	@ 0xc8
 8001212:	4628      	mov	r0, r5
 8001214:	f002 fc74 	bl	8003b00 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001218:	4628      	mov	r0, r5
 800121a:	f7fe ffe9 	bl	80001f0 <strlen>
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	b282      	uxth	r2, r0
 8001224:	4629      	mov	r1, r5
 8001226:	4829      	ldr	r0, [pc, #164]	@ (80012cc <main+0x104>)
 8001228:	f002 f8df 	bl	80033ea <HAL_UART_Transmit>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 800122c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001230:	4827      	ldr	r0, [pc, #156]	@ (80012d0 <main+0x108>)
 8001232:	f000 fc30 	bl	8001a96 <HAL_GPIO_TogglePin>
    HAL_Delay(500);
 8001236:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800123a:	f000 f9b9 	bl	80015b0 <HAL_Delay>
    int32_t raw = MCP3421_ReadRaw();
 800123e:	f7ff fe99 	bl	8000f74 <MCP3421_ReadRaw>
 8001242:	4606      	mov	r6, r0
    float v = mcpToVoltage(raw, 18);
 8001244:	2112      	movs	r1, #18
 8001246:	f7ff fef7 	bl	8001038 <mcpToVoltage>
    float v_adjust = v / DIVISOR_RES_MCP1; // Ajusta para divisor de tenso externo
 800124a:	f7ff f9f1 	bl	8000630 <__aeabi_f2d>
 800124e:	a31c      	add	r3, pc, #112	@ (adr r3, 80012c0 <main+0xf8>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff fb6e 	bl	8000934 <__aeabi_ddiv>
 8001258:	f7ff fc54 	bl	8000b04 <__aeabi_d2f>
 800125c:	4604      	mov	r4, r0
    int32_t integras = (int32_t)v_adjust;
 800125e:	f7ff fdaf 	bl	8000dc0 <__aeabi_f2iz>
 8001262:	4607      	mov	r7, r0
    int32_t decimais = (int32_t)((v_adjust - integras) * 1000000); // 6 casas decimais
 8001264:	f7ff fd58 	bl	8000d18 <__aeabi_i2f>
 8001268:	4601      	mov	r1, r0
 800126a:	4620      	mov	r0, r4
 800126c:	f7ff fc9e 	bl	8000bac <__aeabi_fsub>
 8001270:	4918      	ldr	r1, [pc, #96]	@ (80012d4 <main+0x10c>)
 8001272:	f7fe ffc5 	bl	8000200 <__aeabi_fmul>
 8001276:	f7ff fda3 	bl	8000dc0 <__aeabi_f2iz>
    if (decimais < 0) decimais *= -1; // Garante que a parte decimal seja positiva
 800127a:	1e04      	subs	r4, r0, #0
 800127c:	dbbb      	blt.n	80011f6 <main+0x2e>
    int32_t raw_soft = MCP3421_Soft_ReadRaw();
 800127e:	f7ff fea5 	bl	8000fcc <MCP3421_Soft_ReadRaw>
 8001282:	4680      	mov	r8, r0
    float v_soft = mcpToVoltage(raw_soft, 18);
 8001284:	2112      	movs	r1, #18
 8001286:	f7ff fed7 	bl	8001038 <mcpToVoltage>
    float v_soft_adjust = v_soft / DIVISOR_RES_MCP1;
 800128a:	f7ff f9d1 	bl	8000630 <__aeabi_f2d>
 800128e:	a30c      	add	r3, pc, #48	@ (adr r3, 80012c0 <main+0xf8>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	f7ff fb4e 	bl	8000934 <__aeabi_ddiv>
 8001298:	f7ff fc34 	bl	8000b04 <__aeabi_d2f>
 800129c:	4605      	mov	r5, r0
    int32_t integras_soft = (int32_t)v_soft_adjust;
 800129e:	f7ff fd8f 	bl	8000dc0 <__aeabi_f2iz>
 80012a2:	4681      	mov	r9, r0
    int32_t decimais_soft = (int32_t)((v_soft_adjust - integras_soft) * 1000000);
 80012a4:	f7ff fd38 	bl	8000d18 <__aeabi_i2f>
 80012a8:	4601      	mov	r1, r0
 80012aa:	4628      	mov	r0, r5
 80012ac:	f7ff fc7e 	bl	8000bac <__aeabi_fsub>
 80012b0:	4908      	ldr	r1, [pc, #32]	@ (80012d4 <main+0x10c>)
 80012b2:	f7fe ffa5 	bl	8000200 <__aeabi_fmul>
 80012b6:	f7ff fd83 	bl	8000dc0 <__aeabi_f2iz>
    if (decimais_soft < 0) decimais_soft *= -1;
 80012ba:	2800      	cmp	r0, #0
 80012bc:	db9d      	blt.n	80011fa <main+0x32>
 80012be:	e79d      	b.n	80011fc <main+0x34>
 80012c0:	f099fc26 	.word	0xf099fc26
 80012c4:	3fcfc267 	.word	0x3fcfc267
 80012c8:	080044ac 	.word	0x080044ac
 80012cc:	200000c0 	.word	0x200000c0
 80012d0:	40010c00 	.word	0x40010c00
 80012d4:	49742400 	.word	0x49742400
	...

080012e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <pxCurrentTCBConst2>)
 80012e2:	6819      	ldr	r1, [r3, #0]
 80012e4:	6808      	ldr	r0, [r1, #0]
 80012e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80012ea:	f380 8809 	msr	PSP, r0
 80012ee:	f3bf 8f6f 	isb	sy
 80012f2:	f04f 0000 	mov.w	r0, #0
 80012f6:	f380 8811 	msr	BASEPRI, r0
 80012fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80012fe:	4770      	bx	lr

08001300 <pxCurrentTCBConst2>:
 8001300:	2000025c 	.word	0x2000025c
	...

08001310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001310:	f3ef 8009 	mrs	r0, PSP
 8001314:	f3bf 8f6f 	isb	sy
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <pxCurrentTCBConst>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001320:	6010      	str	r0, [r2, #0]
 8001322:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001326:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800132a:	f380 8811 	msr	BASEPRI, r0
 800132e:	f002 fb75 	bl	8003a1c <vTaskSwitchContext>
 8001332:	f04f 0000 	mov.w	r0, #0
 8001336:	f380 8811 	msr	BASEPRI, r0
 800133a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800133e:	6819      	ldr	r1, [r3, #0]
 8001340:	6808      	ldr	r0, [r1, #0]
 8001342:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001346:	f380 8809 	msr	PSP, r0
 800134a:	f3bf 8f6f 	isb	sy
 800134e:	4770      	bx	lr

08001350 <pxCurrentTCBConst>:
 8001350:	2000025c 	.word	0x2000025c

08001354 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001354:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800135a:	f383 8811 	msr	BASEPRI, r3
 800135e:	f3bf 8f6f 	isb	sy
 8001362:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001366:	f002 facd 	bl	8003904 <xTaskIncrementTick>
 800136a:	b128      	cbz	r0, 8001378 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800136c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001370:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001374:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001378:	2300      	movs	r3, #0
 800137a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800137e:	bd08      	pop	{r3, pc}

08001380 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001380:	b510      	push	{r4, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <DWT_Delay_us+0x30>)
 8001388:	685c      	ldr	r4, [r3, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800138a:	f001 fd13 	bl	8002db4 <HAL_RCC_GetHCLKFreq>
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <DWT_Delay_us+0x34>)
 8001390:	fba3 2300 	umull	r2, r3, r3, r0
 8001394:	0c9b      	lsrs	r3, r3, #18
 8001396:	9a01      	ldr	r2, [sp, #4]
 8001398:	fb02 f303 	mul.w	r3, r2, r3
 800139c:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 800139e:	4b04      	ldr	r3, [pc, #16]	@ (80013b0 <DWT_Delay_us+0x30>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	1b1b      	subs	r3, r3, r4
 80013a4:	9a01      	ldr	r2, [sp, #4]
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d3f9      	bcc.n	800139e <DWT_Delay_us+0x1e>
}
 80013aa:	b002      	add	sp, #8
 80013ac:	bd10      	pop	{r4, pc}
 80013ae:	bf00      	nop
 80013b0:	e0001000 	.word	0xe0001000
 80013b4:	431bde83 	.word	0x431bde83

080013b8 <I2C_init>:

#define true 1
#define false 0

void I2C_init(void)
{
 80013b8:	b510      	push	{r4, lr}
    I2C_SET_SDA;
 80013ba:	4c06      	ldr	r4, [pc, #24]	@ (80013d4 <I2C_init+0x1c>)
 80013bc:	2201      	movs	r2, #1
 80013be:	2110      	movs	r1, #16
 80013c0:	4620      	mov	r0, r4
 80013c2:	f000 fb62 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_SET_SCL;
 80013c6:	2201      	movs	r2, #1
 80013c8:	2120      	movs	r1, #32
 80013ca:	4620      	mov	r0, r4
 80013cc:	f000 fb5d 	bl	8001a8a <HAL_GPIO_WritePin>
}
 80013d0:	bd10      	pop	{r4, pc}
 80013d2:	bf00      	nop
 80013d4:	40010c00 	.word	0x40010c00

080013d8 <I2C_start_cond>:

void I2C_start_cond(void)
{
 80013d8:	b510      	push	{r4, lr}
    I2C_SET_SCL
 80013da:	4c0f      	ldr	r4, [pc, #60]	@ (8001418 <I2C_start_cond+0x40>)
 80013dc:	2201      	movs	r2, #1
 80013de:	2120      	movs	r1, #32
 80013e0:	4620      	mov	r0, r4
 80013e2:	f000 fb52 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_SET_SDA
 80013e6:	2201      	movs	r2, #1
 80013e8:	2110      	movs	r1, #16
 80013ea:	4620      	mov	r0, r4
 80013ec:	f000 fb4d 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 80013f0:	2005      	movs	r0, #5
 80013f2:	f7ff ffc5 	bl	8001380 <DWT_Delay_us>
    I2C_CLEAR_SDA
 80013f6:	2200      	movs	r2, #0
 80013f8:	2110      	movs	r1, #16
 80013fa:	4620      	mov	r0, r4
 80013fc:	f000 fb45 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 8001400:	2005      	movs	r0, #5
 8001402:	f7ff ffbd 	bl	8001380 <DWT_Delay_us>
    I2C_CLEAR_SCL
 8001406:	2200      	movs	r2, #0
 8001408:	2120      	movs	r1, #32
 800140a:	4620      	mov	r0, r4
 800140c:	f000 fb3d 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 8001410:	2005      	movs	r0, #5
 8001412:	f7ff ffb5 	bl	8001380 <DWT_Delay_us>
}
 8001416:	bd10      	pop	{r4, pc}
 8001418:	40010c00 	.word	0x40010c00

0800141c <I2C_stop_cond>:

void I2C_stop_cond(void)
{
 800141c:	b510      	push	{r4, lr}
    I2C_CLEAR_SDA
 800141e:	4c0d      	ldr	r4, [pc, #52]	@ (8001454 <I2C_stop_cond+0x38>)
 8001420:	2200      	movs	r2, #0
 8001422:	2110      	movs	r1, #16
 8001424:	4620      	mov	r0, r4
 8001426:	f000 fb30 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 800142a:	2005      	movs	r0, #5
 800142c:	f7ff ffa8 	bl	8001380 <DWT_Delay_us>
    I2C_SET_SCL
 8001430:	2201      	movs	r2, #1
 8001432:	2120      	movs	r1, #32
 8001434:	4620      	mov	r0, r4
 8001436:	f000 fb28 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 800143a:	2005      	movs	r0, #5
 800143c:	f7ff ffa0 	bl	8001380 <DWT_Delay_us>
    I2C_SET_SDA
 8001440:	2201      	movs	r2, #1
 8001442:	2110      	movs	r1, #16
 8001444:	4620      	mov	r0, r4
 8001446:	f000 fb20 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 800144a:	2005      	movs	r0, #5
 800144c:	f7ff ff98 	bl	8001380 <DWT_Delay_us>
}
 8001450:	bd10      	pop	{r4, pc}
 8001452:	bf00      	nop
 8001454:	40010c00 	.word	0x40010c00

08001458 <I2C_write_bit>:

void I2C_write_bit(uint8_t b)
{
 8001458:	b510      	push	{r4, lr}
    if (b > 0)
 800145a:	b1b0      	cbz	r0, 800148a <I2C_write_bit+0x32>
        I2C_SET_SDA
 800145c:	2201      	movs	r2, #1
 800145e:	2110      	movs	r1, #16
 8001460:	480d      	ldr	r0, [pc, #52]	@ (8001498 <I2C_write_bit+0x40>)
 8001462:	f000 fb12 	bl	8001a8a <HAL_GPIO_WritePin>
    else
        I2C_CLEAR_SDA

    I2C_DELAY
 8001466:	2005      	movs	r0, #5
 8001468:	f7ff ff8a 	bl	8001380 <DWT_Delay_us>
    I2C_SET_SCL
 800146c:	4c0a      	ldr	r4, [pc, #40]	@ (8001498 <I2C_write_bit+0x40>)
 800146e:	2201      	movs	r2, #1
 8001470:	2120      	movs	r1, #32
 8001472:	4620      	mov	r0, r4
 8001474:	f000 fb09 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 8001478:	2005      	movs	r0, #5
 800147a:	f7ff ff81 	bl	8001380 <DWT_Delay_us>
    I2C_CLEAR_SCL
 800147e:	2200      	movs	r2, #0
 8001480:	2120      	movs	r1, #32
 8001482:	4620      	mov	r0, r4
 8001484:	f000 fb01 	bl	8001a8a <HAL_GPIO_WritePin>
}
 8001488:	bd10      	pop	{r4, pc}
        I2C_CLEAR_SDA
 800148a:	2200      	movs	r2, #0
 800148c:	2110      	movs	r1, #16
 800148e:	4802      	ldr	r0, [pc, #8]	@ (8001498 <I2C_write_bit+0x40>)
 8001490:	f000 fafb 	bl	8001a8a <HAL_GPIO_WritePin>
 8001494:	e7e7      	b.n	8001466 <I2C_write_bit+0xe>
 8001496:	bf00      	nop
 8001498:	40010c00 	.word	0x40010c00

0800149c <I2C_read_SDA>:

uint8_t I2C_read_SDA(void)
{
 800149c:	b508      	push	{r3, lr}
    if (HAL_GPIO_ReadPin(SW_I2C_SDA_GPIO_Port, SW_I2C_SDA_Pin) == GPIO_PIN_SET)
 800149e:	2110      	movs	r1, #16
 80014a0:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <I2C_read_SDA+0x14>)
 80014a2:	f000 faeb 	bl	8001a7c <HAL_GPIO_ReadPin>
 80014a6:	2801      	cmp	r0, #1
 80014a8:	d000      	beq.n	80014ac <I2C_read_SDA+0x10>
        return 1;
    else
        return 0;
 80014aa:	2000      	movs	r0, #0
    return 0;
}
 80014ac:	bd08      	pop	{r3, pc}
 80014ae:	bf00      	nop
 80014b0:	40010c00 	.word	0x40010c00

080014b4 <I2C_read_bit>:

// Reading a bit in I2C:
uint8_t I2C_read_bit(void)
{
 80014b4:	b538      	push	{r3, r4, r5, lr}
    uint8_t b;

    I2C_SET_SDA
 80014b6:	4d0d      	ldr	r5, [pc, #52]	@ (80014ec <I2C_read_bit+0x38>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	2110      	movs	r1, #16
 80014bc:	4628      	mov	r0, r5
 80014be:	f000 fae4 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 80014c2:	2005      	movs	r0, #5
 80014c4:	f7ff ff5c 	bl	8001380 <DWT_Delay_us>
    I2C_SET_SCL
 80014c8:	2201      	movs	r2, #1
 80014ca:	2120      	movs	r1, #32
 80014cc:	4628      	mov	r0, r5
 80014ce:	f000 fadc 	bl	8001a8a <HAL_GPIO_WritePin>
    I2C_DELAY
 80014d2:	2005      	movs	r0, #5
 80014d4:	f7ff ff54 	bl	8001380 <DWT_Delay_us>

    b = I2C_read_SDA();
 80014d8:	f7ff ffe0 	bl	800149c <I2C_read_SDA>
 80014dc:	4604      	mov	r4, r0

    I2C_CLEAR_SCL
 80014de:	2200      	movs	r2, #0
 80014e0:	2120      	movs	r1, #32
 80014e2:	4628      	mov	r0, r5
 80014e4:	f000 fad1 	bl	8001a8a <HAL_GPIO_WritePin>

    return b;
}
 80014e8:	4620      	mov	r0, r4
 80014ea:	bd38      	pop	{r3, r4, r5, pc}
 80014ec:	40010c00 	.word	0x40010c00

080014f0 <I2C_write_byte>:

_Bool I2C_write_byte(uint8_t B,
                     _Bool start,
                     _Bool stop)
{
 80014f0:	b570      	push	{r4, r5, r6, lr}
 80014f2:	4604      	mov	r4, r0
 80014f4:	4616      	mov	r6, r2
    uint8_t ack = 0;

    if (start)
 80014f6:	b909      	cbnz	r1, 80014fc <I2C_write_byte+0xc>
{
 80014f8:	2500      	movs	r5, #0
 80014fa:	e00a      	b.n	8001512 <I2C_write_byte+0x22>
        I2C_start_cond();
 80014fc:	f7ff ff6c 	bl	80013d8 <I2C_start_cond>
 8001500:	e7fa      	b.n	80014f8 <I2C_write_byte+0x8>

    uint8_t i;
    for (i = 0; i < 8; i++)
    {
        I2C_write_bit(B & 0x80); // write the most-significant bit
 8001502:	f004 0080 	and.w	r0, r4, #128	@ 0x80
 8001506:	f7ff ffa7 	bl	8001458 <I2C_write_bit>
        B <<= 1;
 800150a:	0064      	lsls	r4, r4, #1
 800150c:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 8; i++)
 800150e:	3501      	adds	r5, #1
 8001510:	b2ed      	uxtb	r5, r5
 8001512:	2d07      	cmp	r5, #7
 8001514:	d9f5      	bls.n	8001502 <I2C_write_byte+0x12>
    }

    ack = I2C_read_bit();
 8001516:	f7ff ffcd 	bl	80014b4 <I2C_read_bit>
 800151a:	4604      	mov	r4, r0

    if (stop)
 800151c:	b91e      	cbnz	r6, 8001526 <I2C_write_byte+0x36>
        I2C_stop_cond();

    return !ack; //0-ack, 1-nack
}
 800151e:	fab4 f084 	clz	r0, r4
 8001522:	0940      	lsrs	r0, r0, #5
 8001524:	bd70      	pop	{r4, r5, r6, pc}
        I2C_stop_cond();
 8001526:	f7ff ff79 	bl	800141c <I2C_stop_cond>
 800152a:	e7f8      	b.n	800151e <I2C_write_byte+0x2e>

0800152c <I2C_read_byte>:

// Reading a byte with I2C:
uint8_t I2C_read_byte(_Bool ack, _Bool stop)
{
 800152c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800152e:	4607      	mov	r7, r0
 8001530:	460e      	mov	r6, r1
    uint8_t B = 0;

    uint8_t i;
    for (i = 0; i < 8; i++)
 8001532:	2500      	movs	r5, #0
    uint8_t B = 0;
 8001534:	462c      	mov	r4, r5
    for (i = 0; i < 8; i++)
 8001536:	e007      	b.n	8001548 <I2C_read_byte+0x1c>
    {
        B <<= 1;
 8001538:	0064      	lsls	r4, r4, #1
 800153a:	b2e4      	uxtb	r4, r4
        B |= I2C_read_bit();
 800153c:	f7ff ffba 	bl	80014b4 <I2C_read_bit>
 8001540:	4304      	orrs	r4, r0
 8001542:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 8; i++)
 8001544:	3501      	adds	r5, #1
 8001546:	b2ed      	uxtb	r5, r5
 8001548:	2d07      	cmp	r5, #7
 800154a:	d9f5      	bls.n	8001538 <I2C_read_byte+0xc>
    }

    if (ack)
 800154c:	b12f      	cbz	r7, 800155a <I2C_read_byte+0x2e>
        I2C_write_bit(0);
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff ff82 	bl	8001458 <I2C_write_bit>
    else
        I2C_write_bit(1);

    if (stop)
 8001554:	b92e      	cbnz	r6, 8001562 <I2C_read_byte+0x36>
        I2C_stop_cond();

    return B;
}
 8001556:	4620      	mov	r0, r4
 8001558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_write_bit(1);
 800155a:	2001      	movs	r0, #1
 800155c:	f7ff ff7c 	bl	8001458 <I2C_write_bit>
 8001560:	e7f8      	b.n	8001554 <I2C_read_byte+0x28>
        I2C_stop_cond();
 8001562:	f7ff ff5b 	bl	800141c <I2C_stop_cond>
 8001566:	e7f6      	b.n	8001556 <I2C_read_byte+0x2a>

08001568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001568:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156a:	4a07      	ldr	r2, [pc, #28]	@ (8001588 <HAL_Init+0x20>)
 800156c:	6813      	ldr	r3, [r2, #0]
 800156e:	f043 0310 	orr.w	r3, r3, #16
 8001572:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001574:	2003      	movs	r0, #3
 8001576:	f000 f863 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157a:	200f      	movs	r0, #15
 800157c:	f001 fdd0 	bl	8003120 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001580:	f001 f832 	bl	80025e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001584:	2000      	movs	r0, #0
 8001586:	bd08      	pop	{r3, pc}
 8001588:	40022000 	.word	0x40022000

0800158c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800158c:	4a03      	ldr	r2, [pc, #12]	@ (800159c <HAL_IncTick+0x10>)
 800158e:	6811      	ldr	r1, [r2, #0]
 8001590:	4b03      	ldr	r3, [pc, #12]	@ (80015a0 <HAL_IncTick+0x14>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	440b      	add	r3, r1
 8001596:	6013      	str	r3, [r2, #0]
}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	2000015c 	.word	0x2000015c
 80015a0:	20000000 	.word	0x20000000

080015a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015a4:	4b01      	ldr	r3, [pc, #4]	@ (80015ac <HAL_GetTick+0x8>)
 80015a6:	6818      	ldr	r0, [r3, #0]
}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	2000015c 	.word	0x2000015c

080015b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b0:	b538      	push	{r3, r4, r5, lr}
 80015b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015b4:	f7ff fff6 	bl	80015a4 <HAL_GetTick>
 80015b8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ba:	f1b4 3fff 	cmp.w	r4, #4294967295
 80015be:	d002      	beq.n	80015c6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c0:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <HAL_Delay+0x24>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015c6:	f7ff ffed 	bl	80015a4 <HAL_GetTick>
 80015ca:	1b40      	subs	r0, r0, r5
 80015cc:	42a0      	cmp	r0, r4
 80015ce:	d3fa      	bcc.n	80015c6 <HAL_Delay+0x16>
  {
  }
}
 80015d0:	bd38      	pop	{r3, r4, r5, pc}
 80015d2:	bf00      	nop
 80015d4:	20000000 	.word	0x20000000

080015d8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80015d8:	2800      	cmp	r0, #0
 80015da:	db08      	blt.n	80015ee <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	0109      	lsls	r1, r1, #4
 80015de:	b2c9      	uxtb	r1, r1
 80015e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80015e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80015e8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80015ec:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ee:	f000 000f 	and.w	r0, r0, #15
 80015f2:	0109      	lsls	r1, r1, #4
 80015f4:	b2c9      	uxtb	r1, r1
 80015f6:	4b01      	ldr	r3, [pc, #4]	@ (80015fc <__NVIC_SetPriority+0x24>)
 80015f8:	5419      	strb	r1, [r3, r0]
  }
}
 80015fa:	4770      	bx	lr
 80015fc:	e000ed14 	.word	0xe000ed14

08001600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001600:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001602:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001606:	f1c0 0c07 	rsb	ip, r0, #7
 800160a:	f1bc 0f04 	cmp.w	ip, #4
 800160e:	bf28      	it	cs
 8001610:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001614:	1d03      	adds	r3, r0, #4
 8001616:	2b06      	cmp	r3, #6
 8001618:	d90f      	bls.n	800163a <NVIC_EncodePriority+0x3a>
 800161a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 3eff 	mov.w	lr, #4294967295
 8001620:	fa0e f00c 	lsl.w	r0, lr, ip
 8001624:	ea21 0100 	bic.w	r1, r1, r0
 8001628:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800162a:	fa0e fe03 	lsl.w	lr, lr, r3
 800162e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001632:	ea41 0002 	orr.w	r0, r1, r2
 8001636:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163a:	2300      	movs	r3, #0
 800163c:	e7ee      	b.n	800161c <NVIC_EncodePriority+0x1c>
	...

08001640 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4a07      	ldr	r2, [pc, #28]	@ (8001660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001644:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001648:	041b      	lsls	r3, r3, #16
 800164a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800164c:	0200      	lsls	r0, r0, #8
 800164e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001652:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001654:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800165c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001664:	b510      	push	{r4, lr}
 8001666:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001668:	4b05      	ldr	r3, [pc, #20]	@ (8001680 <HAL_NVIC_SetPriority+0x1c>)
 800166a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001670:	f7ff ffc6 	bl	8001600 <NVIC_EncodePriority>
 8001674:	4601      	mov	r1, r0
 8001676:	4620      	mov	r0, r4
 8001678:	f7ff ffae 	bl	80015d8 <__NVIC_SetPriority>
}
 800167c:	bd10      	pop	{r4, pc}
 800167e:	bf00      	nop
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001684:	2800      	cmp	r0, #0
 8001686:	db07      	blt.n	8001698 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001688:	f000 021f 	and.w	r2, r0, #31
 800168c:	0940      	lsrs	r0, r0, #5
 800168e:	2301      	movs	r3, #1
 8001690:	4093      	lsls	r3, r2
 8001692:	4a02      	ldr	r2, [pc, #8]	@ (800169c <HAL_NVIC_EnableIRQ+0x18>)
 8001694:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100

080016a0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016a0:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016a2:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 80016a6:	2a02      	cmp	r2, #2
 80016a8:	d006      	beq.n	80016b8 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016aa:	2204      	movs	r2, #4
 80016ac:	6382      	str	r2, [r0, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ae:	2200      	movs	r2, #0
 80016b0:	f880 2020 	strb.w	r2, [r0, #32]
    
    return HAL_ERROR;
 80016b4:	2001      	movs	r0, #1
 80016b6:	4770      	bx	lr
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016b8:	6801      	ldr	r1, [r0, #0]
 80016ba:	680a      	ldr	r2, [r1, #0]
 80016bc:	f022 020e 	bic.w	r2, r2, #14
 80016c0:	600a      	str	r2, [r1, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016c2:	6801      	ldr	r1, [r0, #0]
 80016c4:	680a      	ldr	r2, [r1, #0]
 80016c6:	f022 0201 	bic.w	r2, r2, #1
 80016ca:	600a      	str	r2, [r1, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016cc:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80016ce:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80016d0:	2101      	movs	r1, #1
 80016d2:	fa01 f202 	lsl.w	r2, r1, r2
 80016d6:	6042      	str	r2, [r0, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016d8:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80016dc:	2000      	movs	r0, #0
 80016de:	f883 0020 	strb.w	r0, [r3, #32]
  
  return status; 
}
 80016e2:	4770      	bx	lr

080016e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016e4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016e6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d003      	beq.n	80016f6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016ee:	2304      	movs	r3, #4
 80016f0:	6383      	str	r3, [r0, #56]	@ 0x38
        
    status = HAL_ERROR;
 80016f2:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80016f4:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016f6:	6802      	ldr	r2, [r0, #0]
 80016f8:	6813      	ldr	r3, [r2, #0]
 80016fa:	f023 030e 	bic.w	r3, r3, #14
 80016fe:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001700:	6802      	ldr	r2, [r0, #0]
 8001702:	6813      	ldr	r3, [r2, #0]
 8001704:	f023 0301 	bic.w	r3, r3, #1
 8001708:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800170a:	6803      	ldr	r3, [r0, #0]
 800170c:	4a4b      	ldr	r2, [pc, #300]	@ (800183c <HAL_DMA_Abort_IT+0x158>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d94e      	bls.n	80017b0 <HAL_DMA_Abort_IT+0xcc>
 8001712:	3a78      	subs	r2, #120	@ 0x78
 8001714:	4293      	cmp	r3, r2
 8001716:	d024      	beq.n	8001762 <HAL_DMA_Abort_IT+0x7e>
 8001718:	3214      	adds	r2, #20
 800171a:	4293      	cmp	r3, r2
 800171c:	d030      	beq.n	8001780 <HAL_DMA_Abort_IT+0x9c>
 800171e:	3214      	adds	r2, #20
 8001720:	4293      	cmp	r3, r2
 8001722:	d02f      	beq.n	8001784 <HAL_DMA_Abort_IT+0xa0>
 8001724:	3214      	adds	r2, #20
 8001726:	4293      	cmp	r3, r2
 8001728:	d02f      	beq.n	800178a <HAL_DMA_Abort_IT+0xa6>
 800172a:	3214      	adds	r2, #20
 800172c:	4293      	cmp	r3, r2
 800172e:	d02f      	beq.n	8001790 <HAL_DMA_Abort_IT+0xac>
 8001730:	3214      	adds	r2, #20
 8001732:	4293      	cmp	r3, r2
 8001734:	d02f      	beq.n	8001796 <HAL_DMA_Abort_IT+0xb2>
 8001736:	3214      	adds	r2, #20
 8001738:	4293      	cmp	r3, r2
 800173a:	d02f      	beq.n	800179c <HAL_DMA_Abort_IT+0xb8>
 800173c:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8001740:	4293      	cmp	r3, r2
 8001742:	d02e      	beq.n	80017a2 <HAL_DMA_Abort_IT+0xbe>
 8001744:	3214      	adds	r2, #20
 8001746:	4293      	cmp	r3, r2
 8001748:	d02d      	beq.n	80017a6 <HAL_DMA_Abort_IT+0xc2>
 800174a:	3214      	adds	r2, #20
 800174c:	4293      	cmp	r3, r2
 800174e:	d02c      	beq.n	80017aa <HAL_DMA_Abort_IT+0xc6>
 8001750:	3214      	adds	r2, #20
 8001752:	4293      	cmp	r3, r2
 8001754:	d002      	beq.n	800175c <HAL_DMA_Abort_IT+0x78>
 8001756:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800175a:	e003      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 800175c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001760:	e000      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 8001762:	2201      	movs	r2, #1
 8001764:	4b36      	ldr	r3, [pc, #216]	@ (8001840 <HAL_DMA_Abort_IT+0x15c>)
 8001766:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001768:	2301      	movs	r3, #1
 800176a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 800176e:	2300      	movs	r3, #0
 8001770:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001774:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001776:	2b00      	cmp	r3, #0
 8001778:	d05e      	beq.n	8001838 <HAL_DMA_Abort_IT+0x154>
      hdma->XferAbortCallback(hdma);
 800177a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800177c:	2000      	movs	r0, #0
 800177e:	e7b9      	b.n	80016f4 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001780:	2210      	movs	r2, #16
 8001782:	e7ef      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 8001784:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001788:	e7ec      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 800178a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800178e:	e7e9      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 8001790:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001794:	e7e6      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 8001796:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800179a:	e7e3      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 800179c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80017a0:	e7e0      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 80017a2:	2201      	movs	r2, #1
 80017a4:	e7de      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 80017a6:	2210      	movs	r2, #16
 80017a8:	e7dc      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 80017aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017ae:	e7d9      	b.n	8001764 <HAL_DMA_Abort_IT+0x80>
 80017b0:	4a24      	ldr	r2, [pc, #144]	@ (8001844 <HAL_DMA_Abort_IT+0x160>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d024      	beq.n	8001800 <HAL_DMA_Abort_IT+0x11c>
 80017b6:	3214      	adds	r2, #20
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d025      	beq.n	8001808 <HAL_DMA_Abort_IT+0x124>
 80017bc:	3214      	adds	r2, #20
 80017be:	4293      	cmp	r3, r2
 80017c0:	d024      	beq.n	800180c <HAL_DMA_Abort_IT+0x128>
 80017c2:	3214      	adds	r2, #20
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d024      	beq.n	8001812 <HAL_DMA_Abort_IT+0x12e>
 80017c8:	3214      	adds	r2, #20
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d024      	beq.n	8001818 <HAL_DMA_Abort_IT+0x134>
 80017ce:	3214      	adds	r2, #20
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d024      	beq.n	800181e <HAL_DMA_Abort_IT+0x13a>
 80017d4:	3214      	adds	r2, #20
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d024      	beq.n	8001824 <HAL_DMA_Abort_IT+0x140>
 80017da:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80017de:	4293      	cmp	r3, r2
 80017e0:	d023      	beq.n	800182a <HAL_DMA_Abort_IT+0x146>
 80017e2:	3214      	adds	r2, #20
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d022      	beq.n	800182e <HAL_DMA_Abort_IT+0x14a>
 80017e8:	3214      	adds	r2, #20
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d021      	beq.n	8001832 <HAL_DMA_Abort_IT+0x14e>
 80017ee:	3214      	adds	r2, #20
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d002      	beq.n	80017fa <HAL_DMA_Abort_IT+0x116>
 80017f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017f8:	e003      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 80017fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017fe:	e000      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 8001800:	2201      	movs	r2, #1
 8001802:	4b11      	ldr	r3, [pc, #68]	@ (8001848 <HAL_DMA_Abort_IT+0x164>)
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	e7af      	b.n	8001768 <HAL_DMA_Abort_IT+0x84>
 8001808:	2210      	movs	r2, #16
 800180a:	e7fa      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 800180c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001810:	e7f7      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 8001812:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001816:	e7f4      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 8001818:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800181c:	e7f1      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 800181e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001822:	e7ee      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 8001824:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001828:	e7eb      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 800182a:	2201      	movs	r2, #1
 800182c:	e7e9      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 800182e:	2210      	movs	r2, #16
 8001830:	e7e7      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
 8001832:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001836:	e7e4      	b.n	8001802 <HAL_DMA_Abort_IT+0x11e>
  HAL_StatusTypeDef status = HAL_OK;
 8001838:	2000      	movs	r0, #0
 800183a:	e75b      	b.n	80016f4 <HAL_DMA_Abort_IT+0x10>
 800183c:	40020080 	.word	0x40020080
 8001840:	40020400 	.word	0x40020400
 8001844:	40020008 	.word	0x40020008
 8001848:	40020000 	.word	0x40020000

0800184c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800184c:	b570      	push	{r4, r5, r6, lr}
 800184e:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001850:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001852:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001854:	e0a8      	b.n	80019a8 <HAL_GPIO_Init+0x15c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001856:	4d83      	ldr	r5, [pc, #524]	@ (8001a64 <HAL_GPIO_Init+0x218>)
 8001858:	42ab      	cmp	r3, r5
 800185a:	d014      	beq.n	8001886 <HAL_GPIO_Init+0x3a>
 800185c:	d80c      	bhi.n	8001878 <HAL_GPIO_Init+0x2c>
 800185e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8001862:	42ab      	cmp	r3, r5
 8001864:	d00f      	beq.n	8001886 <HAL_GPIO_Init+0x3a>
 8001866:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 800186a:	42ab      	cmp	r3, r5
 800186c:	d00b      	beq.n	8001886 <HAL_GPIO_Init+0x3a>
 800186e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8001872:	42ab      	cmp	r3, r5
 8001874:	d11f      	bne.n	80018b6 <HAL_GPIO_Init+0x6a>
 8001876:	e006      	b.n	8001886 <HAL_GPIO_Init+0x3a>
 8001878:	4d7b      	ldr	r5, [pc, #492]	@ (8001a68 <HAL_GPIO_Init+0x21c>)
 800187a:	42ab      	cmp	r3, r5
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x3a>
 800187e:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 8001882:	42ab      	cmp	r3, r5
 8001884:	d117      	bne.n	80018b6 <HAL_GPIO_Init+0x6a>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001886:	688b      	ldr	r3, [r1, #8]
 8001888:	b1a3      	cbz	r3, 80018b4 <HAL_GPIO_Init+0x68>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800188a:	2b01      	cmp	r3, #1
 800188c:	d00d      	beq.n	80018aa <HAL_GPIO_Init+0x5e>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 800188e:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001890:	2408      	movs	r4, #8
 8001892:	e010      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001894:	68cc      	ldr	r4, [r1, #12]
          break;
 8001896:	e00e      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001898:	68cc      	ldr	r4, [r1, #12]
 800189a:	3404      	adds	r4, #4
          break;
 800189c:	e00b      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800189e:	68cc      	ldr	r4, [r1, #12]
 80018a0:	3408      	adds	r4, #8
          break;
 80018a2:	e008      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018a4:	68cc      	ldr	r4, [r1, #12]
 80018a6:	340c      	adds	r4, #12
          break;
 80018a8:	e005      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
            GPIOx->BSRR = ioposition;
 80018aa:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ac:	2408      	movs	r4, #8
 80018ae:	e002      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
          }
          break;

        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018b0:	2400      	movs	r4, #0
 80018b2:	e000      	b.n	80018b6 <HAL_GPIO_Init+0x6a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018b4:	2404      	movs	r4, #4
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b6:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80018ba:	d841      	bhi.n	8001940 <HAL_GPIO_Init+0xf4>
 80018bc:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018be:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018c2:	6833      	ldr	r3, [r6, #0]
 80018c4:	250f      	movs	r5, #15
 80018c6:	4095      	lsls	r5, r2
 80018c8:	ea23 0305 	bic.w	r3, r3, r5
 80018cc:	fa04 f202 	lsl.w	r2, r4, r2
 80018d0:	4313      	orrs	r3, r2
 80018d2:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d4:	684b      	ldr	r3, [r1, #4]
 80018d6:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80018da:	d063      	beq.n	80019a4 <HAL_GPIO_Init+0x158>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018dc:	4b63      	ldr	r3, [pc, #396]	@ (8001a6c <HAL_GPIO_Init+0x220>)
 80018de:	699a      	ldr	r2, [r3, #24]
 80018e0:	f042 0201 	orr.w	r2, r2, #1
 80018e4:	619a      	str	r2, [r3, #24]
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80018f0:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80018f4:	1c95      	adds	r5, r2, #2
 80018f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001a70 <HAL_GPIO_Init+0x224>)
 80018f8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018fc:	f00c 0503 	and.w	r5, ip, #3
 8001900:	00ad      	lsls	r5, r5, #2
 8001902:	230f      	movs	r3, #15
 8001904:	40ab      	lsls	r3, r5
 8001906:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800190a:	4b5a      	ldr	r3, [pc, #360]	@ (8001a74 <HAL_GPIO_Init+0x228>)
 800190c:	4298      	cmp	r0, r3
 800190e:	d01e      	beq.n	800194e <HAL_GPIO_Init+0x102>
 8001910:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001914:	4298      	cmp	r0, r3
 8001916:	f000 8083 	beq.w	8001a20 <HAL_GPIO_Init+0x1d4>
 800191a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800191e:	4298      	cmp	r0, r3
 8001920:	f000 8080 	beq.w	8001a24 <HAL_GPIO_Init+0x1d8>
 8001924:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001928:	4298      	cmp	r0, r3
 800192a:	d07d      	beq.n	8001a28 <HAL_GPIO_Init+0x1dc>
 800192c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001930:	4298      	cmp	r0, r3
 8001932:	d07b      	beq.n	8001a2c <HAL_GPIO_Init+0x1e0>
 8001934:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001938:	4298      	cmp	r0, r3
 800193a:	d006      	beq.n	800194a <HAL_GPIO_Init+0xfe>
 800193c:	2306      	movs	r3, #6
 800193e:	e007      	b.n	8001950 <HAL_GPIO_Init+0x104>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001940:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001942:	f1ac 0208 	sub.w	r2, ip, #8
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	e7bb      	b.n	80018c2 <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800194a:	2305      	movs	r3, #5
 800194c:	e000      	b.n	8001950 <HAL_GPIO_Init+0x104>
 800194e:	2300      	movs	r3, #0
 8001950:	40ab      	lsls	r3, r5
 8001952:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8001954:	3202      	adds	r2, #2
 8001956:	4d46      	ldr	r5, [pc, #280]	@ (8001a70 <HAL_GPIO_Init+0x224>)
 8001958:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800195c:	684b      	ldr	r3, [r1, #4]
 800195e:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001962:	d065      	beq.n	8001a30 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001964:	4a44      	ldr	r2, [pc, #272]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001966:	6893      	ldr	r3, [r2, #8]
 8001968:	ea43 030e 	orr.w	r3, r3, lr
 800196c:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800196e:	684b      	ldr	r3, [r1, #4]
 8001970:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8001974:	d062      	beq.n	8001a3c <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001976:	4a40      	ldr	r2, [pc, #256]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001978:	68d3      	ldr	r3, [r2, #12]
 800197a:	ea43 030e 	orr.w	r3, r3, lr
 800197e:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001980:	684b      	ldr	r3, [r1, #4]
 8001982:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001986:	d05f      	beq.n	8001a48 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001988:	4a3b      	ldr	r2, [pc, #236]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 800198a:	6853      	ldr	r3, [r2, #4]
 800198c:	ea43 030e 	orr.w	r3, r3, lr
 8001990:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001992:	684b      	ldr	r3, [r1, #4]
 8001994:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001998:	d05c      	beq.n	8001a54 <HAL_GPIO_Init+0x208>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800199a:	4a37      	ldr	r2, [pc, #220]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 800199c:	6813      	ldr	r3, [r2, #0]
 800199e:	ea43 030e 	orr.w	r3, r3, lr
 80019a2:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80019a4:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a8:	680b      	ldr	r3, [r1, #0]
 80019aa:	fa33 f20c 	lsrs.w	r2, r3, ip
 80019ae:	d057      	beq.n	8001a60 <HAL_GPIO_Init+0x214>
    ioposition = (0x01uL << position);
 80019b0:	2201      	movs	r2, #1
 80019b2:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019b6:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 80019ba:	ea32 0303 	bics.w	r3, r2, r3
 80019be:	d1f1      	bne.n	80019a4 <HAL_GPIO_Init+0x158>
      switch (GPIO_Init->Mode)
 80019c0:	684b      	ldr	r3, [r1, #4]
 80019c2:	2b12      	cmp	r3, #18
 80019c4:	f63f af47 	bhi.w	8001856 <HAL_GPIO_Init+0xa>
 80019c8:	2b12      	cmp	r3, #18
 80019ca:	f63f af74 	bhi.w	80018b6 <HAL_GPIO_Init+0x6a>
 80019ce:	a501      	add	r5, pc, #4	@ (adr r5, 80019d4 <HAL_GPIO_Init+0x188>)
 80019d0:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 80019d4:	08001887 	.word	0x08001887
 80019d8:	08001895 	.word	0x08001895
 80019dc:	0800189f 	.word	0x0800189f
 80019e0:	080018b1 	.word	0x080018b1
 80019e4:	080018b7 	.word	0x080018b7
 80019e8:	080018b7 	.word	0x080018b7
 80019ec:	080018b7 	.word	0x080018b7
 80019f0:	080018b7 	.word	0x080018b7
 80019f4:	080018b7 	.word	0x080018b7
 80019f8:	080018b7 	.word	0x080018b7
 80019fc:	080018b7 	.word	0x080018b7
 8001a00:	080018b7 	.word	0x080018b7
 8001a04:	080018b7 	.word	0x080018b7
 8001a08:	080018b7 	.word	0x080018b7
 8001a0c:	080018b7 	.word	0x080018b7
 8001a10:	080018b7 	.word	0x080018b7
 8001a14:	080018b7 	.word	0x080018b7
 8001a18:	08001899 	.word	0x08001899
 8001a1c:	080018a5 	.word	0x080018a5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a20:	2301      	movs	r3, #1
 8001a22:	e795      	b.n	8001950 <HAL_GPIO_Init+0x104>
 8001a24:	2302      	movs	r3, #2
 8001a26:	e793      	b.n	8001950 <HAL_GPIO_Init+0x104>
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e791      	b.n	8001950 <HAL_GPIO_Init+0x104>
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	e78f      	b.n	8001950 <HAL_GPIO_Init+0x104>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a30:	4a11      	ldr	r2, [pc, #68]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001a32:	6893      	ldr	r3, [r2, #8]
 8001a34:	ea23 030e 	bic.w	r3, r3, lr
 8001a38:	6093      	str	r3, [r2, #8]
 8001a3a:	e798      	b.n	800196e <HAL_GPIO_Init+0x122>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a3c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001a3e:	68d3      	ldr	r3, [r2, #12]
 8001a40:	ea23 030e 	bic.w	r3, r3, lr
 8001a44:	60d3      	str	r3, [r2, #12]
 8001a46:	e79b      	b.n	8001980 <HAL_GPIO_Init+0x134>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a48:	4a0b      	ldr	r2, [pc, #44]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001a4a:	6853      	ldr	r3, [r2, #4]
 8001a4c:	ea23 030e 	bic.w	r3, r3, lr
 8001a50:	6053      	str	r3, [r2, #4]
 8001a52:	e79e      	b.n	8001992 <HAL_GPIO_Init+0x146>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a54:	4a08      	ldr	r2, [pc, #32]	@ (8001a78 <HAL_GPIO_Init+0x22c>)
 8001a56:	6813      	ldr	r3, [r2, #0]
 8001a58:	ea23 030e 	bic.w	r3, r3, lr
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e7a1      	b.n	80019a4 <HAL_GPIO_Init+0x158>
  }
}
 8001a60:	b002      	add	sp, #8
 8001a62:	bd70      	pop	{r4, r5, r6, pc}
 8001a64:	10220000 	.word	0x10220000
 8001a68:	10310000 	.word	0x10310000
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	40010000 	.word	0x40010000
 8001a74:	40010800 	.word	0x40010800
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a7c:	6883      	ldr	r3, [r0, #8]
 8001a7e:	4219      	tst	r1, r3
 8001a80:	d001      	beq.n	8001a86 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001a82:	2001      	movs	r0, #1
 8001a84:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a86:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001a88:	4770      	bx	lr

08001a8a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a8a:	b10a      	cbz	r2, 8001a90 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a8c:	6101      	str	r1, [r0, #16]
 8001a8e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a90:	0409      	lsls	r1, r1, #16
 8001a92:	6101      	str	r1, [r0, #16]
  }
}
 8001a94:	4770      	bx	lr

08001a96 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a96:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a98:	ea01 0203 	and.w	r2, r1, r3
 8001a9c:	ea21 0103 	bic.w	r1, r1, r3
 8001aa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001aa4:	6101      	str	r1, [r0, #16]
}
 8001aa6:	4770      	bx	lr

08001aa8 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aa8:	6803      	ldr	r3, [r0, #0]
 8001aaa:	695a      	ldr	r2, [r3, #20]
 8001aac:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001ab0:	d101      	bne.n	8001ab6 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 8001ab2:	2000      	movs	r0, #0
}
 8001ab4:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ab6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001aba:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ac0:	2220      	movs	r2, #32
 8001ac2:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ac6:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001aca:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001acc:	f042 0204 	orr.w	r2, r2, #4
 8001ad0:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 8001ad2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	4770      	bx	lr

08001ada <I2C_WaitOnFlagUntilTimeout>:
{
 8001ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ade:	4606      	mov	r6, r0
 8001ae0:	460c      	mov	r4, r1
 8001ae2:	4617      	mov	r7, r2
 8001ae4:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ae6:	e03b      	b.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ae8:	f7ff fd5c 	bl	80015a4 <HAL_GetTick>
 8001aec:	9b06      	ldr	r3, [sp, #24]
 8001aee:	1ac0      	subs	r0, r0, r3
 8001af0:	4540      	cmp	r0, r8
 8001af2:	d802      	bhi.n	8001afa <I2C_WaitOnFlagUntilTimeout+0x20>
 8001af4:	f1b8 0f00 	cmp.w	r8, #0
 8001af8:	d132      	bne.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001afa:	2d01      	cmp	r5, #1
 8001afc:	d018      	beq.n	8001b30 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001afe:	6833      	ldr	r3, [r6, #0]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	ea24 0303 	bic.w	r3, r4, r3
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	fab3 f383 	clz	r3, r3
 8001b0c:	095b      	lsrs	r3, r3, #5
 8001b0e:	429f      	cmp	r7, r3
 8001b10:	d126      	bne.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001b16:	2220      	movs	r2, #32
 8001b18:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001b1c:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001b20:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8001b22:	f042 0220 	orr.w	r2, r2, #32
 8001b26:	6432      	str	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001b28:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          return HAL_ERROR;
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	e027      	b.n	8001b80 <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001b30:	6833      	ldr	r3, [r6, #0]
 8001b32:	695b      	ldr	r3, [r3, #20]
 8001b34:	ea24 0303 	bic.w	r3, r4, r3
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	fab3 f383 	clz	r3, r3
 8001b3e:	095b      	lsrs	r3, r3, #5
 8001b40:	e7e5      	b.n	8001b0e <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b42:	6833      	ldr	r3, [r6, #0]
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	ea24 0c03 	bic.w	ip, r4, r3
 8001b4a:	fa1f fc8c 	uxth.w	ip, ip
 8001b4e:	fabc fc8c 	clz	ip, ip
 8001b52:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001b56:	4567      	cmp	r7, ip
 8001b58:	d111      	bne.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 8001b5a:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001b5e:	d1c3      	bne.n	8001ae8 <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b60:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8001b64:	2d01      	cmp	r5, #1
 8001b66:	d0ec      	beq.n	8001b42 <I2C_WaitOnFlagUntilTimeout+0x68>
 8001b68:	6833      	ldr	r3, [r6, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	ea24 0c03 	bic.w	ip, r4, r3
 8001b70:	fa1f fc8c 	uxth.w	ip, ip
 8001b74:	fabc fc8c 	clz	ip, ip
 8001b78:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001b7c:	e7eb      	b.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8001b7e:	2000      	movs	r0, #0
}
 8001b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b88:	4605      	mov	r5, r0
 8001b8a:	460e      	mov	r6, r1
 8001b8c:	4690      	mov	r8, r2
 8001b8e:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b90:	e053      	b.n	8001c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b98:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b9a:	682b      	ldr	r3, [r5, #0]
 8001b9c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001ba0:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ba6:	2220      	movs	r2, #32
 8001ba8:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bac:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001bb0:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001bb2:	f042 0204 	orr.w	r2, r2, #4
 8001bb6:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8001bb8:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	e04a      	b.n	8001c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bc0:	f7ff fcf0 	bl	80015a4 <HAL_GetTick>
 8001bc4:	eba0 0009 	sub.w	r0, r0, r9
 8001bc8:	4540      	cmp	r0, r8
 8001bca:	d802      	bhi.n	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 8001bcc:	f1b8 0f00 	cmp.w	r8, #0
 8001bd0:	d133      	bne.n	8001c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001bd2:	2f01      	cmp	r7, #1
 8001bd4:	d017      	beq.n	8001c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 8001bd6:	682b      	ldr	r3, [r5, #0]
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	ea26 0303 	bic.w	r3, r6, r3
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	3b00      	subs	r3, #0
 8001be2:	bf18      	it	ne
 8001be4:	2301      	movne	r3, #1
 8001be6:	b343      	cbz	r3, 8001c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001bec:	2220      	movs	r2, #32
 8001bee:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bf2:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bf6:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001bf8:	f042 0220 	orr.w	r2, r2, #32
 8001bfc:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001bfe:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 8001c02:	2001      	movs	r0, #1
 8001c04:	e027      	b.n	8001c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001c06:	682b      	ldr	r3, [r5, #0]
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	ea26 0303 	bic.w	r3, r6, r3
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3b00      	subs	r3, #0
 8001c12:	bf18      	it	ne
 8001c14:	2301      	movne	r3, #1
 8001c16:	e7e6      	b.n	8001be6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c18:	682b      	ldr	r3, [r5, #0]
 8001c1a:	699c      	ldr	r4, [r3, #24]
 8001c1c:	ea26 0404 	bic.w	r4, r6, r4
 8001c20:	b2a4      	uxth	r4, r4
 8001c22:	3c00      	subs	r4, #0
 8001c24:	bf18      	it	ne
 8001c26:	2401      	movne	r4, #1
 8001c28:	b1a4      	cbz	r4, 8001c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c2a:	682b      	ldr	r3, [r5, #0]
 8001c2c:	695a      	ldr	r2, [r3, #20]
 8001c2e:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001c32:	d1ae      	bne.n	8001b92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001c34:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001c38:	d1c2      	bne.n	8001bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c3a:	f3c6 4707 	ubfx	r7, r6, #16, #8
 8001c3e:	2f01      	cmp	r7, #1
 8001c40:	d1ea      	bne.n	8001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 8001c42:	682b      	ldr	r3, [r5, #0]
 8001c44:	695c      	ldr	r4, [r3, #20]
 8001c46:	ea26 0404 	bic.w	r4, r6, r4
 8001c4a:	b2a4      	uxth	r4, r4
 8001c4c:	3c00      	subs	r4, #0
 8001c4e:	bf18      	it	ne
 8001c50:	2401      	movne	r4, #1
 8001c52:	e7e9      	b.n	8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8001c54:	2000      	movs	r0, #0
}
 8001c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001c5c <I2C_MasterRequestWrite>:
{
 8001c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	4604      	mov	r4, r0
 8001c62:	460d      	mov	r5, r1
 8001c64:	4616      	mov	r6, r2
 8001c66:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c68:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d00d      	beq.n	8001c8a <I2C_MasterRequestWrite+0x2e>
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d00b      	beq.n	8001c8a <I2C_MasterRequestWrite+0x2e>
 8001c72:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001c76:	d008      	beq.n	8001c8a <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c78:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d10a      	bne.n	8001c94 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c7e:	6802      	ldr	r2, [r0, #0]
 8001c80:	6813      	ldr	r3, [r2, #0]
 8001c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	e004      	b.n	8001c94 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	6813      	ldr	r3, [r2, #0]
 8001c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c92:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c94:	9700      	str	r7, [sp, #0]
 8001c96:	4633      	mov	r3, r6
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7ff ff1b 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8001ca4:	b980      	cbnz	r0, 8001cc8 <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ca6:	6923      	ldr	r3, [r4, #16]
 8001ca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001cac:	d116      	bne.n	8001cdc <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8001cb4:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	4632      	mov	r2, r6
 8001cba:	4913      	ldr	r1, [pc, #76]	@ (8001d08 <I2C_MasterRequestWrite+0xac>)
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	f7ff ff61 	bl	8001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cc2:	b9f8      	cbnz	r0, 8001d04 <I2C_MasterRequestWrite+0xa8>
}
 8001cc4:	b003      	add	sp, #12
 8001cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cc8:	6823      	ldr	r3, [r4, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001cd0:	d002      	beq.n	8001cd8 <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cd6:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8001cd8:	2003      	movs	r0, #3
 8001cda:	e7f3      	b.n	8001cc4 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cdc:	11eb      	asrs	r3, r5, #7
 8001cde:	6822      	ldr	r2, [r4, #0]
 8001ce0:	f003 0306 	and.w	r3, r3, #6
 8001ce4:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8001ce8:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4632      	mov	r2, r6
 8001cee:	4907      	ldr	r1, [pc, #28]	@ (8001d0c <I2C_MasterRequestWrite+0xb0>)
 8001cf0:	4620      	mov	r0, r4
 8001cf2:	f7ff ff47 	bl	8001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cf6:	b918      	cbnz	r0, 8001d00 <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	b2ed      	uxtb	r5, r5
 8001cfc:	611d      	str	r5, [r3, #16]
 8001cfe:	e7da      	b.n	8001cb6 <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8001d00:	2001      	movs	r0, #1
 8001d02:	e7df      	b.n	8001cc4 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8001d04:	2001      	movs	r0, #1
 8001d06:	e7dd      	b.n	8001cc4 <I2C_MasterRequestWrite+0x68>
 8001d08:	00010002 	.word	0x00010002
 8001d0c:	00010008 	.word	0x00010008

08001d10 <I2C_MasterRequestRead>:
{
 8001d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d14:	b084      	sub	sp, #16
 8001d16:	4604      	mov	r4, r0
 8001d18:	460d      	mov	r5, r1
 8001d1a:	4616      	mov	r6, r2
 8001d1c:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d1e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d20:	6801      	ldr	r1, [r0, #0]
 8001d22:	680b      	ldr	r3, [r1, #0]
 8001d24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d28:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001d2a:	2a08      	cmp	r2, #8
 8001d2c:	d00d      	beq.n	8001d4a <I2C_MasterRequestRead+0x3a>
 8001d2e:	2a01      	cmp	r2, #1
 8001d30:	d00b      	beq.n	8001d4a <I2C_MasterRequestRead+0x3a>
 8001d32:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8001d36:	d008      	beq.n	8001d4a <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001d38:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001d3a:	2b11      	cmp	r3, #17
 8001d3c:	d10a      	bne.n	8001d54 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d3e:	6802      	ldr	r2, [r0, #0]
 8001d40:	6813      	ldr	r3, [r2, #0]
 8001d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	e004      	b.n	8001d54 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d4a:	6822      	ldr	r2, [r4, #0]
 8001d4c:	6813      	ldr	r3, [r2, #0]
 8001d4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d52:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d54:	9700      	str	r7, [sp, #0]
 8001d56:	4633      	mov	r3, r6
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f7ff febb 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8001d64:	b998      	cbnz	r0, 8001d8e <I2C_MasterRequestRead+0x7e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d66:	6923      	ldr	r3, [r4, #16]
 8001d68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d6c:	d119      	bne.n	8001da2 <I2C_MasterRequestRead+0x92>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001d6e:	6823      	ldr	r3, [r4, #0]
 8001d70:	f045 0501 	orr.w	r5, r5, #1
 8001d74:	b2ed      	uxtb	r5, r5
 8001d76:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d78:	463b      	mov	r3, r7
 8001d7a:	4632      	mov	r2, r6
 8001d7c:	492a      	ldr	r1, [pc, #168]	@ (8001e28 <I2C_MasterRequestRead+0x118>)
 8001d7e:	4620      	mov	r0, r4
 8001d80:	f7ff ff00 	bl	8001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d14c      	bne.n	8001e22 <I2C_MasterRequestRead+0x112>
}
 8001d88:	b004      	add	sp, #16
 8001d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001d96:	d002      	beq.n	8001d9e <I2C_MasterRequestRead+0x8e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d9c:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8001d9e:	2003      	movs	r0, #3
 8001da0:	e7f2      	b.n	8001d88 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001da2:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8001da6:	f008 0806 	and.w	r8, r8, #6
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	f048 02f0 	orr.w	r2, r8, #240	@ 0xf0
 8001db0:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001db2:	463b      	mov	r3, r7
 8001db4:	4632      	mov	r2, r6
 8001db6:	491d      	ldr	r1, [pc, #116]	@ (8001e2c <I2C_MasterRequestRead+0x11c>)
 8001db8:	4620      	mov	r0, r4
 8001dba:	f7ff fee3 	bl	8001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dbe:	b108      	cbz	r0, 8001dc4 <I2C_MasterRequestRead+0xb4>
      return HAL_ERROR;
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	e7e1      	b.n	8001d88 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	b2ed      	uxtb	r5, r5
 8001dc8:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dca:	463b      	mov	r3, r7
 8001dcc:	4632      	mov	r2, r6
 8001dce:	4916      	ldr	r1, [pc, #88]	@ (8001e28 <I2C_MasterRequestRead+0x118>)
 8001dd0:	4620      	mov	r0, r4
 8001dd2:	f7ff fed7 	bl	8001b84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dd6:	b108      	cbz	r0, 8001ddc <I2C_MasterRequestRead+0xcc>
      return HAL_ERROR;
 8001dd8:	2001      	movs	r0, #1
 8001dda:	e7d5      	b.n	8001d88 <I2C_MasterRequestRead+0x78>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	9203      	str	r2, [sp, #12]
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	6959      	ldr	r1, [r3, #20]
 8001de4:	9103      	str	r1, [sp, #12]
 8001de6:	6999      	ldr	r1, [r3, #24]
 8001de8:	9103      	str	r1, [sp, #12]
 8001dea:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8001df2:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001df4:	9700      	str	r7, [sp, #0]
 8001df6:	4633      	mov	r3, r6
 8001df8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f7ff fe6c 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8001e02:	b920      	cbnz	r0, 8001e0e <I2C_MasterRequestRead+0xfe>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001e04:	6822      	ldr	r2, [r4, #0]
 8001e06:	f048 03f1 	orr.w	r3, r8, #241	@ 0xf1
 8001e0a:	6113      	str	r3, [r2, #16]
 8001e0c:	e7b4      	b.n	8001d78 <I2C_MasterRequestRead+0x68>
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001e0e:	6823      	ldr	r3, [r4, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001e16:	d002      	beq.n	8001e1e <I2C_MasterRequestRead+0x10e>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e1c:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_TIMEOUT;
 8001e1e:	2003      	movs	r0, #3
 8001e20:	e7b2      	b.n	8001d88 <I2C_MasterRequestRead+0x78>
    return HAL_ERROR;
 8001e22:	2001      	movs	r0, #1
 8001e24:	e7b0      	b.n	8001d88 <I2C_MasterRequestRead+0x78>
 8001e26:	bf00      	nop
 8001e28:	00010002 	.word	0x00010002
 8001e2c:	00010008 	.word	0x00010008

08001e30 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001e30:	b570      	push	{r4, r5, r6, lr}
 8001e32:	4604      	mov	r4, r0
 8001e34:	460d      	mov	r5, r1
 8001e36:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e38:	6823      	ldr	r3, [r4, #0]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001e40:	d121      	bne.n	8001e86 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e42:	4620      	mov	r0, r4
 8001e44:	f7ff fe30 	bl	8001aa8 <I2C_IsAcknowledgeFailed>
 8001e48:	b9f8      	cbnz	r0, 8001e8a <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001e4a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001e4e:	d0f3      	beq.n	8001e38 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e50:	f7ff fba8 	bl	80015a4 <HAL_GetTick>
 8001e54:	1b80      	subs	r0, r0, r6
 8001e56:	42a8      	cmp	r0, r5
 8001e58:	d801      	bhi.n	8001e5e <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001e5a:	2d00      	cmp	r5, #0
 8001e5c:	d1ec      	bne.n	8001e38 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001e5e:	6823      	ldr	r3, [r4, #0]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001e66:	d1e7      	bne.n	8001e38 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e72:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e76:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001e78:	f042 0220 	orr.w	r2, r2, #32
 8001e7c:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001e7e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001e82:	2001      	movs	r0, #1
 8001e84:	e000      	b.n	8001e88 <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8001e86:	2000      	movs	r0, #0
}
 8001e88:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	e7fc      	b.n	8001e88 <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08001e8e <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001e8e:	b570      	push	{r4, r5, r6, lr}
 8001e90:	4604      	mov	r4, r0
 8001e92:	460d      	mov	r5, r1
 8001e94:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	f013 0f04 	tst.w	r3, #4
 8001e9e:	d121      	bne.n	8001ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ea0:	4620      	mov	r0, r4
 8001ea2:	f7ff fe01 	bl	8001aa8 <I2C_IsAcknowledgeFailed>
 8001ea6:	b9f8      	cbnz	r0, 8001ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001ea8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001eac:	d0f3      	beq.n	8001e96 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eae:	f7ff fb79 	bl	80015a4 <HAL_GetTick>
 8001eb2:	1b80      	subs	r0, r0, r6
 8001eb4:	42a8      	cmp	r0, r5
 8001eb6:	d801      	bhi.n	8001ebc <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8001eb8:	2d00      	cmp	r5, #0
 8001eba:	d1ec      	bne.n	8001e96 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	f013 0f04 	tst.w	r3, #4
 8001ec4:	d1e7      	bne.n	8001e96 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001eca:	2220      	movs	r2, #32
 8001ecc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ed0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ed4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001ed6:	f042 0220 	orr.w	r2, r2, #32
 8001eda:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001edc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	e000      	b.n	8001ee6 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8001ee4:	2000      	movs	r0, #0
}
 8001ee6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001ee8:	2001      	movs	r0, #1
 8001eea:	e7fc      	b.n	8001ee6 <I2C_WaitOnBTFFlagUntilTimeout+0x58>

08001eec <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8001eec:	b570      	push	{r4, r5, r6, lr}
 8001eee:	4604      	mov	r4, r0
 8001ef0:	460d      	mov	r5, r1
 8001ef2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ef4:	e014      	b.n	8001f20 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ef6:	f06f 0210 	mvn.w	r2, #16
 8001efa:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f00:	2220      	movs	r2, #32
 8001f02:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f06:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001f0a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001f0c:	6422      	str	r2, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8001f0e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8001f12:	2001      	movs	r0, #1
 8001f14:	e025      	b.n	8001f62 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001f16:	6823      	ldr	r3, [r4, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001f1e:	d010      	beq.n	8001f42 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f20:	6823      	ldr	r3, [r4, #0]
 8001f22:	6958      	ldr	r0, [r3, #20]
 8001f24:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8001f28:	d11a      	bne.n	8001f60 <I2C_WaitOnRXNEFlagUntilTimeout+0x74>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001f2a:	6958      	ldr	r0, [r3, #20]
 8001f2c:	f010 0f10 	tst.w	r0, #16
 8001f30:	d1e1      	bne.n	8001ef6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f32:	f7ff fb37 	bl	80015a4 <HAL_GetTick>
 8001f36:	1b80      	subs	r0, r0, r6
 8001f38:	42a8      	cmp	r0, r5
 8001f3a:	d8ec      	bhi.n	8001f16 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8001f3c:	2d00      	cmp	r5, #0
 8001f3e:	d1ef      	bne.n	8001f20 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
 8001f40:	e7e9      	b.n	8001f16 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f46:	2220      	movs	r2, #32
 8001f48:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f4c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f50:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001f52:	f042 0220 	orr.w	r2, r2, #32
 8001f56:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8001f58:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	e000      	b.n	8001f62 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
  return HAL_OK;
 8001f60:	2000      	movs	r0, #0
}
 8001f62:	bd70      	pop	{r4, r5, r6, pc}

08001f64 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001f64:	2800      	cmp	r0, #0
 8001f66:	f000 80cc 	beq.w	8002102 <HAL_I2C_Init+0x19e>
{
 8001f6a:	b570      	push	{r4, r5, r6, lr}
 8001f6c:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f6e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d077      	beq.n	8002066 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f76:	2324      	movs	r3, #36	@ 0x24
 8001f78:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001f7c:	6822      	ldr	r2, [r4, #0]
 8001f7e:	6813      	ldr	r3, [r2, #0]
 8001f80:	f023 0301 	bic.w	r3, r3, #1
 8001f84:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f86:	6822      	ldr	r2, [r4, #0]
 8001f88:	6813      	ldr	r3, [r2, #0]
 8001f8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f8e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f90:	6822      	ldr	r2, [r4, #0]
 8001f92:	6813      	ldr	r3, [r2, #0]
 8001f94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001f98:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f9a:	f000 ff11 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f9e:	6862      	ldr	r2, [r4, #4]
 8001fa0:	4b5a      	ldr	r3, [pc, #360]	@ (800210c <HAL_I2C_Init+0x1a8>)
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d864      	bhi.n	8002070 <HAL_I2C_Init+0x10c>
 8001fa6:	4b5a      	ldr	r3, [pc, #360]	@ (8002110 <HAL_I2C_Init+0x1ac>)
 8001fa8:	4298      	cmp	r0, r3
 8001faa:	bf8c      	ite	hi
 8001fac:	2300      	movhi	r3, #0
 8001fae:	2301      	movls	r3, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f040 80a8 	bne.w	8002106 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8001fb6:	4957      	ldr	r1, [pc, #348]	@ (8002114 <HAL_I2C_Init+0x1b0>)
 8001fb8:	fba1 3100 	umull	r3, r1, r1, r0
 8001fbc:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fbe:	6825      	ldr	r5, [r4, #0]
 8001fc0:	686a      	ldr	r2, [r5, #4]
 8001fc2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001fc6:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8001fca:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fcc:	6821      	ldr	r1, [r4, #0]
 8001fce:	6a0a      	ldr	r2, [r1, #32]
 8001fd0:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001fd4:	6866      	ldr	r6, [r4, #4]
 8001fd6:	4d4d      	ldr	r5, [pc, #308]	@ (800210c <HAL_I2C_Init+0x1a8>)
 8001fd8:	42ae      	cmp	r6, r5
 8001fda:	d84f      	bhi.n	800207c <HAL_I2C_Init+0x118>
 8001fdc:	3301      	adds	r3, #1
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fe2:	6821      	ldr	r1, [r4, #0]
 8001fe4:	69ca      	ldr	r2, [r1, #28]
 8001fe6:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8001fea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001fee:	6865      	ldr	r5, [r4, #4]
 8001ff0:	4b46      	ldr	r3, [pc, #280]	@ (800210c <HAL_I2C_Init+0x1a8>)
 8001ff2:	429d      	cmp	r5, r3
 8001ff4:	d84c      	bhi.n	8002090 <HAL_I2C_Init+0x12c>
 8001ff6:	1e43      	subs	r3, r0, #1
 8001ff8:	006d      	lsls	r5, r5, #1
 8001ffa:	fbb3 f3f5 	udiv	r3, r3, r5
 8001ffe:	3301      	adds	r3, #1
 8002000:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8002004:	4203      	tst	r3, r0
 8002006:	d078      	beq.n	80020fa <HAL_I2C_Init+0x196>
 8002008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800200c:	431a      	orrs	r2, r3
 800200e:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002010:	6821      	ldr	r1, [r4, #0]
 8002012:	680b      	ldr	r3, [r1, #0]
 8002014:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002018:	69e2      	ldr	r2, [r4, #28]
 800201a:	6a20      	ldr	r0, [r4, #32]
 800201c:	4302      	orrs	r2, r0
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002022:	6821      	ldr	r1, [r4, #0]
 8002024:	688b      	ldr	r3, [r1, #8]
 8002026:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800202a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800202e:	6922      	ldr	r2, [r4, #16]
 8002030:	68e0      	ldr	r0, [r4, #12]
 8002032:	4302      	orrs	r2, r0
 8002034:	4313      	orrs	r3, r2
 8002036:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002038:	6821      	ldr	r1, [r4, #0]
 800203a:	68cb      	ldr	r3, [r1, #12]
 800203c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002040:	6962      	ldr	r2, [r4, #20]
 8002042:	69a0      	ldr	r0, [r4, #24]
 8002044:	4302      	orrs	r2, r0
 8002046:	4313      	orrs	r3, r2
 8002048:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 800204a:	6822      	ldr	r2, [r4, #0]
 800204c:	6813      	ldr	r3, [r2, #0]
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002054:	2000      	movs	r0, #0
 8002056:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002058:	2320      	movs	r3, #32
 800205a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800205e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002060:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8002064:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002066:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 800206a:	f000 fae7 	bl	800263c <HAL_I2C_MspInit>
 800206e:	e782      	b.n	8001f76 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002070:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <HAL_I2C_Init+0x1b4>)
 8002072:	4298      	cmp	r0, r3
 8002074:	bf8c      	ite	hi
 8002076:	2300      	movhi	r3, #0
 8002078:	2301      	movls	r3, #1
 800207a:	e799      	b.n	8001fb0 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800207c:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8002080:	fb05 f303 	mul.w	r3, r5, r3
 8002084:	4d25      	ldr	r5, [pc, #148]	@ (800211c <HAL_I2C_Init+0x1b8>)
 8002086:	fba5 5303 	umull	r5, r3, r5, r3
 800208a:	099b      	lsrs	r3, r3, #6
 800208c:	3301      	adds	r3, #1
 800208e:	e7a6      	b.n	8001fde <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002090:	68a6      	ldr	r6, [r4, #8]
 8002092:	b9be      	cbnz	r6, 80020c4 <HAL_I2C_Init+0x160>
 8002094:	1e43      	subs	r3, r0, #1
 8002096:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 800209a:	fbb3 f3fc 	udiv	r3, r3, ip
 800209e:	3301      	adds	r3, #1
 80020a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	095b      	lsrs	r3, r3, #5
 80020aa:	bb43      	cbnz	r3, 80020fe <HAL_I2C_Init+0x19a>
 80020ac:	b9c6      	cbnz	r6, 80020e0 <HAL_I2C_Init+0x17c>
 80020ae:	1e43      	subs	r3, r0, #1
 80020b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80020b4:	fbb3 f3f5 	udiv	r3, r3, r5
 80020b8:	3301      	adds	r3, #1
 80020ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020c2:	e7a3      	b.n	800200c <HAL_I2C_Init+0xa8>
 80020c4:	1e43      	subs	r3, r0, #1
 80020c6:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 80020ca:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80020ce:	fbb3 f3fc 	udiv	r3, r3, ip
 80020d2:	3301      	adds	r3, #1
 80020d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d8:	fab3 f383 	clz	r3, r3
 80020dc:	095b      	lsrs	r3, r3, #5
 80020de:	e7e4      	b.n	80020aa <HAL_I2C_Init+0x146>
 80020e0:	1e43      	subs	r3, r0, #1
 80020e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80020e6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80020ea:	fbb3 f3f5 	udiv	r3, r3, r5
 80020ee:	3301      	adds	r3, #1
 80020f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020f8:	e788      	b.n	800200c <HAL_I2C_Init+0xa8>
 80020fa:	2304      	movs	r3, #4
 80020fc:	e786      	b.n	800200c <HAL_I2C_Init+0xa8>
 80020fe:	2301      	movs	r3, #1
 8002100:	e784      	b.n	800200c <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8002102:	2001      	movs	r0, #1
}
 8002104:	4770      	bx	lr
    return HAL_ERROR;
 8002106:	2001      	movs	r0, #1
 8002108:	e7ac      	b.n	8002064 <HAL_I2C_Init+0x100>
 800210a:	bf00      	nop
 800210c:	000186a0 	.word	0x000186a0
 8002110:	001e847f 	.word	0x001e847f
 8002114:	431bde83 	.word	0x431bde83
 8002118:	003d08ff 	.word	0x003d08ff
 800211c:	10624dd3 	.word	0x10624dd3

08002120 <HAL_I2C_Master_Transmit>:
{
 8002120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002124:	b085      	sub	sp, #20
 8002126:	4604      	mov	r4, r0
 8002128:	460f      	mov	r7, r1
 800212a:	4690      	mov	r8, r2
 800212c:	4699      	mov	r9, r3
 800212e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff fa38 	bl	80015a4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002134:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8002138:	2920      	cmp	r1, #32
 800213a:	d004      	beq.n	8002146 <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 800213c:	2702      	movs	r7, #2
}
 800213e:	4638      	mov	r0, r7
 8002140:	b005      	add	sp, #20
 8002142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002146:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002148:	9000      	str	r0, [sp, #0]
 800214a:	2319      	movs	r3, #25
 800214c:	2201      	movs	r2, #1
 800214e:	494f      	ldr	r1, [pc, #316]	@ (800228c <HAL_I2C_Master_Transmit+0x16c>)
 8002150:	4620      	mov	r0, r4
 8002152:	f7ff fcc2 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8002156:	2800      	cmp	r0, #0
 8002158:	f040 8092 	bne.w	8002280 <HAL_I2C_Master_Transmit+0x160>
    __HAL_LOCK(hi2c);
 800215c:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002160:	2b01      	cmp	r3, #1
 8002162:	f000 808f 	beq.w	8002284 <HAL_I2C_Master_Transmit+0x164>
 8002166:	2301      	movs	r3, #1
 8002168:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	f012 0f01 	tst.w	r2, #1
 8002174:	d103      	bne.n	800217e <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	f042 0201 	orr.w	r2, r2, #1
 800217c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800217e:	6822      	ldr	r2, [r4, #0]
 8002180:	6813      	ldr	r3, [r2, #0]
 8002182:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002186:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002188:	2321      	movs	r3, #33	@ 0x21
 800218a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800218e:	2310      	movs	r3, #16
 8002190:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002194:	2300      	movs	r3, #0
 8002196:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8002198:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800219c:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80021a2:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002290 <HAL_I2C_Master_Transmit+0x170>)
 80021a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021a8:	462b      	mov	r3, r5
 80021aa:	4632      	mov	r2, r6
 80021ac:	4639      	mov	r1, r7
 80021ae:	4620      	mov	r0, r4
 80021b0:	f7ff fd54 	bl	8001c5c <I2C_MasterRequestWrite>
 80021b4:	4607      	mov	r7, r0
 80021b6:	2800      	cmp	r0, #0
 80021b8:	d166      	bne.n	8002288 <HAL_I2C_Master_Transmit+0x168>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ba:	2300      	movs	r3, #0
 80021bc:	9303      	str	r3, [sp, #12]
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	695a      	ldr	r2, [r3, #20]
 80021c2:	9203      	str	r2, [sp, #12]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	9303      	str	r3, [sp, #12]
 80021c8:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80021ca:	e011      	b.n	80021f0 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d001      	beq.n	80021d6 <HAL_I2C_Master_Transmit+0xb6>
        return HAL_ERROR;
 80021d2:	2701      	movs	r7, #1
 80021d4:	e7b3      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d6:	6822      	ldr	r2, [r4, #0]
 80021d8:	6813      	ldr	r3, [r2, #0]
 80021da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e7f7      	b.n	80021d2 <HAL_I2C_Master_Transmit+0xb2>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021e2:	462a      	mov	r2, r5
 80021e4:	4631      	mov	r1, r6
 80021e6:	4620      	mov	r0, r4
 80021e8:	f7ff fe51 	bl	8001e8e <I2C_WaitOnBTFFlagUntilTimeout>
 80021ec:	2800      	cmp	r0, #0
 80021ee:	d12e      	bne.n	800224e <HAL_I2C_Master_Transmit+0x12e>
    while (hi2c->XferSize > 0U)
 80021f0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d036      	beq.n	8002264 <HAL_I2C_Master_Transmit+0x144>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021f6:	462a      	mov	r2, r5
 80021f8:	4631      	mov	r1, r6
 80021fa:	4620      	mov	r0, r4
 80021fc:	f7ff fe18 	bl	8001e30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002200:	2800      	cmp	r0, #0
 8002202:	d1e3      	bne.n	80021cc <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002204:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800220c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800220e:	1c43      	adds	r3, r0, #1
 8002210:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002212:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8002214:	b289      	uxth	r1, r1
 8002216:	3901      	subs	r1, #1
 8002218:	b289      	uxth	r1, r1
 800221a:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800221c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800221e:	3b01      	subs	r3, #1
 8002220:	b29b      	uxth	r3, r3
 8002222:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002224:	6822      	ldr	r2, [r4, #0]
 8002226:	6951      	ldr	r1, [r2, #20]
 8002228:	f011 0f04 	tst.w	r1, #4
 800222c:	d0d9      	beq.n	80021e2 <HAL_I2C_Master_Transmit+0xc2>
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0d7      	beq.n	80021e2 <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002232:	7843      	ldrb	r3, [r0, #1]
 8002234:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8002236:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002238:	3301      	adds	r3, #1
 800223a:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 800223c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800223e:	b29b      	uxth	r3, r3
 8002240:	3b01      	subs	r3, #1
 8002242:	b29b      	uxth	r3, r3
 8002244:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8002246:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002248:	3b01      	subs	r3, #1
 800224a:	8523      	strh	r3, [r4, #40]	@ 0x28
 800224c:	e7c9      	b.n	80021e2 <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800224e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002250:	2b04      	cmp	r3, #4
 8002252:	d001      	beq.n	8002258 <HAL_I2C_Master_Transmit+0x138>
        return HAL_ERROR;
 8002254:	2701      	movs	r7, #1
 8002256:	e772      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002258:	6822      	ldr	r2, [r4, #0]
 800225a:	6813      	ldr	r3, [r2, #0]
 800225c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	e7f7      	b.n	8002254 <HAL_I2C_Master_Transmit+0x134>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002264:	6822      	ldr	r2, [r4, #0]
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800226c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800226e:	2320      	movs	r3, #32
 8002270:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002274:	2300      	movs	r3, #0
 8002276:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 800227a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 800227e:	e75e      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 8002280:	2702      	movs	r7, #2
 8002282:	e75c      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8002284:	2702      	movs	r7, #2
 8002286:	e75a      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8002288:	2701      	movs	r7, #1
 800228a:	e758      	b.n	800213e <HAL_I2C_Master_Transmit+0x1e>
 800228c:	00100002 	.word	0x00100002
 8002290:	ffff0000 	.word	0xffff0000

08002294 <HAL_I2C_Master_Receive>:
{
 8002294:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002298:	b089      	sub	sp, #36	@ 0x24
 800229a:	4604      	mov	r4, r0
 800229c:	460f      	mov	r7, r1
 800229e:	4691      	mov	r9, r2
 80022a0:	4698      	mov	r8, r3
 80022a2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
  __IO uint32_t count = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	9307      	str	r3, [sp, #28]
  uint32_t tickstart = HAL_GetTick();
 80022a8:	f7ff f97c 	bl	80015a4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ac:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d004      	beq.n	80022be <HAL_I2C_Master_Receive+0x2a>
    return HAL_BUSY;
 80022b4:	2702      	movs	r7, #2
}
 80022b6:	4638      	mov	r0, r7
 80022b8:	b009      	add	sp, #36	@ 0x24
 80022ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80022be:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022c0:	9000      	str	r0, [sp, #0]
 80022c2:	2319      	movs	r3, #25
 80022c4:	2201      	movs	r2, #1
 80022c6:	499e      	ldr	r1, [pc, #632]	@ (8002540 <HAL_I2C_Master_Receive+0x2ac>)
 80022c8:	4620      	mov	r0, r4
 80022ca:	f7ff fc06 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 80022ce:	2800      	cmp	r0, #0
 80022d0:	f040 817d 	bne.w	80025ce <HAL_I2C_Master_Receive+0x33a>
    __HAL_LOCK(hi2c);
 80022d4:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80022d8:	2b01      	cmp	r3, #1
 80022da:	f000 817a 	beq.w	80025d2 <HAL_I2C_Master_Receive+0x33e>
 80022de:	2301      	movs	r3, #1
 80022e0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	f012 0f01 	tst.w	r2, #1
 80022ec:	d103      	bne.n	80022f6 <HAL_I2C_Master_Receive+0x62>
      __HAL_I2C_ENABLE(hi2c);
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022f6:	6822      	ldr	r2, [r4, #0]
 80022f8:	6813      	ldr	r3, [r2, #0]
 80022fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022fe:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002300:	2322      	movs	r3, #34	@ 0x22
 8002302:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002306:	2310      	movs	r3, #16
 8002308:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800230c:	2300      	movs	r3, #0
 800230e:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8002310:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002314:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002318:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800231a:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800231c:	4b89      	ldr	r3, [pc, #548]	@ (8002544 <HAL_I2C_Master_Receive+0x2b0>)
 800231e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002320:	462b      	mov	r3, r5
 8002322:	4632      	mov	r2, r6
 8002324:	4639      	mov	r1, r7
 8002326:	4620      	mov	r0, r4
 8002328:	f7ff fcf2 	bl	8001d10 <I2C_MasterRequestRead>
 800232c:	4607      	mov	r7, r0
 800232e:	2800      	cmp	r0, #0
 8002330:	f040 8151 	bne.w	80025d6 <HAL_I2C_Master_Receive+0x342>
    if (hi2c->XferSize == 0U)
 8002334:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002336:	b95b      	cbnz	r3, 8002350 <HAL_I2C_Master_Receive+0xbc>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002338:	9303      	str	r3, [sp, #12]
 800233a:	6823      	ldr	r3, [r4, #0]
 800233c:	695a      	ldr	r2, [r3, #20]
 800233e:	9203      	str	r2, [sp, #12]
 8002340:	699a      	ldr	r2, [r3, #24]
 8002342:	9203      	str	r2, [sp, #12]
 8002344:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	e076      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
    else if (hi2c->XferSize == 1U)
 8002350:	2b01      	cmp	r3, #1
 8002352:	d00f      	beq.n	8002374 <HAL_I2C_Master_Receive+0xe0>
    else if (hi2c->XferSize == 2U)
 8002354:	2b02      	cmp	r3, #2
 8002356:	d021      	beq.n	800239c <HAL_I2C_Master_Receive+0x108>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002358:	6822      	ldr	r2, [r4, #0]
 800235a:	6813      	ldr	r3, [r2, #0]
 800235c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002360:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002362:	2300      	movs	r3, #0
 8002364:	9306      	str	r3, [sp, #24]
 8002366:	6823      	ldr	r3, [r4, #0]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	9206      	str	r2, [sp, #24]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	9306      	str	r3, [sp, #24]
 8002370:	9b06      	ldr	r3, [sp, #24]
 8002372:	e064      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002374:	6822      	ldr	r2, [r4, #0]
 8002376:	6813      	ldr	r3, [r2, #0]
 8002378:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800237c:	6013      	str	r3, [r2, #0]
 800237e:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002380:	2300      	movs	r3, #0
 8002382:	9304      	str	r3, [sp, #16]
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	695a      	ldr	r2, [r3, #20]
 8002388:	9204      	str	r2, [sp, #16]
 800238a:	699a      	ldr	r2, [r3, #24]
 800238c:	9204      	str	r2, [sp, #16]
 800238e:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002396:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002398:	b662      	cpsie	i
}
 800239a:	e050      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800239c:	6822      	ldr	r2, [r4, #0]
 800239e:	6813      	ldr	r3, [r2, #0]
 80023a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023a4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80023a6:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023a8:	2300      	movs	r3, #0
 80023aa:	9305      	str	r3, [sp, #20]
 80023ac:	6823      	ldr	r3, [r4, #0]
 80023ae:	695a      	ldr	r2, [r3, #20]
 80023b0:	9205      	str	r2, [sp, #20]
 80023b2:	699a      	ldr	r2, [r3, #24]
 80023b4:	9205      	str	r2, [sp, #20]
 80023b6:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80023c0:	b662      	cpsie	i
}
 80023c2:	e03c      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023c4:	462a      	mov	r2, r5
 80023c6:	4631      	mov	r1, r6
 80023c8:	4620      	mov	r0, r4
 80023ca:	f7ff fd8f 	bl	8001eec <I2C_WaitOnRXNEFlagUntilTimeout>
 80023ce:	2800      	cmp	r0, #0
 80023d0:	f040 8103 	bne.w	80025da <HAL_I2C_Master_Receive+0x346>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023d4:	6823      	ldr	r3, [r4, #0]
 80023d6:	691a      	ldr	r2, [r3, #16]
 80023d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80023da:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80023dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80023de:	3301      	adds	r3, #1
 80023e0:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80023e2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80023e8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	3b01      	subs	r3, #1
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80023f2:	e024      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
  __ASM volatile ("cpsid i" : : : "memory");
 80023f4:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f6:	6822      	ldr	r2, [r4, #0]
 80023f8:	6813      	ldr	r3, [r2, #0]
 80023fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023fe:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002400:	6823      	ldr	r3, [r4, #0]
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002406:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002408:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800240a:	3301      	adds	r3, #1
 800240c:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800240e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002410:	3b01      	subs	r3, #1
 8002412:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002414:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29b      	uxth	r3, r3
 800241c:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800241e:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002420:	6823      	ldr	r3, [r4, #0]
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002426:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002428:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800242a:	3301      	adds	r3, #1
 800242c:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800242e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002430:	3b01      	subs	r3, #1
 8002432:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002434:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002436:	b29b      	uxth	r3, r3
 8002438:	3b01      	subs	r3, #1
 800243a:	b29b      	uxth	r3, r3
 800243c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800243e:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 8002440:	2900      	cmp	r1, #0
 8002442:	f000 80bb 	beq.w	80025bc <HAL_I2C_Master_Receive+0x328>
      if (hi2c->XferSize <= 3U)
 8002446:	2903      	cmp	r1, #3
 8002448:	f200 8084 	bhi.w	8002554 <HAL_I2C_Master_Receive+0x2c0>
        if (hi2c->XferSize == 1U)
 800244c:	2901      	cmp	r1, #1
 800244e:	d0b9      	beq.n	80023c4 <HAL_I2C_Master_Receive+0x130>
        else if (hi2c->XferSize == 2U)
 8002450:	2902      	cmp	r1, #2
 8002452:	d10a      	bne.n	800246a <HAL_I2C_Master_Receive+0x1d6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002454:	9500      	str	r5, [sp, #0]
 8002456:	4633      	mov	r3, r6
 8002458:	2200      	movs	r2, #0
 800245a:	493b      	ldr	r1, [pc, #236]	@ (8002548 <HAL_I2C_Master_Receive+0x2b4>)
 800245c:	4620      	mov	r0, r4
 800245e:	f7ff fb3c 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8002462:	2800      	cmp	r0, #0
 8002464:	d0c6      	beq.n	80023f4 <HAL_I2C_Master_Receive+0x160>
            return HAL_ERROR;
 8002466:	2701      	movs	r7, #1
 8002468:	e725      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800246a:	9500      	str	r5, [sp, #0]
 800246c:	4633      	mov	r3, r6
 800246e:	2200      	movs	r2, #0
 8002470:	4935      	ldr	r1, [pc, #212]	@ (8002548 <HAL_I2C_Master_Receive+0x2b4>)
 8002472:	4620      	mov	r0, r4
 8002474:	f7ff fb31 	bl	8001ada <I2C_WaitOnFlagUntilTimeout>
 8002478:	2800      	cmp	r0, #0
 800247a:	f040 80b0 	bne.w	80025de <HAL_I2C_Master_Receive+0x34a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800247e:	6822      	ldr	r2, [r4, #0]
 8002480:	6813      	ldr	r3, [r2, #0]
 8002482:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002486:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002488:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002490:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002492:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002494:	3301      	adds	r3, #1
 8002496:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002498:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800249a:	3b01      	subs	r3, #1
 800249c:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800249e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	8563      	strh	r3, [r4, #42]	@ 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80024a8:	4b28      	ldr	r3, [pc, #160]	@ (800254c <HAL_I2C_Master_Receive+0x2b8>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	08db      	lsrs	r3, r3, #3
 80024ae:	4a28      	ldr	r2, [pc, #160]	@ (8002550 <HAL_I2C_Master_Receive+0x2bc>)
 80024b0:	fba2 2303 	umull	r2, r3, r2, r3
 80024b4:	0a1b      	lsrs	r3, r3, #8
 80024b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80024ba:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80024be:	9307      	str	r3, [sp, #28]
            count--;
 80024c0:	9907      	ldr	r1, [sp, #28]
 80024c2:	3901      	subs	r1, #1
 80024c4:	9107      	str	r1, [sp, #28]
            if (count == 0U)
 80024c6:	9907      	ldr	r1, [sp, #28]
 80024c8:	2900      	cmp	r1, #0
 80024ca:	d028      	beq.n	800251e <HAL_I2C_Master_Receive+0x28a>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80024cc:	6823      	ldr	r3, [r4, #0]
 80024ce:	695a      	ldr	r2, [r3, #20]
 80024d0:	f012 0f04 	tst.w	r2, #4
 80024d4:	d0f4      	beq.n	80024c0 <HAL_I2C_Master_Receive+0x22c>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024dc:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	691a      	ldr	r2, [r3, #16]
 80024e2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80024e4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80024e6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80024e8:	3301      	adds	r3, #1
 80024ea:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80024ec:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80024ee:	3b01      	subs	r3, #1
 80024f0:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80024f2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	3b01      	subs	r3, #1
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80024fc:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002504:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002506:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002508:	3301      	adds	r3, #1
 800250a:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800250c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800250e:	3b01      	subs	r3, #1
 8002510:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002512:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002514:	b29b      	uxth	r3, r3
 8002516:	3b01      	subs	r3, #1
 8002518:	b29b      	uxth	r3, r3
 800251a:	8563      	strh	r3, [r4, #42]	@ 0x2a
 800251c:	e78f      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
              hi2c->PreviousState       = I2C_STATE_NONE;
 800251e:	2300      	movs	r3, #0
 8002520:	6323      	str	r3, [r4, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002522:	2220      	movs	r2, #32
 8002524:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002528:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800252c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800252e:	f042 0220 	orr.w	r2, r2, #32
 8002532:	6422      	str	r2, [r4, #64]	@ 0x40
 8002534:	b662      	cpsie	i
              __HAL_UNLOCK(hi2c);
 8002536:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
              return HAL_ERROR;
 800253a:	2701      	movs	r7, #1
 800253c:	e6bb      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
 800253e:	bf00      	nop
 8002540:	00100002 	.word	0x00100002
 8002544:	ffff0000 	.word	0xffff0000
 8002548:	00010004 	.word	0x00010004
 800254c:	20000008 	.word	0x20000008
 8002550:	14f8b589 	.word	0x14f8b589
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002554:	462a      	mov	r2, r5
 8002556:	4631      	mov	r1, r6
 8002558:	4620      	mov	r0, r4
 800255a:	f7ff fcc7 	bl	8001eec <I2C_WaitOnRXNEFlagUntilTimeout>
 800255e:	2800      	cmp	r0, #0
 8002560:	d13f      	bne.n	80025e2 <HAL_I2C_Master_Receive+0x34e>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	691a      	ldr	r2, [r3, #16]
 8002566:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002568:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800256a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800256c:	3301      	adds	r3, #1
 800256e:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8002570:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8002572:	3a01      	subs	r2, #1
 8002574:	b292      	uxth	r2, r2
 8002576:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8002578:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29b      	uxth	r3, r3
 8002580:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	6959      	ldr	r1, [r3, #20]
 8002586:	f011 0f04 	tst.w	r1, #4
 800258a:	f43f af58 	beq.w	800243e <HAL_I2C_Master_Receive+0x1aa>
          if (hi2c->XferSize == 3U)
 800258e:	2a03      	cmp	r2, #3
 8002590:	d00f      	beq.n	80025b2 <HAL_I2C_Master_Receive+0x31e>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002598:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800259a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800259c:	3301      	adds	r3, #1
 800259e:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80025a0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80025a2:	3b01      	subs	r3, #1
 80025a4:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80025a6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	3b01      	subs	r3, #1
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80025b0:	e745      	b.n	800243e <HAL_I2C_Master_Receive+0x1aa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	e7ea      	b.n	8002592 <HAL_I2C_Master_Receive+0x2fe>
    hi2c->State = HAL_I2C_STATE_READY;
 80025bc:	2320      	movs	r3, #32
 80025be:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 80025c8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 80025cc:	e673      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
      return HAL_BUSY;
 80025ce:	2702      	movs	r7, #2
 80025d0:	e671      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
    __HAL_LOCK(hi2c);
 80025d2:	2702      	movs	r7, #2
 80025d4:	e66f      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
      return HAL_ERROR;
 80025d6:	2701      	movs	r7, #1
 80025d8:	e66d      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 80025da:	2701      	movs	r7, #1
 80025dc:	e66b      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 80025de:	2701      	movs	r7, #1
 80025e0:	e669      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
          return HAL_ERROR;
 80025e2:	2701      	movs	r7, #1
 80025e4:	e667      	b.n	80022b6 <HAL_I2C_Master_Receive+0x22>
 80025e6:	bf00      	nop

080025e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e8:	b500      	push	{lr}
 80025ea:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025ec:	4b11      	ldr	r3, [pc, #68]	@ (8002634 <HAL_MspInit+0x4c>)
 80025ee:	699a      	ldr	r2, [r3, #24]
 80025f0:	f042 0201 	orr.w	r2, r2, #1
 80025f4:	619a      	str	r2, [r3, #24]
 80025f6:	699a      	ldr	r2, [r3, #24]
 80025f8:	f002 0201 	and.w	r2, r2, #1
 80025fc:	9200      	str	r2, [sp, #0]
 80025fe:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002600:	69da      	ldr	r2, [r3, #28]
 8002602:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002606:	61da      	str	r2, [r3, #28]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800260e:	9301      	str	r3, [sp, #4]
 8002610:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	210f      	movs	r1, #15
 8002616:	f06f 0001 	mvn.w	r0, #1
 800261a:	f7ff f823 	bl	8001664 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800261e:	4a06      	ldr	r2, [pc, #24]	@ (8002638 <HAL_MspInit+0x50>)
 8002620:	6853      	ldr	r3, [r2, #4]
 8002622:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002626:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800262a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800262c:	b003      	add	sp, #12
 800262e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
 8002638:	40010000 	.word	0x40010000

0800263c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800263c:	b510      	push	{r4, lr}
 800263e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	2300      	movs	r3, #0
 8002642:	9302      	str	r3, [sp, #8]
 8002644:	9303      	str	r3, [sp, #12]
 8002646:	9304      	str	r3, [sp, #16]
 8002648:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C1)
 800264a:	6802      	ldr	r2, [r0, #0]
 800264c:	4b15      	ldr	r3, [pc, #84]	@ (80026a4 <HAL_I2C_MspInit+0x68>)
 800264e:	429a      	cmp	r2, r3
 8002650:	d001      	beq.n	8002656 <HAL_I2C_MspInit+0x1a>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002652:	b006      	add	sp, #24
 8002654:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002656:	4c14      	ldr	r4, [pc, #80]	@ (80026a8 <HAL_I2C_MspInit+0x6c>)
 8002658:	69a3      	ldr	r3, [r4, #24]
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	61a3      	str	r3, [r4, #24]
 8002660:	69a3      	ldr	r3, [r4, #24]
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800266a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800266e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002670:	2312      	movs	r3, #18
 8002672:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002678:	a902      	add	r1, sp, #8
 800267a:	480c      	ldr	r0, [pc, #48]	@ (80026ac <HAL_I2C_MspInit+0x70>)
 800267c:	f7ff f8e6 	bl	800184c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002680:	4a0b      	ldr	r2, [pc, #44]	@ (80026b0 <HAL_I2C_MspInit+0x74>)
 8002682:	6853      	ldr	r3, [r2, #4]
 8002684:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002688:	f043 0302 	orr.w	r3, r3, #2
 800268c:	6053      	str	r3, [r2, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 800268e:	69e3      	ldr	r3, [r4, #28]
 8002690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002694:	61e3      	str	r3, [r4, #28]
 8002696:	69e3      	ldr	r3, [r4, #28]
 8002698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800269c:	9301      	str	r3, [sp, #4]
 800269e:	9b01      	ldr	r3, [sp, #4]
}
 80026a0:	e7d7      	b.n	8002652 <HAL_I2C_MspInit+0x16>
 80026a2:	bf00      	nop
 80026a4:	40005400 	.word	0x40005400
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40010c00 	.word	0x40010c00
 80026b0:	40010000 	.word	0x40010000

080026b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026b4:	b570      	push	{r4, r5, r6, lr}
 80026b6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	2300      	movs	r3, #0
 80026ba:	9304      	str	r3, [sp, #16]
 80026bc:	9305      	str	r3, [sp, #20]
 80026be:	9306      	str	r3, [sp, #24]
 80026c0:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80026c2:	6803      	ldr	r3, [r0, #0]
 80026c4:	4a35      	ldr	r2, [pc, #212]	@ (800279c <HAL_UART_MspInit+0xe8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d004      	beq.n	80026d4 <HAL_UART_MspInit+0x20>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80026ca:	4a35      	ldr	r2, [pc, #212]	@ (80027a0 <HAL_UART_MspInit+0xec>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d034      	beq.n	800273a <HAL_UART_MspInit+0x86>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80026d0:	b008      	add	sp, #32
 80026d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80026d4:	4b33      	ldr	r3, [pc, #204]	@ (80027a4 <HAL_UART_MspInit+0xf0>)
 80026d6:	699a      	ldr	r2, [r3, #24]
 80026d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026dc:	619a      	str	r2, [r3, #24]
 80026de:	699a      	ldr	r2, [r3, #24]
 80026e0:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80026e4:	9200      	str	r2, [sp, #0]
 80026e6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	699a      	ldr	r2, [r3, #24]
 80026ea:	f042 0204 	orr.w	r2, r2, #4
 80026ee:	619a      	str	r2, [r3, #24]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	9301      	str	r3, [sp, #4]
 80026f8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002700:	2302      	movs	r3, #2
 8002702:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002704:	2303      	movs	r3, #3
 8002706:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002708:	ae04      	add	r6, sp, #16
 800270a:	4d27      	ldr	r5, [pc, #156]	@ (80027a8 <HAL_UART_MspInit+0xf4>)
 800270c:	4631      	mov	r1, r6
 800270e:	4628      	mov	r0, r5
 8002710:	f7ff f89c 	bl	800184c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002718:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800271a:	2400      	movs	r4, #0
 800271c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002720:	4631      	mov	r1, r6
 8002722:	4628      	mov	r0, r5
 8002724:	f7ff f892 	bl	800184c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002728:	4622      	mov	r2, r4
 800272a:	2105      	movs	r1, #5
 800272c:	2025      	movs	r0, #37	@ 0x25
 800272e:	f7fe ff99 	bl	8001664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002732:	2025      	movs	r0, #37	@ 0x25
 8002734:	f7fe ffa6 	bl	8001684 <HAL_NVIC_EnableIRQ>
 8002738:	e7ca      	b.n	80026d0 <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800273a:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <HAL_UART_MspInit+0xf0>)
 800273c:	69da      	ldr	r2, [r3, #28]
 800273e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002742:	61da      	str	r2, [r3, #28]
 8002744:	69da      	ldr	r2, [r3, #28]
 8002746:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800274a:	9202      	str	r2, [sp, #8]
 800274c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	699a      	ldr	r2, [r3, #24]
 8002750:	f042 0204 	orr.w	r2, r2, #4
 8002754:	619a      	str	r2, [r3, #24]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	9303      	str	r3, [sp, #12]
 800275e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002760:	2304      	movs	r3, #4
 8002762:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002764:	2302      	movs	r3, #2
 8002766:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002768:	2303      	movs	r3, #3
 800276a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276c:	ae04      	add	r6, sp, #16
 800276e:	4d0e      	ldr	r5, [pc, #56]	@ (80027a8 <HAL_UART_MspInit+0xf4>)
 8002770:	4631      	mov	r1, r6
 8002772:	4628      	mov	r0, r5
 8002774:	f7ff f86a 	bl	800184c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002778:	2308      	movs	r3, #8
 800277a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800277c:	2400      	movs	r4, #0
 800277e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	4631      	mov	r1, r6
 8002784:	4628      	mov	r0, r5
 8002786:	f7ff f861 	bl	800184c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800278a:	4622      	mov	r2, r4
 800278c:	2105      	movs	r1, #5
 800278e:	2026      	movs	r0, #38	@ 0x26
 8002790:	f7fe ff68 	bl	8001664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002794:	2026      	movs	r0, #38	@ 0x26
 8002796:	f7fe ff75 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 800279a:	e799      	b.n	80026d0 <HAL_UART_MspInit+0x1c>
 800279c:	40013800 	.word	0x40013800
 80027a0:	40004400 	.word	0x40004400
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40010800 	.word	0x40010800

080027ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027ac:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027ae:	4b08      	ldr	r3, [pc, #32]	@ (80027d0 <RCC_Delay+0x24>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <RCC_Delay+0x28>)
 80027b4:	fba2 2303 	umull	r2, r3, r2, r3
 80027b8:	0a5b      	lsrs	r3, r3, #9
 80027ba:	fb00 f303 	mul.w	r3, r0, r3
 80027be:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80027c0:	bf00      	nop
  }
  while (Delay --);
 80027c2:	9b01      	ldr	r3, [sp, #4]
 80027c4:	1e5a      	subs	r2, r3, #1
 80027c6:	9201      	str	r2, [sp, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f9      	bne.n	80027c0 <RCC_Delay+0x14>
}
 80027cc:	b002      	add	sp, #8
 80027ce:	4770      	bx	lr
 80027d0:	20000008 	.word	0x20000008
 80027d4:	10624dd3 	.word	0x10624dd3

080027d8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80027d8:	2800      	cmp	r0, #0
 80027da:	f000 81f1 	beq.w	8002bc0 <HAL_RCC_OscConfig+0x3e8>
{
 80027de:	b570      	push	{r4, r5, r6, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e4:	6803      	ldr	r3, [r0, #0]
 80027e6:	f013 0f01 	tst.w	r3, #1
 80027ea:	d02c      	beq.n	8002846 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027ec:	4b99      	ldr	r3, [pc, #612]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 030c 	and.w	r3, r3, #12
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d01d      	beq.n	8002834 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027f8:	4b96      	ldr	r3, [pc, #600]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b08      	cmp	r3, #8
 8002802:	d012      	beq.n	800282a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002804:	6863      	ldr	r3, [r4, #4]
 8002806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800280a:	d041      	beq.n	8002890 <HAL_RCC_OscConfig+0xb8>
 800280c:	2b00      	cmp	r3, #0
 800280e:	d155      	bne.n	80028bc <HAL_RCC_OscConfig+0xe4>
 8002810:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002814:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e037      	b.n	800289a <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800282a:	4b8a      	ldr	r3, [pc, #552]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002832:	d0e7      	beq.n	8002804 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002834:	4b87      	ldr	r3, [pc, #540]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800283c:	d003      	beq.n	8002846 <HAL_RCC_OscConfig+0x6e>
 800283e:	6863      	ldr	r3, [r4, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 81bf 	beq.w	8002bc4 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002846:	6823      	ldr	r3, [r4, #0]
 8002848:	f013 0f02 	tst.w	r3, #2
 800284c:	d075      	beq.n	800293a <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800284e:	4b81      	ldr	r3, [pc, #516]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f013 0f0c 	tst.w	r3, #12
 8002856:	d05f      	beq.n	8002918 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002858:	4b7e      	ldr	r3, [pc, #504]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 030c 	and.w	r3, r3, #12
 8002860:	2b08      	cmp	r3, #8
 8002862:	d054      	beq.n	800290e <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002864:	6923      	ldr	r3, [r4, #16]
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 808a 	beq.w	8002980 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 800286c:	4b7a      	ldr	r3, [pc, #488]	@ (8002a58 <HAL_RCC_OscConfig+0x280>)
 800286e:	2201      	movs	r2, #1
 8002870:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002872:	f7fe fe97 	bl	80015a4 <HAL_GetTick>
 8002876:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002878:	4b76      	ldr	r3, [pc, #472]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f013 0f02 	tst.w	r3, #2
 8002880:	d175      	bne.n	800296e <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002882:	f7fe fe8f 	bl	80015a4 <HAL_GetTick>
 8002886:	1b40      	subs	r0, r0, r5
 8002888:	2802      	cmp	r0, #2
 800288a:	d9f5      	bls.n	8002878 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 800288c:	2003      	movs	r0, #3
 800288e:	e19e      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002890:	4a70      	ldr	r2, [pc, #448]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002892:	6813      	ldr	r3, [r2, #0]
 8002894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002898:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800289a:	6863      	ldr	r3, [r4, #4]
 800289c:	b343      	cbz	r3, 80028f0 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 800289e:	f7fe fe81 	bl	80015a4 <HAL_GetTick>
 80028a2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80028ac:	d1cb      	bne.n	8002846 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ae:	f7fe fe79 	bl	80015a4 <HAL_GetTick>
 80028b2:	1b40      	subs	r0, r0, r5
 80028b4:	2864      	cmp	r0, #100	@ 0x64
 80028b6:	d9f5      	bls.n	80028a4 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 80028b8:	2003      	movs	r0, #3
 80028ba:	e188      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028c0:	d009      	beq.n	80028d6 <HAL_RCC_OscConfig+0xfe>
 80028c2:	4b64      	ldr	r3, [pc, #400]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	e7e1      	b.n	800289a <HAL_RCC_OscConfig+0xc2>
 80028d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80028da:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	e7d4      	b.n	800289a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80028f0:	f7fe fe58 	bl	80015a4 <HAL_GetTick>
 80028f4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	4b57      	ldr	r3, [pc, #348]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80028fe:	d0a2      	beq.n	8002846 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002900:	f7fe fe50 	bl	80015a4 <HAL_GetTick>
 8002904:	1b40      	subs	r0, r0, r5
 8002906:	2864      	cmp	r0, #100	@ 0x64
 8002908:	d9f5      	bls.n	80028f6 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 800290a:	2003      	movs	r0, #3
 800290c:	e15f      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800290e:	4b51      	ldr	r3, [pc, #324]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002916:	d1a5      	bne.n	8002864 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002918:	4b4e      	ldr	r3, [pc, #312]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f013 0f02 	tst.w	r3, #2
 8002920:	d003      	beq.n	800292a <HAL_RCC_OscConfig+0x152>
 8002922:	6923      	ldr	r3, [r4, #16]
 8002924:	2b01      	cmp	r3, #1
 8002926:	f040 814f 	bne.w	8002bc8 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800292a:	4a4a      	ldr	r2, [pc, #296]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800292c:	6813      	ldr	r3, [r2, #0]
 800292e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002932:	6961      	ldr	r1, [r4, #20]
 8002934:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002938:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	f013 0f08 	tst.w	r3, #8
 8002940:	d033      	beq.n	80029aa <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002942:	69a3      	ldr	r3, [r4, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d05c      	beq.n	8002a02 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8002948:	4b43      	ldr	r3, [pc, #268]	@ (8002a58 <HAL_RCC_OscConfig+0x280>)
 800294a:	2201      	movs	r2, #1
 800294c:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8002950:	f7fe fe28 	bl	80015a4 <HAL_GetTick>
 8002954:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002956:	4b3f      	ldr	r3, [pc, #252]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	f013 0f02 	tst.w	r3, #2
 800295e:	d121      	bne.n	80029a4 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002960:	f7fe fe20 	bl	80015a4 <HAL_GetTick>
 8002964:	1b40      	subs	r0, r0, r5
 8002966:	2802      	cmp	r0, #2
 8002968:	d9f5      	bls.n	8002956 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 800296a:	2003      	movs	r0, #3
 800296c:	e12f      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296e:	4a39      	ldr	r2, [pc, #228]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002970:	6813      	ldr	r3, [r2, #0]
 8002972:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002976:	6961      	ldr	r1, [r4, #20]
 8002978:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e7dc      	b.n	800293a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8002980:	4b35      	ldr	r3, [pc, #212]	@ (8002a58 <HAL_RCC_OscConfig+0x280>)
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002986:	f7fe fe0d 	bl	80015a4 <HAL_GetTick>
 800298a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298c:	4b31      	ldr	r3, [pc, #196]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f013 0f02 	tst.w	r3, #2
 8002994:	d0d1      	beq.n	800293a <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002996:	f7fe fe05 	bl	80015a4 <HAL_GetTick>
 800299a:	1b40      	subs	r0, r0, r5
 800299c:	2802      	cmp	r0, #2
 800299e:	d9f5      	bls.n	800298c <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 80029a0:	2003      	movs	r0, #3
 80029a2:	e114      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f7ff ff01 	bl	80027ac <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	f013 0f04 	tst.w	r3, #4
 80029b0:	f000 8096 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b4:	4b27      	ldr	r3, [pc, #156]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80029bc:	d134      	bne.n	8002a28 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 80029be:	4b25      	ldr	r3, [pc, #148]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 80029c0:	69da      	ldr	r2, [r3, #28]
 80029c2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80029c6:	61da      	str	r2, [r3, #28]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029d2:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d4:	4b21      	ldr	r3, [pc, #132]	@ (8002a5c <HAL_RCC_OscConfig+0x284>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80029dc:	d026      	beq.n	8002a2c <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029de:	68e3      	ldr	r3, [r4, #12]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d03d      	beq.n	8002a60 <HAL_RCC_OscConfig+0x288>
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d153      	bne.n	8002a90 <HAL_RCC_OscConfig+0x2b8>
 80029e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029ec:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80029f0:	6a1a      	ldr	r2, [r3, #32]
 80029f2:	f022 0201 	bic.w	r2, r2, #1
 80029f6:	621a      	str	r2, [r3, #32]
 80029f8:	6a1a      	ldr	r2, [r3, #32]
 80029fa:	f022 0204 	bic.w	r2, r2, #4
 80029fe:	621a      	str	r2, [r3, #32]
 8002a00:	e033      	b.n	8002a6a <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8002a02:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <HAL_RCC_OscConfig+0x280>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8002a0a:	f7fe fdcb 	bl	80015a4 <HAL_GetTick>
 8002a0e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a10:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_RCC_OscConfig+0x27c>)
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	f013 0f02 	tst.w	r3, #2
 8002a18:	d0c7      	beq.n	80029aa <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a1a:	f7fe fdc3 	bl	80015a4 <HAL_GetTick>
 8002a1e:	1b40      	subs	r0, r0, r5
 8002a20:	2802      	cmp	r0, #2
 8002a22:	d9f5      	bls.n	8002a10 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8002a24:	2003      	movs	r0, #3
 8002a26:	e0d2      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8002a28:	2500      	movs	r5, #0
 8002a2a:	e7d3      	b.n	80029d4 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a5c <HAL_RCC_OscConfig+0x284>)
 8002a2e:	6813      	ldr	r3, [r2, #0]
 8002a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a34:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a36:	f7fe fdb5 	bl	80015a4 <HAL_GetTick>
 8002a3a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a3c:	4b07      	ldr	r3, [pc, #28]	@ (8002a5c <HAL_RCC_OscConfig+0x284>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002a44:	d1cb      	bne.n	80029de <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a46:	f7fe fdad 	bl	80015a4 <HAL_GetTick>
 8002a4a:	1b80      	subs	r0, r0, r6
 8002a4c:	2864      	cmp	r0, #100	@ 0x64
 8002a4e:	d9f5      	bls.n	8002a3c <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8002a50:	2003      	movs	r0, #3
 8002a52:	e0bc      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
 8002a54:	40021000 	.word	0x40021000
 8002a58:	42420000 	.word	0x42420000
 8002a5c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	4a5f      	ldr	r2, [pc, #380]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002a62:	6a13      	ldr	r3, [r2, #32]
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a6a:	68e3      	ldr	r3, [r4, #12]
 8002a6c:	b333      	cbz	r3, 8002abc <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8002a6e:	f7fe fd99 	bl	80015a4 <HAL_GetTick>
 8002a72:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a74:	4b5a      	ldr	r3, [pc, #360]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	f013 0f02 	tst.w	r3, #2
 8002a7c:	d12f      	bne.n	8002ade <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7e:	f7fe fd91 	bl	80015a4 <HAL_GetTick>
 8002a82:	1b80      	subs	r0, r0, r6
 8002a84:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002a88:	4298      	cmp	r0, r3
 8002a8a:	d9f3      	bls.n	8002a74 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	e09e      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a90:	2b05      	cmp	r3, #5
 8002a92:	d009      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x2d0>
 8002a94:	4b52      	ldr	r3, [pc, #328]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002a96:	6a1a      	ldr	r2, [r3, #32]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	621a      	str	r2, [r3, #32]
 8002a9e:	6a1a      	ldr	r2, [r3, #32]
 8002aa0:	f022 0204 	bic.w	r2, r2, #4
 8002aa4:	621a      	str	r2, [r3, #32]
 8002aa6:	e7e0      	b.n	8002a6a <HAL_RCC_OscConfig+0x292>
 8002aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002aaa:	6a1a      	ldr	r2, [r3, #32]
 8002aac:	f042 0204 	orr.w	r2, r2, #4
 8002ab0:	621a      	str	r2, [r3, #32]
 8002ab2:	6a1a      	ldr	r2, [r3, #32]
 8002ab4:	f042 0201 	orr.w	r2, r2, #1
 8002ab8:	621a      	str	r2, [r3, #32]
 8002aba:	e7d6      	b.n	8002a6a <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8002abc:	f7fe fd72 	bl	80015a4 <HAL_GetTick>
 8002ac0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac2:	4b47      	ldr	r3, [pc, #284]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	f013 0f02 	tst.w	r3, #2
 8002aca:	d008      	beq.n	8002ade <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002acc:	f7fe fd6a 	bl	80015a4 <HAL_GetTick>
 8002ad0:	1b80      	subs	r0, r0, r6
 8002ad2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ad6:	4298      	cmp	r0, r3
 8002ad8:	d9f3      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002ada:	2003      	movs	r0, #3
 8002adc:	e077      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8002ade:	b9e5      	cbnz	r5, 8002b1a <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ae0:	69e3      	ldr	r3, [r4, #28]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d072      	beq.n	8002bcc <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ae6:	4a3e      	ldr	r2, [pc, #248]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002ae8:	6852      	ldr	r2, [r2, #4]
 8002aea:	f002 020c 	and.w	r2, r2, #12
 8002aee:	2a08      	cmp	r2, #8
 8002af0:	d056      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d017      	beq.n	8002b26 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8002af6:	4b3b      	ldr	r3, [pc, #236]	@ (8002be4 <HAL_RCC_OscConfig+0x40c>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002afc:	f7fe fd52 	bl	80015a4 <HAL_GetTick>
 8002b00:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b02:	4b37      	ldr	r3, [pc, #220]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002b0a:	d047      	beq.n	8002b9c <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7fe fd4a 	bl	80015a4 <HAL_GetTick>
 8002b10:	1b00      	subs	r0, r0, r4
 8002b12:	2802      	cmp	r0, #2
 8002b14:	d9f5      	bls.n	8002b02 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8002b16:	2003      	movs	r0, #3
 8002b18:	e059      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b1a:	4a31      	ldr	r2, [pc, #196]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b1c:	69d3      	ldr	r3, [r2, #28]
 8002b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b22:	61d3      	str	r3, [r2, #28]
 8002b24:	e7dc      	b.n	8002ae0 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8002b26:	4b2f      	ldr	r3, [pc, #188]	@ (8002be4 <HAL_RCC_OscConfig+0x40c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002b2c:	f7fe fd3a 	bl	80015a4 <HAL_GetTick>
 8002b30:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b32:	4b2b      	ldr	r3, [pc, #172]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002b3a:	d006      	beq.n	8002b4a <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b3c:	f7fe fd32 	bl	80015a4 <HAL_GetTick>
 8002b40:	1b40      	subs	r0, r0, r5
 8002b42:	2802      	cmp	r0, #2
 8002b44:	d9f5      	bls.n	8002b32 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8002b46:	2003      	movs	r0, #3
 8002b48:	e041      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b4a:	6a23      	ldr	r3, [r4, #32]
 8002b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b50:	d01a      	beq.n	8002b88 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b52:	4923      	ldr	r1, [pc, #140]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b54:	684b      	ldr	r3, [r1, #4]
 8002b56:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8002b5a:	6a22      	ldr	r2, [r4, #32]
 8002b5c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002b5e:	4302      	orrs	r2, r0
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002b64:	4b1f      	ldr	r3, [pc, #124]	@ (8002be4 <HAL_RCC_OscConfig+0x40c>)
 8002b66:	2201      	movs	r2, #1
 8002b68:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002b6a:	f7fe fd1b 	bl	80015a4 <HAL_GetTick>
 8002b6e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b70:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002b78:	d10e      	bne.n	8002b98 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b7a:	f7fe fd13 	bl	80015a4 <HAL_GetTick>
 8002b7e:	1b00      	subs	r0, r0, r4
 8002b80:	2802      	cmp	r0, #2
 8002b82:	d9f5      	bls.n	8002b70 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8002b84:	2003      	movs	r0, #3
 8002b86:	e022      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b88:	4a15      	ldr	r2, [pc, #84]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002b8a:	6853      	ldr	r3, [r2, #4]
 8002b8c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b90:	68a1      	ldr	r1, [r4, #8]
 8002b92:	430b      	orrs	r3, r1
 8002b94:	6053      	str	r3, [r2, #4]
 8002b96:	e7dc      	b.n	8002b52 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8002b98:	2000      	movs	r0, #0
 8002b9a:	e018      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	e016      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d016      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8002be0 <HAL_RCC_OscConfig+0x408>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba8:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8002bac:	6a22      	ldr	r2, [r4, #32]
 8002bae:	4291      	cmp	r1, r2
 8002bb0:	d111      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002bb2:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002bb6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d10e      	bne.n	8002bda <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	e006      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002bc0:	2001      	movs	r0, #1
}
 8002bc2:	4770      	bx	lr
        return HAL_ERROR;
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	e002      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002bc8:	2001      	movs	r0, #1
 8002bca:	e000      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002bcc:	2000      	movs	r0, #0
}
 8002bce:	b002      	add	sp, #8
 8002bd0:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002bd2:	2001      	movs	r0, #1
 8002bd4:	e7fb      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	e7f9      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
 8002bda:	2001      	movs	r0, #1
 8002bdc:	e7f7      	b.n	8002bce <HAL_RCC_OscConfig+0x3f6>
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	42420000 	.word	0x42420000

08002be8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002be8:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <HAL_RCC_GetSysClockFreq+0x48>)
 8002bea:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002bec:	f003 020c 	and.w	r2, r3, #12
 8002bf0:	2a04      	cmp	r2, #4
 8002bf2:	d018      	beq.n	8002c26 <HAL_RCC_GetSysClockFreq+0x3e>
 8002bf4:	2a08      	cmp	r2, #8
 8002bf6:	d118      	bne.n	8002c2a <HAL_RCC_GetSysClockFreq+0x42>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bf8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002bfc:	490d      	ldr	r1, [pc, #52]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x4c>)
 8002bfe:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c00:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002c04:	d00b      	beq.n	8002c1e <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c06:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <HAL_RCC_GetSysClockFreq+0x48>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x50>)
 8002c10:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x54>)
 8002c14:	fb02 f000 	mul.w	r0, r2, r0
 8002c18:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c1c:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c1e:	4b08      	ldr	r3, [pc, #32]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x58>)
 8002c20:	fb03 f000 	mul.w	r0, r3, r0
 8002c24:	4770      	bx	lr
  switch (tmpreg & RCC_CFGR_SWS)
 8002c26:	4805      	ldr	r0, [pc, #20]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x54>)
 8002c28:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
 8002c2a:	4806      	ldr	r0, [pc, #24]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x5c>)
}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40021000 	.word	0x40021000
 8002c34:	080044f4 	.word	0x080044f4
 8002c38:	080044f0 	.word	0x080044f0
 8002c3c:	00f42400 	.word	0x00f42400
 8002c40:	003d0900 	.word	0x003d0900
 8002c44:	007a1200 	.word	0x007a1200

08002c48 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	f000 80a0 	beq.w	8002d8e <HAL_RCC_ClockConfig+0x146>
{
 8002c4e:	b570      	push	{r4, r5, r6, lr}
 8002c50:	460d      	mov	r5, r1
 8002c52:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c54:	4b52      	ldr	r3, [pc, #328]	@ (8002da0 <HAL_RCC_ClockConfig+0x158>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	428b      	cmp	r3, r1
 8002c5e:	d20b      	bcs.n	8002c78 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c60:	4a4f      	ldr	r2, [pc, #316]	@ (8002da0 <HAL_RCC_ClockConfig+0x158>)
 8002c62:	6813      	ldr	r3, [r2, #0]
 8002c64:	f023 0307 	bic.w	r3, r3, #7
 8002c68:	430b      	orrs	r3, r1
 8002c6a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6c:	6813      	ldr	r3, [r2, #0]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	428b      	cmp	r3, r1
 8002c74:	f040 808d 	bne.w	8002d92 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	f013 0f02 	tst.w	r3, #2
 8002c7e:	d017      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	f013 0f04 	tst.w	r3, #4
 8002c84:	d004      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c86:	4a47      	ldr	r2, [pc, #284]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002c88:	6853      	ldr	r3, [r2, #4]
 8002c8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c8e:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	f013 0f08 	tst.w	r3, #8
 8002c96:	d004      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c98:	4a42      	ldr	r2, [pc, #264]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002c9a:	6853      	ldr	r3, [r2, #4]
 8002c9c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002ca0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca2:	4a40      	ldr	r2, [pc, #256]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002ca4:	6853      	ldr	r3, [r2, #4]
 8002ca6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002caa:	68a1      	ldr	r1, [r4, #8]
 8002cac:	430b      	orrs	r3, r1
 8002cae:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	f013 0f01 	tst.w	r3, #1
 8002cb6:	d031      	beq.n	8002d1c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cb8:	6863      	ldr	r3, [r4, #4]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d020      	beq.n	8002d00 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d025      	beq.n	8002d0e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc2:	4a38      	ldr	r2, [pc, #224]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002cc4:	6812      	ldr	r2, [r2, #0]
 8002cc6:	f012 0f02 	tst.w	r2, #2
 8002cca:	d064      	beq.n	8002d96 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ccc:	4935      	ldr	r1, [pc, #212]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002cce:	684a      	ldr	r2, [r1, #4]
 8002cd0:	f022 0203 	bic.w	r2, r2, #3
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002cd8:	f7fe fc64 	bl	80015a4 <HAL_GetTick>
 8002cdc:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cde:	4b31      	ldr	r3, [pc, #196]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
 8002ce6:	6862      	ldr	r2, [r4, #4]
 8002ce8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002cec:	d016      	beq.n	8002d1c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cee:	f7fe fc59 	bl	80015a4 <HAL_GetTick>
 8002cf2:	1b80      	subs	r0, r0, r6
 8002cf4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002cf8:	4298      	cmp	r0, r3
 8002cfa:	d9f0      	bls.n	8002cde <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	e045      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d00:	4a28      	ldr	r2, [pc, #160]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002d08:	d1e0      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002d0a:	2001      	movs	r0, #1
 8002d0c:	e03e      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d0e:	4a25      	ldr	r2, [pc, #148]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002d16:	d1d9      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002d18:	2001      	movs	r0, #1
 8002d1a:	e037      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <HAL_RCC_ClockConfig+0x158>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	42ab      	cmp	r3, r5
 8002d26:	d90a      	bls.n	8002d3e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d28:	4a1d      	ldr	r2, [pc, #116]	@ (8002da0 <HAL_RCC_ClockConfig+0x158>)
 8002d2a:	6813      	ldr	r3, [r2, #0]
 8002d2c:	f023 0307 	bic.w	r3, r3, #7
 8002d30:	432b      	orrs	r3, r5
 8002d32:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d34:	6813      	ldr	r3, [r2, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	42ab      	cmp	r3, r5
 8002d3c:	d12d      	bne.n	8002d9a <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	f013 0f04 	tst.w	r3, #4
 8002d44:	d006      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d46:	4a17      	ldr	r2, [pc, #92]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002d48:	6853      	ldr	r3, [r2, #4]
 8002d4a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d4e:	68e1      	ldr	r1, [r4, #12]
 8002d50:	430b      	orrs	r3, r1
 8002d52:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	f013 0f08 	tst.w	r3, #8
 8002d5a:	d007      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d5c:	4a11      	ldr	r2, [pc, #68]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002d5e:	6853      	ldr	r3, [r2, #4]
 8002d60:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002d64:	6921      	ldr	r1, [r4, #16]
 8002d66:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d6a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d6c:	f7ff ff3c 	bl	8002be8 <HAL_RCC_GetSysClockFreq>
 8002d70:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <HAL_RCC_ClockConfig+0x15c>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d78:	4a0b      	ldr	r2, [pc, #44]	@ (8002da8 <HAL_RCC_ClockConfig+0x160>)
 8002d7a:	5cd3      	ldrb	r3, [r2, r3]
 8002d7c:	40d8      	lsrs	r0, r3
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <HAL_RCC_ClockConfig+0x164>)
 8002d80:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_RCC_ClockConfig+0x168>)
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	f000 f9cb 	bl	8003120 <HAL_InitTick>
  return HAL_OK;
 8002d8a:	2000      	movs	r0, #0
}
 8002d8c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002d8e:	2001      	movs	r0, #1
}
 8002d90:	4770      	bx	lr
    return HAL_ERROR;
 8002d92:	2001      	movs	r0, #1
 8002d94:	e7fa      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8002d96:	2001      	movs	r0, #1
 8002d98:	e7f8      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8002d9a:	2001      	movs	r0, #1
 8002d9c:	e7f6      	b.n	8002d8c <HAL_RCC_ClockConfig+0x144>
 8002d9e:	bf00      	nop
 8002da0:	40022000 	.word	0x40022000
 8002da4:	40021000 	.word	0x40021000
 8002da8:	0800450c 	.word	0x0800450c
 8002dac:	20000008 	.word	0x20000008
 8002db0:	20000004 	.word	0x20000004

08002db4 <HAL_RCC_GetHCLKFreq>:
}
 8002db4:	4b01      	ldr	r3, [pc, #4]	@ (8002dbc <HAL_RCC_GetHCLKFreq+0x8>)
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000008 	.word	0x20000008

08002dc0 <HAL_RCC_GetPCLK1Freq>:
{
 8002dc0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dc2:	f7ff fff7 	bl	8002db4 <HAL_RCC_GetHCLKFreq>
 8002dc6:	4b04      	ldr	r3, [pc, #16]	@ (8002dd8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002dce:	4a03      	ldr	r2, [pc, #12]	@ (8002ddc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002dd0:	5cd3      	ldrb	r3, [r2, r3]
}
 8002dd2:	40d8      	lsrs	r0, r3
 8002dd4:	bd08      	pop	{r3, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	08004504 	.word	0x08004504

08002de0 <HAL_RCC_GetPCLK2Freq>:
{
 8002de0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002de2:	f7ff ffe7 	bl	8002db4 <HAL_RCC_GetHCLKFreq>
 8002de6:	4b04      	ldr	r3, [pc, #16]	@ (8002df8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002dee:	4a03      	ldr	r2, [pc, #12]	@ (8002dfc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002df0:	5cd3      	ldrb	r3, [r2, r3]
}
 8002df2:	40d8      	lsrs	r0, r3
 8002df4:	bd08      	pop	{r3, pc}
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08004504 	.word	0x08004504

08002e00 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e00:	230f      	movs	r3, #15
 8002e02:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_RCC_GetClockConfig+0x34>)
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	f002 0203 	and.w	r2, r2, #3
 8002e0c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8002e14:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002e1c:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	08db      	lsrs	r3, r3, #3
 8002e22:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e26:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e28:	4b03      	ldr	r3, [pc, #12]	@ (8002e38 <HAL_RCC_GetClockConfig+0x38>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	600b      	str	r3, [r1, #0]
}
 8002e32:	4770      	bx	lr
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40022000 	.word	0x40022000

08002e3c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e40:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d12f      	bne.n	8002ea8 <HAL_TIM_Base_Start_IT+0x68>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e4e:	6802      	ldr	r2, [r0, #0]
 8002e50:	68d3      	ldr	r3, [r2, #12]
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e58:	6803      	ldr	r3, [r0, #0]
 8002e5a:	4a15      	ldr	r2, [pc, #84]	@ (8002eb0 <HAL_TIM_Base_Start_IT+0x70>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d018      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
 8002e60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d014      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
 8002e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e6c:	d011      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
 8002e6e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00d      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
 8002e76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d009      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
 8002e7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d005      	beq.n	8002e92 <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	f042 0201 	orr.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e8e:	2000      	movs	r0, #0
 8002e90:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e98:	2a06      	cmp	r2, #6
 8002e9a:	d007      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x6c>
      __HAL_TIM_ENABLE(htim);
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	4770      	bx	lr
    return HAL_ERROR;
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	4770      	bx	lr
  return HAL_OK;
 8002eac:	2000      	movs	r0, #0
}
 8002eae:	4770      	bx	lr
 8002eb0:	40012c00 	.word	0x40012c00

08002eb4 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eb8:	4770      	bx	lr

08002eba <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002eba:	4770      	bx	lr

08002ebc <HAL_TIM_IRQHandler>:
{
 8002ebc:	b570      	push	{r4, r5, r6, lr}
 8002ebe:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002ec0:	6803      	ldr	r3, [r0, #0]
 8002ec2:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ec4:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ec6:	f015 0f02 	tst.w	r5, #2
 8002eca:	d010      	beq.n	8002eee <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ecc:	f016 0f02 	tst.w	r6, #2
 8002ed0:	d00d      	beq.n	8002eee <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ed2:	f06f 0202 	mvn.w	r2, #2
 8002ed6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002edc:	6803      	ldr	r3, [r0, #0]
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	f013 0f03 	tst.w	r3, #3
 8002ee4:	d05e      	beq.n	8002fa4 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002ee6:	f7ff ffe6 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eea:	2300      	movs	r3, #0
 8002eec:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002eee:	f015 0f04 	tst.w	r5, #4
 8002ef2:	d012      	beq.n	8002f1a <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ef4:	f016 0f04 	tst.w	r6, #4
 8002ef8:	d00f      	beq.n	8002f1a <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	f06f 0204 	mvn.w	r2, #4
 8002f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f02:	2302      	movs	r3, #2
 8002f04:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002f0e:	d04f      	beq.n	8002fb0 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f10:	4620      	mov	r0, r4
 8002f12:	f7ff ffd0 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f16:	2300      	movs	r3, #0
 8002f18:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f1a:	f015 0f08 	tst.w	r5, #8
 8002f1e:	d012      	beq.n	8002f46 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f20:	f016 0f08 	tst.w	r6, #8
 8002f24:	d00f      	beq.n	8002f46 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	f06f 0208 	mvn.w	r2, #8
 8002f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f2e:	2304      	movs	r3, #4
 8002f30:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f013 0f03 	tst.w	r3, #3
 8002f3a:	d040      	beq.n	8002fbe <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	f7ff ffba 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f42:	2300      	movs	r3, #0
 8002f44:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f46:	f015 0f10 	tst.w	r5, #16
 8002f4a:	d012      	beq.n	8002f72 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f4c:	f016 0f10 	tst.w	r6, #16
 8002f50:	d00f      	beq.n	8002f72 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	f06f 0210 	mvn.w	r2, #16
 8002f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f5a:	2308      	movs	r3, #8
 8002f5c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002f66:	d031      	beq.n	8002fcc <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f68:	4620      	mov	r0, r4
 8002f6a:	f7ff ffa4 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f72:	f015 0f01 	tst.w	r5, #1
 8002f76:	d002      	beq.n	8002f7e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f78:	f016 0f01 	tst.w	r6, #1
 8002f7c:	d12d      	bne.n	8002fda <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f7e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002f82:	d002      	beq.n	8002f8a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f84:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002f88:	d12f      	bne.n	8002fea <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f8a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002f8e:	d002      	beq.n	8002f96 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f90:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002f94:	d131      	bne.n	8002ffa <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f96:	f015 0f20 	tst.w	r5, #32
 8002f9a:	d002      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f9c:	f016 0f20 	tst.w	r6, #32
 8002fa0:	d133      	bne.n	800300a <HAL_TIM_IRQHandler+0x14e>
}
 8002fa2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa4:	f7ff ff86 	bl	8002eb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	4620      	mov	r0, r4
 8002faa:	f7ff ff85 	bl	8002eb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002fae:	e79c      	b.n	8002eea <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f7ff ff7f 	bl	8002eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f7ff ff7e 	bl	8002eb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002fbc:	e7ab      	b.n	8002f16 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	f7ff ff78 	bl	8002eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	f7ff ff77 	bl	8002eb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002fca:	e7ba      	b.n	8002f42 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f7ff ff71 	bl	8002eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f7ff ff70 	bl	8002eb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002fd8:	e7c9      	b.n	8002f6e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	f06f 0201 	mvn.w	r2, #1
 8002fe0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f7fe f85c 	bl	80010a0 <HAL_TIM_PeriodElapsedCallback>
 8002fe8:	e7c9      	b.n	8002f7e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ff0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	f000 f893 	bl	800311e <HAL_TIMEx_BreakCallback>
 8002ff8:	e7c7      	b.n	8002f8a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ffa:	6823      	ldr	r3, [r4, #0]
 8002ffc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003000:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003002:	4620      	mov	r0, r4
 8003004:	f7ff ff59 	bl	8002eba <HAL_TIM_TriggerCallback>
 8003008:	e7c5      	b.n	8002f96 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	f06f 0220 	mvn.w	r2, #32
 8003010:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003012:	4620      	mov	r0, r4
 8003014:	f000 f882 	bl	800311c <HAL_TIMEx_CommutCallback>
}
 8003018:	e7c3      	b.n	8002fa2 <HAL_TIM_IRQHandler+0xe6>
	...

0800301c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800301c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800301e:	4a28      	ldr	r2, [pc, #160]	@ (80030c0 <TIM_Base_SetConfig+0xa4>)
 8003020:	4290      	cmp	r0, r2
 8003022:	d012      	beq.n	800304a <TIM_Base_SetConfig+0x2e>
 8003024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003028:	4290      	cmp	r0, r2
 800302a:	d00e      	beq.n	800304a <TIM_Base_SetConfig+0x2e>
 800302c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003030:	d00b      	beq.n	800304a <TIM_Base_SetConfig+0x2e>
 8003032:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8003036:	4290      	cmp	r0, r2
 8003038:	d007      	beq.n	800304a <TIM_Base_SetConfig+0x2e>
 800303a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800303e:	4290      	cmp	r0, r2
 8003040:	d003      	beq.n	800304a <TIM_Base_SetConfig+0x2e>
 8003042:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003046:	4290      	cmp	r0, r2
 8003048:	d103      	bne.n	8003052 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800304a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800304e:	684a      	ldr	r2, [r1, #4]
 8003050:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003052:	4a1b      	ldr	r2, [pc, #108]	@ (80030c0 <TIM_Base_SetConfig+0xa4>)
 8003054:	4290      	cmp	r0, r2
 8003056:	d012      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003058:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800305c:	4290      	cmp	r0, r2
 800305e:	d00e      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003060:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003064:	d00b      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003066:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800306a:	4290      	cmp	r0, r2
 800306c:	d007      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 800306e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003072:	4290      	cmp	r0, r2
 8003074:	d003      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003076:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800307a:	4290      	cmp	r0, r2
 800307c:	d103      	bne.n	8003086 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800307e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003082:	68ca      	ldr	r2, [r1, #12]
 8003084:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800308a:	694a      	ldr	r2, [r1, #20]
 800308c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800308e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003090:	688b      	ldr	r3, [r1, #8]
 8003092:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003094:	680b      	ldr	r3, [r1, #0]
 8003096:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003098:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <TIM_Base_SetConfig+0xa4>)
 800309a:	4298      	cmp	r0, r3
 800309c:	d003      	beq.n	80030a6 <TIM_Base_SetConfig+0x8a>
 800309e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030a2:	4298      	cmp	r0, r3
 80030a4:	d101      	bne.n	80030aa <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030a6:	690b      	ldr	r3, [r1, #16]
 80030a8:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030aa:	2301      	movs	r3, #1
 80030ac:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030ae:	6903      	ldr	r3, [r0, #16]
 80030b0:	f013 0f01 	tst.w	r3, #1
 80030b4:	d003      	beq.n	80030be <TIM_Base_SetConfig+0xa2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030b6:	6903      	ldr	r3, [r0, #16]
 80030b8:	f023 0301 	bic.w	r3, r3, #1
 80030bc:	6103      	str	r3, [r0, #16]
  }
}
 80030be:	4770      	bx	lr
 80030c0:	40012c00 	.word	0x40012c00

080030c4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80030c4:	b340      	cbz	r0, 8003118 <HAL_TIM_Base_Init+0x54>
{
 80030c6:	b510      	push	{r4, lr}
 80030c8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80030ca:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80030ce:	b1f3      	cbz	r3, 800310e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80030d0:	2302      	movs	r3, #2
 80030d2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030d6:	4621      	mov	r1, r4
 80030d8:	f851 0b04 	ldr.w	r0, [r1], #4
 80030dc:	f7ff ff9e 	bl	800301c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80030ea:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80030ee:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80030f2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80030fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030fe:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003102:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003106:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800310a:	2000      	movs	r0, #0
}
 800310c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800310e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003112:	f7ff fe93 	bl	8002e3c <HAL_TIM_Base_MspInit>
 8003116:	e7db      	b.n	80030d0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003118:	2001      	movs	r0, #1
}
 800311a:	4770      	bx	lr

0800311c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800311c:	4770      	bx	lr

0800311e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800311e:	4770      	bx	lr

08003120 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003120:	b530      	push	{r4, r5, lr}
 8003122:	b089      	sub	sp, #36	@ 0x24
 8003124:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003126:	4b1e      	ldr	r3, [pc, #120]	@ (80031a0 <HAL_InitTick+0x80>)
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800312e:	619a      	str	r2, [r3, #24]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800313a:	a902      	add	r1, sp, #8
 800313c:	a803      	add	r0, sp, #12
 800313e:	f7ff fe5f 	bl	8002e00 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003142:	f7ff fe4d 	bl	8002de0 <HAL_RCC_GetPCLK2Freq>

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003146:	4a17      	ldr	r2, [pc, #92]	@ (80031a4 <HAL_InitTick+0x84>)
 8003148:	fba2 2300 	umull	r2, r3, r2, r0
 800314c:	0c9b      	lsrs	r3, r3, #18
 800314e:	3b01      	subs	r3, #1

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003150:	4815      	ldr	r0, [pc, #84]	@ (80031a8 <HAL_InitTick+0x88>)
 8003152:	4a16      	ldr	r2, [pc, #88]	@ (80031ac <HAL_InitTick+0x8c>)
 8003154:	6002      	str	r2, [r0, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003156:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800315a:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800315c:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003162:	6083      	str	r3, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003164:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003166:	f7ff ffad 	bl	80030c4 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800316a:	4605      	mov	r5, r0
 800316c:	b110      	cbz	r0, 8003174 <HAL_InitTick+0x54>
    }
  }

 /* Return function status */
  return status;
}
 800316e:	4628      	mov	r0, r5
 8003170:	b009      	add	sp, #36	@ 0x24
 8003172:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003174:	480c      	ldr	r0, [pc, #48]	@ (80031a8 <HAL_InitTick+0x88>)
 8003176:	f7ff fe63 	bl	8002e40 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800317a:	4605      	mov	r5, r0
 800317c:	2800      	cmp	r0, #0
 800317e:	d1f6      	bne.n	800316e <HAL_InitTick+0x4e>
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003180:	2019      	movs	r0, #25
 8003182:	f7fe fa7f 	bl	8001684 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003186:	2c0f      	cmp	r4, #15
 8003188:	d901      	bls.n	800318e <HAL_InitTick+0x6e>
        status = HAL_ERROR;
 800318a:	2501      	movs	r5, #1
 800318c:	e7ef      	b.n	800316e <HAL_InitTick+0x4e>
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800318e:	2200      	movs	r2, #0
 8003190:	4621      	mov	r1, r4
 8003192:	2019      	movs	r0, #25
 8003194:	f7fe fa66 	bl	8001664 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003198:	4b05      	ldr	r3, [pc, #20]	@ (80031b0 <HAL_InitTick+0x90>)
 800319a:	601c      	str	r4, [r3, #0]
 800319c:	e7e7      	b.n	800316e <HAL_InitTick+0x4e>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
 80031a4:	431bde83 	.word	0x431bde83
 80031a8:	20000160 	.word	0x20000160
 80031ac:	40012c00 	.word	0x40012c00
 80031b0:	20000004 	.word	0x20000004

080031b4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031b4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b6:	f102 030c 	add.w	r3, r2, #12
 80031ba:	e853 3f00 	ldrex	r3, [r3]
 80031be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c2:	320c      	adds	r2, #12
 80031c4:	e842 3100 	strex	r1, r3, [r2]
 80031c8:	2900      	cmp	r1, #0
 80031ca:	d1f3      	bne.n	80031b4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ce:	f102 0314 	add.w	r3, r2, #20
 80031d2:	e853 3f00 	ldrex	r3, [r3]
 80031d6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031da:	3214      	adds	r2, #20
 80031dc:	e842 3100 	strex	r1, r3, [r2]
 80031e0:	2900      	cmp	r1, #0
 80031e2:	d1f3      	bne.n	80031cc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031e4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d005      	beq.n	80031f6 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031ea:	2320      	movs	r3, #32
 80031ec:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031f0:	2300      	movs	r3, #0
 80031f2:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80031f4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031f6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f8:	f102 030c 	add.w	r3, r2, #12
 80031fc:	e853 3f00 	ldrex	r3, [r3]
 8003200:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003204:	320c      	adds	r2, #12
 8003206:	e842 3100 	strex	r1, r3, [r2]
 800320a:	2900      	cmp	r1, #0
 800320c:	d1f3      	bne.n	80031f6 <UART_EndRxTransfer+0x42>
 800320e:	e7ec      	b.n	80031ea <UART_EndRxTransfer+0x36>

08003210 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003210:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003214:	2b21      	cmp	r3, #33	@ 0x21
 8003216:	d001      	beq.n	800321c <UART_Transmit_IT+0xc>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003218:	2002      	movs	r0, #2
  }
}
 800321a:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800321c:	6883      	ldr	r3, [r0, #8]
 800321e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003222:	d017      	beq.n	8003254 <UART_Transmit_IT+0x44>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003224:	6a03      	ldr	r3, [r0, #32]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	6202      	str	r2, [r0, #32]
 800322a:	781a      	ldrb	r2, [r3, #0]
 800322c:	6803      	ldr	r3, [r0, #0]
 800322e:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003230:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8003232:	b29b      	uxth	r3, r3
 8003234:	3b01      	subs	r3, #1
 8003236:	b29b      	uxth	r3, r3
 8003238:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800323a:	b94b      	cbnz	r3, 8003250 <UART_Transmit_IT+0x40>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800323c:	6802      	ldr	r2, [r0, #0]
 800323e:	68d3      	ldr	r3, [r2, #12]
 8003240:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003244:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003246:	6802      	ldr	r2, [r0, #0]
 8003248:	68d3      	ldr	r3, [r2, #12]
 800324a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800324e:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8003250:	2000      	movs	r0, #0
 8003252:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003254:	6903      	ldr	r3, [r0, #16]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1e4      	bne.n	8003224 <UART_Transmit_IT+0x14>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800325a:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	6802      	ldr	r2, [r0, #0]
 8003260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003264:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8003266:	6a03      	ldr	r3, [r0, #32]
 8003268:	3302      	adds	r3, #2
 800326a:	6203      	str	r3, [r0, #32]
 800326c:	e7e0      	b.n	8003230 <UART_Transmit_IT+0x20>
	...

08003270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003270:	b510      	push	{r4, lr}
 8003272:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003274:	6802      	ldr	r2, [r0, #0]
 8003276:	6913      	ldr	r3, [r2, #16]
 8003278:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800327c:	68c1      	ldr	r1, [r0, #12]
 800327e:	430b      	orrs	r3, r1
 8003280:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003282:	6883      	ldr	r3, [r0, #8]
 8003284:	6902      	ldr	r2, [r0, #16]
 8003286:	4313      	orrs	r3, r2
 8003288:	6942      	ldr	r2, [r0, #20]
 800328a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800328c:	6801      	ldr	r1, [r0, #0]
 800328e:	68cb      	ldr	r3, [r1, #12]
 8003290:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003294:	f023 030c 	bic.w	r3, r3, #12
 8003298:	4313      	orrs	r3, r2
 800329a:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800329c:	6802      	ldr	r2, [r0, #0]
 800329e:	6953      	ldr	r3, [r2, #20]
 80032a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032a4:	6981      	ldr	r1, [r0, #24]
 80032a6:	430b      	orrs	r3, r1
 80032a8:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80032aa:	6802      	ldr	r2, [r0, #0]
 80032ac:	4b13      	ldr	r3, [pc, #76]	@ (80032fc <UART_SetConfig+0x8c>)
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d020      	beq.n	80032f4 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80032b2:	f7ff fd85 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 80032b6:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80032bc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80032c0:	6863      	ldr	r3, [r4, #4]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80032c8:	480d      	ldr	r0, [pc, #52]	@ (8003300 <UART_SetConfig+0x90>)
 80032ca:	fba0 3102 	umull	r3, r1, r0, r2
 80032ce:	0949      	lsrs	r1, r1, #5
 80032d0:	2364      	movs	r3, #100	@ 0x64
 80032d2:	fb03 2311 	mls	r3, r3, r1, r2
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	3332      	adds	r3, #50	@ 0x32
 80032da:	fba0 0303 	umull	r0, r3, r0, r3
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032e4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80032e8:	f003 030f 	and.w	r3, r3, #15
 80032ec:	6821      	ldr	r1, [r4, #0]
 80032ee:	4413      	add	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80032f2:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80032f4:	f7ff fd74 	bl	8002de0 <HAL_RCC_GetPCLK2Freq>
 80032f8:	4602      	mov	r2, r0
 80032fa:	e7dd      	b.n	80032b8 <UART_SetConfig+0x48>
 80032fc:	40013800 	.word	0x40013800
 8003300:	51eb851f 	.word	0x51eb851f

08003304 <UART_WaitOnFlagUntilTimeout>:
{
 8003304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003308:	b083      	sub	sp, #12
 800330a:	4605      	mov	r5, r0
 800330c:	460e      	mov	r6, r1
 800330e:	4617      	mov	r7, r2
 8003310:	4699      	mov	r9, r3
 8003312:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003316:	682b      	ldr	r3, [r5, #0]
 8003318:	681c      	ldr	r4, [r3, #0]
 800331a:	ea36 0404 	bics.w	r4, r6, r4
 800331e:	bf0c      	ite	eq
 8003320:	2401      	moveq	r4, #1
 8003322:	2400      	movne	r4, #0
 8003324:	42bc      	cmp	r4, r7
 8003326:	d128      	bne.n	800337a <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8003328:	f1b8 3fff 	cmp.w	r8, #4294967295
 800332c:	d0f3      	beq.n	8003316 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800332e:	f7fe f939 	bl	80015a4 <HAL_GetTick>
 8003332:	eba0 0009 	sub.w	r0, r0, r9
 8003336:	4540      	cmp	r0, r8
 8003338:	d823      	bhi.n	8003382 <UART_WaitOnFlagUntilTimeout+0x7e>
 800333a:	f1b8 0f00 	cmp.w	r8, #0
 800333e:	d022      	beq.n	8003386 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003340:	682b      	ldr	r3, [r5, #0]
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	f012 0f04 	tst.w	r2, #4
 8003348:	d0e5      	beq.n	8003316 <UART_WaitOnFlagUntilTimeout+0x12>
 800334a:	2e80      	cmp	r6, #128	@ 0x80
 800334c:	d0e3      	beq.n	8003316 <UART_WaitOnFlagUntilTimeout+0x12>
 800334e:	2e40      	cmp	r6, #64	@ 0x40
 8003350:	d0e1      	beq.n	8003316 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	f012 0f08 	tst.w	r2, #8
 8003358:	d0dd      	beq.n	8003316 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800335a:	2400      	movs	r4, #0
 800335c:	9401      	str	r4, [sp, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	9201      	str	r2, [sp, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8003368:	4628      	mov	r0, r5
 800336a:	f7ff ff23 	bl	80031b4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800336e:	2308      	movs	r3, #8
 8003370:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8003372:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8003376:	2001      	movs	r0, #1
 8003378:	e000      	b.n	800337c <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 800337a:	2000      	movs	r0, #0
}
 800337c:	b003      	add	sp, #12
 800337e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8003382:	2003      	movs	r0, #3
 8003384:	e7fa      	b.n	800337c <UART_WaitOnFlagUntilTimeout+0x78>
 8003386:	2003      	movs	r0, #3
 8003388:	e7f8      	b.n	800337c <UART_WaitOnFlagUntilTimeout+0x78>

0800338a <HAL_UART_Init>:
  if (huart == NULL)
 800338a:	b360      	cbz	r0, 80033e6 <HAL_UART_Init+0x5c>
{
 800338c:	b510      	push	{r4, lr}
 800338e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003390:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003394:	b313      	cbz	r3, 80033dc <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003396:	2324      	movs	r3, #36	@ 0x24
 8003398:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800339c:	6822      	ldr	r2, [r4, #0]
 800339e:	68d3      	ldr	r3, [r2, #12]
 80033a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033a4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80033a6:	4620      	mov	r0, r4
 80033a8:	f7ff ff62 	bl	8003270 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ac:	6822      	ldr	r2, [r4, #0]
 80033ae:	6913      	ldr	r3, [r2, #16]
 80033b0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80033b4:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033b6:	6822      	ldr	r2, [r4, #0]
 80033b8:	6953      	ldr	r3, [r2, #20]
 80033ba:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80033be:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80033c0:	6822      	ldr	r2, [r4, #0]
 80033c2:	68d3      	ldr	r3, [r2, #12]
 80033c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80033c8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ca:	2000      	movs	r0, #0
 80033cc:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033ce:	2320      	movs	r3, #32
 80033d0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033d8:	6360      	str	r0, [r4, #52]	@ 0x34
}
 80033da:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80033dc:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80033e0:	f7ff f968 	bl	80026b4 <HAL_UART_MspInit>
 80033e4:	e7d7      	b.n	8003396 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80033e6:	2001      	movs	r0, #1
}
 80033e8:	4770      	bx	lr

080033ea <HAL_UART_Transmit>:
{
 80033ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80033f2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80033f6:	2b20      	cmp	r3, #32
 80033f8:	d156      	bne.n	80034a8 <HAL_UART_Transmit+0xbe>
 80033fa:	4604      	mov	r4, r0
 80033fc:	460d      	mov	r5, r1
 80033fe:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8003400:	2900      	cmp	r1, #0
 8003402:	d055      	beq.n	80034b0 <HAL_UART_Transmit+0xc6>
 8003404:	b90a      	cbnz	r2, 800340a <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8003406:	2001      	movs	r0, #1
 8003408:	e04f      	b.n	80034aa <HAL_UART_Transmit+0xc0>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800340a:	2300      	movs	r3, #0
 800340c:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800340e:	2321      	movs	r3, #33	@ 0x21
 8003410:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8003414:	f7fe f8c6 	bl	80015a4 <HAL_GetTick>
 8003418:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800341a:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 800341e:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003422:	68a3      	ldr	r3, [r4, #8]
 8003424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003428:	d002      	beq.n	8003430 <HAL_UART_Transmit+0x46>
      pdata16bits = NULL;
 800342a:	f04f 0800 	mov.w	r8, #0
 800342e:	e014      	b.n	800345a <HAL_UART_Transmit+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003430:	6923      	ldr	r3, [r4, #16]
 8003432:	b32b      	cbz	r3, 8003480 <HAL_UART_Transmit+0x96>
      pdata16bits = NULL;
 8003434:	f04f 0800 	mov.w	r8, #0
 8003438:	e00f      	b.n	800345a <HAL_UART_Transmit+0x70>
        huart->gState = HAL_UART_STATE_READY;
 800343a:	2320      	movs	r3, #32
 800343c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8003440:	2003      	movs	r0, #3
 8003442:	e032      	b.n	80034aa <HAL_UART_Transmit+0xc0>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003444:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003448:	6822      	ldr	r2, [r4, #0]
 800344a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800344e:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8003450:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003452:	b292      	uxth	r2, r2
 8003454:	3a01      	subs	r2, #1
 8003456:	b292      	uxth	r2, r2
 8003458:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800345a:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800345c:	b29b      	uxth	r3, r3
 800345e:	b193      	cbz	r3, 8003486 <HAL_UART_Transmit+0x9c>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003460:	9600      	str	r6, [sp, #0]
 8003462:	463b      	mov	r3, r7
 8003464:	2200      	movs	r2, #0
 8003466:	2180      	movs	r1, #128	@ 0x80
 8003468:	4620      	mov	r0, r4
 800346a:	f7ff ff4b 	bl	8003304 <UART_WaitOnFlagUntilTimeout>
 800346e:	2800      	cmp	r0, #0
 8003470:	d1e3      	bne.n	800343a <HAL_UART_Transmit+0x50>
      if (pdata8bits == NULL)
 8003472:	2d00      	cmp	r5, #0
 8003474:	d0e6      	beq.n	8003444 <HAL_UART_Transmit+0x5a>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003476:	f815 2b01 	ldrb.w	r2, [r5], #1
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800347e:	e7e7      	b.n	8003450 <HAL_UART_Transmit+0x66>
      pdata16bits = (const uint16_t *) pData;
 8003480:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003482:	2500      	movs	r5, #0
 8003484:	e7e9      	b.n	800345a <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003486:	9600      	str	r6, [sp, #0]
 8003488:	463b      	mov	r3, r7
 800348a:	2200      	movs	r2, #0
 800348c:	2140      	movs	r1, #64	@ 0x40
 800348e:	4620      	mov	r0, r4
 8003490:	f7ff ff38 	bl	8003304 <UART_WaitOnFlagUntilTimeout>
 8003494:	b918      	cbnz	r0, 800349e <HAL_UART_Transmit+0xb4>
    huart->gState = HAL_UART_STATE_READY;
 8003496:	2320      	movs	r3, #32
 8003498:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800349c:	e005      	b.n	80034aa <HAL_UART_Transmit+0xc0>
      huart->gState = HAL_UART_STATE_READY;
 800349e:	2320      	movs	r3, #32
 80034a0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 80034a4:	2003      	movs	r0, #3
 80034a6:	e000      	b.n	80034aa <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 80034a8:	2002      	movs	r0, #2
}
 80034aa:	b002      	add	sp, #8
 80034ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80034b0:	2001      	movs	r0, #1
 80034b2:	e7fa      	b.n	80034aa <HAL_UART_Transmit+0xc0>

080034b4 <HAL_UART_TxCpltCallback>:
}
 80034b4:	4770      	bx	lr

080034b6 <UART_EndTransmit_IT>:
{
 80034b6:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034b8:	6801      	ldr	r1, [r0, #0]
 80034ba:	68ca      	ldr	r2, [r1, #12]
 80034bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034c0:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80034c2:	2220      	movs	r2, #32
 80034c4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 80034c8:	f7ff fff4 	bl	80034b4 <HAL_UART_TxCpltCallback>
}
 80034cc:	2000      	movs	r0, #0
 80034ce:	bd08      	pop	{r3, pc}

080034d0 <HAL_UART_RxCpltCallback>:
}
 80034d0:	4770      	bx	lr

080034d2 <HAL_UART_ErrorCallback>:
}
 80034d2:	4770      	bx	lr

080034d4 <UART_DMAAbortOnError>:
{
 80034d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034d6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 80034d8:	2300      	movs	r3, #0
 80034da:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80034dc:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80034de:	f7ff fff8 	bl	80034d2 <HAL_UART_ErrorCallback>
}
 80034e2:	bd08      	pop	{r3, pc}

080034e4 <HAL_UARTEx_RxEventCallback>:
}
 80034e4:	4770      	bx	lr

080034e6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034e6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80034ea:	2b22      	cmp	r3, #34	@ 0x22
 80034ec:	d169      	bne.n	80035c2 <UART_Receive_IT+0xdc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ee:	6883      	ldr	r3, [r0, #8]
 80034f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034f4:	d04f      	beq.n	8003596 <UART_Receive_IT+0xb0>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80034f6:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80034f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034fc:	d004      	beq.n	8003508 <UART_Receive_IT+0x22>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d156      	bne.n	80035b0 <UART_Receive_IT+0xca>
 8003502:	6903      	ldr	r3, [r0, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d153      	bne.n	80035b0 <UART_Receive_IT+0xca>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003508:	6803      	ldr	r3, [r0, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800350e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003510:	3301      	adds	r3, #1
 8003512:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8003514:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29b      	uxth	r3, r3
 800351c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800351e:	2b00      	cmp	r3, #0
 8003520:	d151      	bne.n	80035c6 <UART_Receive_IT+0xe0>
{
 8003522:	b500      	push	{lr}
 8003524:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003526:	6802      	ldr	r2, [r0, #0]
 8003528:	68d3      	ldr	r3, [r2, #12]
 800352a:	f023 0320 	bic.w	r3, r3, #32
 800352e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003530:	6802      	ldr	r2, [r0, #0]
 8003532:	68d3      	ldr	r3, [r2, #12]
 8003534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003538:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800353a:	6802      	ldr	r2, [r0, #0]
 800353c:	6953      	ldr	r3, [r2, #20]
 800353e:	f023 0301 	bic.w	r3, r3, #1
 8003542:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003544:	2320      	movs	r3, #32
 8003546:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800354a:	2300      	movs	r3, #0
 800354c:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800354e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003550:	2b01      	cmp	r3, #1
 8003552:	d133      	bne.n	80035bc <UART_Receive_IT+0xd6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003554:	2300      	movs	r3, #0
 8003556:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003558:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800355a:	f102 030c 	add.w	r3, r2, #12
 800355e:	e853 3f00 	ldrex	r3, [r3]
 8003562:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003566:	320c      	adds	r2, #12
 8003568:	e842 3100 	strex	r1, r3, [r2]
 800356c:	2900      	cmp	r1, #0
 800356e:	d1f3      	bne.n	8003558 <UART_Receive_IT+0x72>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003570:	6803      	ldr	r3, [r0, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	f012 0f10 	tst.w	r2, #16
 8003578:	d006      	beq.n	8003588 <UART_Receive_IT+0xa2>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800357a:	2200      	movs	r2, #0
 800357c:	9201      	str	r2, [sp, #4]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	9201      	str	r2, [sp, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003588:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800358a:	f7ff ffab 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800358e:	2000      	movs	r0, #0
}
 8003590:	b003      	add	sp, #12
 8003592:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003596:	6902      	ldr	r2, [r0, #16]
 8003598:	2a00      	cmp	r2, #0
 800359a:	d1ac      	bne.n	80034f6 <UART_Receive_IT+0x10>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800359c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800359e:	6803      	ldr	r3, [r0, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a6:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80035a8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80035aa:	3302      	adds	r3, #2
 80035ac:	6283      	str	r3, [r0, #40]	@ 0x28
 80035ae:	e7b1      	b.n	8003514 <UART_Receive_IT+0x2e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035b0:	6803      	ldr	r3, [r0, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035b8:	7013      	strb	r3, [r2, #0]
 80035ba:	e7a8      	b.n	800350e <UART_Receive_IT+0x28>
        HAL_UART_RxCpltCallback(huart);
 80035bc:	f7ff ff88 	bl	80034d0 <HAL_UART_RxCpltCallback>
 80035c0:	e7e5      	b.n	800358e <UART_Receive_IT+0xa8>
    return HAL_BUSY;
 80035c2:	2002      	movs	r0, #2
 80035c4:	4770      	bx	lr
    return HAL_OK;
 80035c6:	2000      	movs	r0, #0
}
 80035c8:	4770      	bx	lr
	...

080035cc <HAL_UART_IRQHandler>:
{
 80035cc:	b510      	push	{r4, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035d2:	6802      	ldr	r2, [r0, #0]
 80035d4:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035d6:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035d8:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 80035da:	f013 0f0f 	tst.w	r3, #15
 80035de:	d109      	bne.n	80035f4 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035e0:	f013 0f20 	tst.w	r3, #32
 80035e4:	d00c      	beq.n	8003600 <HAL_UART_IRQHandler+0x34>
 80035e6:	f010 0f20 	tst.w	r0, #32
 80035ea:	d009      	beq.n	8003600 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 80035ec:	4620      	mov	r0, r4
 80035ee:	f7ff ff7a 	bl	80034e6 <UART_Receive_IT>
      return;
 80035f2:	e016      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80035f4:	f011 0101 	ands.w	r1, r1, #1
 80035f8:	d115      	bne.n	8003626 <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035fa:	f410 7f90 	tst.w	r0, #288	@ 0x120
 80035fe:	d112      	bne.n	8003626 <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003600:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003602:	2901      	cmp	r1, #1
 8003604:	d079      	beq.n	80036fa <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003606:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800360a:	d003      	beq.n	8003614 <HAL_UART_IRQHandler+0x48>
 800360c:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003610:	f040 8113 	bne.w	800383a <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003614:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003618:	d003      	beq.n	8003622 <HAL_UART_IRQHandler+0x56>
 800361a:	f010 0f40 	tst.w	r0, #64	@ 0x40
 800361e:	f040 8110 	bne.w	8003842 <HAL_UART_IRQHandler+0x276>
}
 8003622:	b002      	add	sp, #8
 8003624:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003626:	f013 0f01 	tst.w	r3, #1
 800362a:	d006      	beq.n	800363a <HAL_UART_IRQHandler+0x6e>
 800362c:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8003630:	d003      	beq.n	800363a <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003632:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003634:	f042 0201 	orr.w	r2, r2, #1
 8003638:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800363a:	f013 0f04 	tst.w	r3, #4
 800363e:	d004      	beq.n	800364a <HAL_UART_IRQHandler+0x7e>
 8003640:	b119      	cbz	r1, 800364a <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003642:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003644:	f042 0202 	orr.w	r2, r2, #2
 8003648:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800364a:	f013 0f02 	tst.w	r3, #2
 800364e:	d004      	beq.n	800365a <HAL_UART_IRQHandler+0x8e>
 8003650:	b119      	cbz	r1, 800365a <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003652:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003654:	f042 0204 	orr.w	r2, r2, #4
 8003658:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800365a:	f013 0f08 	tst.w	r3, #8
 800365e:	d007      	beq.n	8003670 <HAL_UART_IRQHandler+0xa4>
 8003660:	f010 0f20 	tst.w	r0, #32
 8003664:	d100      	bne.n	8003668 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003666:	b119      	cbz	r1, 8003670 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003668:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800366a:	f042 0208 	orr.w	r2, r2, #8
 800366e:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003670:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003672:	2a00      	cmp	r2, #0
 8003674:	d0d5      	beq.n	8003622 <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003676:	f013 0f20 	tst.w	r3, #32
 800367a:	d002      	beq.n	8003682 <HAL_UART_IRQHandler+0xb6>
 800367c:	f010 0f20 	tst.w	r0, #32
 8003680:	d129      	bne.n	80036d6 <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003682:	6823      	ldr	r3, [r4, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800368a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800368c:	f012 0f08 	tst.w	r2, #8
 8003690:	d100      	bne.n	8003694 <HAL_UART_IRQHandler+0xc8>
 8003692:	b363      	cbz	r3, 80036ee <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 8003694:	4620      	mov	r0, r4
 8003696:	f7ff fd8d 	bl	80031b4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036a2:	d020      	beq.n	80036e6 <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036a4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a6:	f102 0314 	add.w	r3, r2, #20
 80036aa:	e853 3f00 	ldrex	r3, [r3]
 80036ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b2:	3214      	adds	r2, #20
 80036b4:	e842 3100 	strex	r1, r3, [r2]
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d1f3      	bne.n	80036a4 <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 80036bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80036be:	b173      	cbz	r3, 80036de <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036c0:	4a62      	ldr	r2, [pc, #392]	@ (800384c <HAL_UART_IRQHandler+0x280>)
 80036c2:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036c4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80036c6:	f7fe f80d 	bl	80016e4 <HAL_DMA_Abort_IT>
 80036ca:	2800      	cmp	r0, #0
 80036cc:	d0a9      	beq.n	8003622 <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036ce:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80036d0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80036d2:	4798      	blx	r3
 80036d4:	e7a5      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 80036d6:	4620      	mov	r0, r4
 80036d8:	f7ff ff05 	bl	80034e6 <UART_Receive_IT>
 80036dc:	e7d1      	b.n	8003682 <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 80036de:	4620      	mov	r0, r4
 80036e0:	f7ff fef7 	bl	80034d2 <HAL_UART_ErrorCallback>
 80036e4:	e79d      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 80036e6:	4620      	mov	r0, r4
 80036e8:	f7ff fef3 	bl	80034d2 <HAL_UART_ErrorCallback>
 80036ec:	e799      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7ff feef 	bl	80034d2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f4:	2300      	movs	r3, #0
 80036f6:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 80036f8:	e793      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80036fa:	f013 0f10 	tst.w	r3, #16
 80036fe:	d082      	beq.n	8003606 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003700:	f010 0f10 	tst.w	r0, #16
 8003704:	f43f af7f 	beq.w	8003606 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003708:	2300      	movs	r3, #0
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	6813      	ldr	r3, [r2, #0]
 800370e:	9301      	str	r3, [sp, #4]
 8003710:	6853      	ldr	r3, [r2, #4]
 8003712:	9301      	str	r3, [sp, #4]
 8003714:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003716:	6953      	ldr	r3, [r2, #20]
 8003718:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800371c:	d051      	beq.n	80037c2 <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800371e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003720:	6813      	ldr	r3, [r2, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8003726:	2b00      	cmp	r3, #0
 8003728:	f43f af7b 	beq.w	8003622 <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800372c:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800372e:	4299      	cmp	r1, r3
 8003730:	f67f af77 	bls.w	8003622 <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 8003734:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003736:	6993      	ldr	r3, [r2, #24]
 8003738:	2b20      	cmp	r3, #32
 800373a:	d037      	beq.n	80037ac <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800373c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373e:	f102 030c 	add.w	r3, r2, #12
 8003742:	e853 3f00 	ldrex	r3, [r3]
 8003746:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374a:	320c      	adds	r2, #12
 800374c:	e842 3100 	strex	r1, r3, [r2]
 8003750:	2900      	cmp	r1, #0
 8003752:	d1f3      	bne.n	800373c <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003754:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003756:	f102 0314 	add.w	r3, r2, #20
 800375a:	e853 3f00 	ldrex	r3, [r3]
 800375e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003762:	3214      	adds	r2, #20
 8003764:	e842 3100 	strex	r1, r3, [r2]
 8003768:	2900      	cmp	r1, #0
 800376a:	d1f3      	bne.n	8003754 <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800376c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376e:	f102 0314 	add.w	r3, r2, #20
 8003772:	e853 3f00 	ldrex	r3, [r3]
 8003776:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377a:	3214      	adds	r2, #20
 800377c:	e842 3100 	strex	r1, r3, [r2]
 8003780:	2900      	cmp	r1, #0
 8003782:	d1f3      	bne.n	800376c <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 8003784:	2320      	movs	r3, #32
 8003786:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800378a:	2300      	movs	r3, #0
 800378c:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800378e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	f102 030c 	add.w	r3, r2, #12
 8003794:	e853 3f00 	ldrex	r3, [r3]
 8003798:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379c:	320c      	adds	r2, #12
 800379e:	e842 3100 	strex	r1, r3, [r2]
 80037a2:	2900      	cmp	r1, #0
 80037a4:	d1f3      	bne.n	800378e <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037a6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80037a8:	f7fd ff7a 	bl	80016a0 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80037ac:	2302      	movs	r3, #2
 80037ae:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80037b0:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80037b2:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	1ac9      	subs	r1, r1, r3
 80037b8:	b289      	uxth	r1, r1
 80037ba:	4620      	mov	r0, r4
 80037bc:	f7ff fe92 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
      return;
 80037c0:	e72f      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80037c2:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80037c4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	1ac9      	subs	r1, r1, r3
 80037ca:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80037cc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f43f af26 	beq.w	8003622 <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 80037d6:	2900      	cmp	r1, #0
 80037d8:	f43f af23 	beq.w	8003622 <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037dc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	f102 030c 	add.w	r3, r2, #12
 80037e2:	e853 3f00 	ldrex	r3, [r3]
 80037e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	320c      	adds	r2, #12
 80037ec:	e842 3000 	strex	r0, r3, [r2]
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d1f3      	bne.n	80037dc <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f6:	f102 0314 	add.w	r3, r2, #20
 80037fa:	e853 3f00 	ldrex	r3, [r3]
 80037fe:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003802:	3214      	adds	r2, #20
 8003804:	e842 3000 	strex	r0, r3, [r2]
 8003808:	2800      	cmp	r0, #0
 800380a:	d1f3      	bne.n	80037f4 <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 800380c:	2320      	movs	r3, #32
 800380e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003812:	2300      	movs	r3, #0
 8003814:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003816:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	f102 030c 	add.w	r3, r2, #12
 800381c:	e853 3f00 	ldrex	r3, [r3]
 8003820:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	320c      	adds	r2, #12
 8003826:	e842 3000 	strex	r0, r3, [r2]
 800382a:	2800      	cmp	r0, #0
 800382c:	d1f3      	bne.n	8003816 <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800382e:	2302      	movs	r3, #2
 8003830:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003832:	4620      	mov	r0, r4
 8003834:	f7ff fe56 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
      return;
 8003838:	e6f3      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 800383a:	4620      	mov	r0, r4
 800383c:	f7ff fce8 	bl	8003210 <UART_Transmit_IT>
    return;
 8003840:	e6ef      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 8003842:	4620      	mov	r0, r4
 8003844:	f7ff fe37 	bl	80034b6 <UART_EndTransmit_IT>
    return;
 8003848:	e6eb      	b.n	8003622 <HAL_UART_IRQHandler+0x56>
 800384a:	bf00      	nop
 800384c:	080034d5 	.word	0x080034d5

08003850 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003850:	e7fe      	b.n	8003850 <NMI_Handler>

08003852 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003852:	e7fe      	b.n	8003852 <HardFault_Handler>

08003854 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003854:	e7fe      	b.n	8003854 <MemManage_Handler>

08003856 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003856:	e7fe      	b.n	8003856 <BusFault_Handler>

08003858 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003858:	e7fe      	b.n	8003858 <UsageFault_Handler>

0800385a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800385a:	4770      	bx	lr

0800385c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800385c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800385e:	4802      	ldr	r0, [pc, #8]	@ (8003868 <TIM1_UP_IRQHandler+0xc>)
 8003860:	f7ff fb2c 	bl	8002ebc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003864:	bd08      	pop	{r3, pc}
 8003866:	bf00      	nop
 8003868:	20000160 	.word	0x20000160

0800386c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800386c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800386e:	4802      	ldr	r0, [pc, #8]	@ (8003878 <USART1_IRQHandler+0xc>)
 8003870:	f7ff feac 	bl	80035cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003874:	bd08      	pop	{r3, pc}
 8003876:	bf00      	nop
 8003878:	200000c0 	.word	0x200000c0

0800387c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800387c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800387e:	4802      	ldr	r0, [pc, #8]	@ (8003888 <USART2_IRQHandler+0xc>)
 8003880:	f7ff fea4 	bl	80035cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003884:	bd08      	pop	{r3, pc}
 8003886:	bf00      	nop
 8003888:	20000078 	.word	0x20000078

0800388c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800388c:	b510      	push	{r4, lr}
 800388e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003890:	4a0c      	ldr	r2, [pc, #48]	@ (80038c4 <_sbrk+0x38>)
 8003892:	490d      	ldr	r1, [pc, #52]	@ (80038c8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003894:	480d      	ldr	r0, [pc, #52]	@ (80038cc <_sbrk+0x40>)
 8003896:	6800      	ldr	r0, [r0, #0]
 8003898:	b140      	cbz	r0, 80038ac <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800389a:	480c      	ldr	r0, [pc, #48]	@ (80038cc <_sbrk+0x40>)
 800389c:	6800      	ldr	r0, [r0, #0]
 800389e:	4403      	add	r3, r0
 80038a0:	1a52      	subs	r2, r2, r1
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d806      	bhi.n	80038b4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80038a6:	4a09      	ldr	r2, [pc, #36]	@ (80038cc <_sbrk+0x40>)
 80038a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80038aa:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80038ac:	4807      	ldr	r0, [pc, #28]	@ (80038cc <_sbrk+0x40>)
 80038ae:	4c08      	ldr	r4, [pc, #32]	@ (80038d0 <_sbrk+0x44>)
 80038b0:	6004      	str	r4, [r0, #0]
 80038b2:	e7f2      	b.n	800389a <_sbrk+0xe>
    errno = ENOMEM;
 80038b4:	f000 f962 	bl	8003b7c <__errno>
 80038b8:	230c      	movs	r3, #12
 80038ba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80038bc:	f04f 30ff 	mov.w	r0, #4294967295
 80038c0:	e7f3      	b.n	80038aa <_sbrk+0x1e>
 80038c2:	bf00      	nop
 80038c4:	2000c000 	.word	0x2000c000
 80038c8:	00000400 	.word	0x00000400
 80038cc:	200001a8 	.word	0x200001a8
 80038d0:	200003a8 	.word	0x200003a8

080038d4 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038d4:	4770      	bx	lr
	...

080038d8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038d8:	4b08      	ldr	r3, [pc, #32]	@ (80038fc <prvResetNextTaskUnblockTime+0x24>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	b923      	cbnz	r3, 80038ea <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80038e0:	4b07      	ldr	r3, [pc, #28]	@ (8003900 <prvResetNextTaskUnblockTime+0x28>)
 80038e2:	f04f 32ff 	mov.w	r2, #4294967295
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038ea:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <prvResetNextTaskUnblockTime+0x24>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	4b02      	ldr	r3, [pc, #8]	@ (8003900 <prvResetNextTaskUnblockTime+0x28>)
 80038f6:	601a      	str	r2, [r3, #0]
	}
}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	200001cc 	.word	0x200001cc
 8003900:	200001b0 	.word	0x200001b0

08003904 <xTaskIncrementTick>:
{
 8003904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003906:	4b3a      	ldr	r3, [pc, #232]	@ (80039f0 <xTaskIncrementTick+0xec>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d169      	bne.n	80039e2 <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800390e:	4b39      	ldr	r3, [pc, #228]	@ (80039f4 <xTaskIncrementTick+0xf0>)
 8003910:	681d      	ldr	r5, [r3, #0]
 8003912:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8003914:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003916:	b9c5      	cbnz	r5, 800394a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8003918:	4b37      	ldr	r3, [pc, #220]	@ (80039f8 <xTaskIncrementTick+0xf4>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	b143      	cbz	r3, 8003932 <xTaskIncrementTick+0x2e>
	__asm volatile
 8003920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003924:	f383 8811 	msr	BASEPRI, r3
 8003928:	f3bf 8f6f 	isb	sy
 800392c:	f3bf 8f4f 	dsb	sy
 8003930:	e7fe      	b.n	8003930 <xTaskIncrementTick+0x2c>
 8003932:	4a31      	ldr	r2, [pc, #196]	@ (80039f8 <xTaskIncrementTick+0xf4>)
 8003934:	6811      	ldr	r1, [r2, #0]
 8003936:	4b31      	ldr	r3, [pc, #196]	@ (80039fc <xTaskIncrementTick+0xf8>)
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	6010      	str	r0, [r2, #0]
 800393c:	6019      	str	r1, [r3, #0]
 800393e:	4a30      	ldr	r2, [pc, #192]	@ (8003a00 <xTaskIncrementTick+0xfc>)
 8003940:	6813      	ldr	r3, [r2, #0]
 8003942:	3301      	adds	r3, #1
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	f7ff ffc7 	bl	80038d8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800394a:	4b2e      	ldr	r3, [pc, #184]	@ (8003a04 <xTaskIncrementTick+0x100>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	42ab      	cmp	r3, r5
 8003950:	d93d      	bls.n	80039ce <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 8003952:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003954:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <xTaskIncrementTick+0x104>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800395e:	009a      	lsls	r2, r3, #2
 8003960:	4b2a      	ldr	r3, [pc, #168]	@ (8003a0c <xTaskIncrementTick+0x108>)
 8003962:	589b      	ldr	r3, [r3, r2]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d900      	bls.n	800396a <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8003968:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 800396a:	4b29      	ldr	r3, [pc, #164]	@ (8003a10 <xTaskIncrementTick+0x10c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d03c      	beq.n	80039ec <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 8003972:	2701      	movs	r7, #1
	return xSwitchRequired;
 8003974:	e03a      	b.n	80039ec <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8003976:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003978:	4b1f      	ldr	r3, [pc, #124]	@ (80039f8 <xTaskIncrementTick+0xf4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	b343      	cbz	r3, 80039d2 <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003980:	4b1d      	ldr	r3, [pc, #116]	@ (80039f8 <xTaskIncrementTick+0xf4>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003988:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800398a:	429d      	cmp	r5, r3
 800398c:	d326      	bcc.n	80039dc <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800398e:	1d26      	adds	r6, r4, #4
 8003990:	4630      	mov	r0, r6
 8003992:	f7fd fa8a 	bl	8000eaa <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003996:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003998:	b11b      	cbz	r3, 80039a2 <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800399a:	f104 0018 	add.w	r0, r4, #24
 800399e:	f7fd fa84 	bl	8000eaa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039a2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80039a4:	2201      	movs	r2, #1
 80039a6:	409a      	lsls	r2, r3
 80039a8:	491a      	ldr	r1, [pc, #104]	@ (8003a14 <xTaskIncrementTick+0x110>)
 80039aa:	6808      	ldr	r0, [r1, #0]
 80039ac:	4302      	orrs	r2, r0
 80039ae:	600a      	str	r2, [r1, #0]
 80039b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80039b4:	009a      	lsls	r2, r3, #2
 80039b6:	4631      	mov	r1, r6
 80039b8:	4814      	ldr	r0, [pc, #80]	@ (8003a0c <xTaskIncrementTick+0x108>)
 80039ba:	4410      	add	r0, r2
 80039bc:	f7fd fa6a 	bl	8000e94 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039c0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80039c2:	4b11      	ldr	r3, [pc, #68]	@ (8003a08 <xTaskIncrementTick+0x104>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d2d4      	bcs.n	8003976 <xTaskIncrementTick+0x72>
 80039cc:	e7d4      	b.n	8003978 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 80039ce:	2700      	movs	r7, #0
 80039d0:	e7d2      	b.n	8003978 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003a04 <xTaskIncrementTick+0x100>)
 80039d4:	f04f 32ff 	mov.w	r2, #4294967295
 80039d8:	601a      	str	r2, [r3, #0]
					break;
 80039da:	e7bb      	b.n	8003954 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 80039dc:	4a09      	ldr	r2, [pc, #36]	@ (8003a04 <xTaskIncrementTick+0x100>)
 80039de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80039e0:	e7b8      	b.n	8003954 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 80039e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003a18 <xTaskIncrementTick+0x114>)
 80039e4:	6813      	ldr	r3, [r2, #0]
 80039e6:	3301      	adds	r3, #1
 80039e8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80039ea:	2700      	movs	r7, #0
}
 80039ec:	4638      	mov	r0, r7
 80039ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039f0:	200001ac 	.word	0x200001ac
 80039f4:	200001c4 	.word	0x200001c4
 80039f8:	200001cc 	.word	0x200001cc
 80039fc:	200001c8 	.word	0x200001c8
 8003a00:	200001b4 	.word	0x200001b4
 8003a04:	200001b0 	.word	0x200001b0
 8003a08:	2000025c 	.word	0x2000025c
 8003a0c:	200001d0 	.word	0x200001d0
 8003a10:	200001b8 	.word	0x200001b8
 8003a14:	200001c0 	.word	0x200001c0
 8003a18:	200001bc 	.word	0x200001bc

08003a1c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a1c:	4b20      	ldr	r3, [pc, #128]	@ (8003aa0 <vTaskSwitchContext+0x84>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	b11b      	cbz	r3, 8003a2a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8003a22:	4b20      	ldr	r3, [pc, #128]	@ (8003aa4 <vTaskSwitchContext+0x88>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8003a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa4 <vTaskSwitchContext+0x88>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a30:	4b1d      	ldr	r3, [pc, #116]	@ (8003aa8 <vTaskSwitchContext+0x8c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003a34:	fab3 f383 	clz	r3, r3
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	f1c3 031f 	rsb	r3, r3, #31
 8003a3e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8003a42:	008a      	lsls	r2, r1, #2
 8003a44:	4919      	ldr	r1, [pc, #100]	@ (8003aac <vTaskSwitchContext+0x90>)
 8003a46:	588a      	ldr	r2, [r1, r2]
 8003a48:	b942      	cbnz	r2, 8003a5c <vTaskSwitchContext+0x40>
	__asm volatile
 8003a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a4e:	f383 8811 	msr	BASEPRI, r3
 8003a52:	f3bf 8f6f 	isb	sy
 8003a56:	f3bf 8f4f 	dsb	sy
 8003a5a:	e7fe      	b.n	8003a5a <vTaskSwitchContext+0x3e>
 8003a5c:	4813      	ldr	r0, [pc, #76]	@ (8003aac <vTaskSwitchContext+0x90>)
 8003a5e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8003a62:	008a      	lsls	r2, r1, #2
 8003a64:	4402      	add	r2, r0
 8003a66:	6851      	ldr	r1, [r2, #4]
 8003a68:	6849      	ldr	r1, [r1, #4]
 8003a6a:	6051      	str	r1, [r2, #4]
 8003a6c:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8003a70:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003a74:	3208      	adds	r2, #8
 8003a76:	4402      	add	r2, r0
 8003a78:	4291      	cmp	r1, r2
 8003a7a:	d009      	beq.n	8003a90 <vTaskSwitchContext+0x74>
 8003a7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003a80:	009a      	lsls	r2, r3, #2
 8003a82:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <vTaskSwitchContext+0x90>)
 8003a84:	4413      	add	r3, r2
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	68da      	ldr	r2, [r3, #12]
 8003a8a:	4b09      	ldr	r3, [pc, #36]	@ (8003ab0 <vTaskSwitchContext+0x94>)
 8003a8c:	601a      	str	r2, [r3, #0]
}
 8003a8e:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a90:	6848      	ldr	r0, [r1, #4]
 8003a92:	4662      	mov	r2, ip
 8003a94:	0091      	lsls	r1, r2, #2
 8003a96:	4a05      	ldr	r2, [pc, #20]	@ (8003aac <vTaskSwitchContext+0x90>)
 8003a98:	440a      	add	r2, r1
 8003a9a:	6050      	str	r0, [r2, #4]
 8003a9c:	e7ee      	b.n	8003a7c <vTaskSwitchContext+0x60>
 8003a9e:	bf00      	nop
 8003aa0:	200001ac 	.word	0x200001ac
 8003aa4:	200001b8 	.word	0x200001b8
 8003aa8:	200001c0 	.word	0x200001c0
 8003aac:	200001d0 	.word	0x200001d0
 8003ab0:	2000025c 	.word	0x2000025c

08003ab4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ab4:	f7ff ff0e 	bl	80038d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ab8:	480b      	ldr	r0, [pc, #44]	@ (8003ae8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003aba:	490c      	ldr	r1, [pc, #48]	@ (8003aec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003abc:	4a0c      	ldr	r2, [pc, #48]	@ (8003af0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ac0:	e002      	b.n	8003ac8 <LoopCopyDataInit>

08003ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ac6:	3304      	adds	r3, #4

08003ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003acc:	d3f9      	bcc.n	8003ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ace:	4a09      	ldr	r2, [pc, #36]	@ (8003af4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003ad0:	4c09      	ldr	r4, [pc, #36]	@ (8003af8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad4:	e001      	b.n	8003ada <LoopFillZerobss>

08003ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ad8:	3204      	adds	r2, #4

08003ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003adc:	d3fb      	bcc.n	8003ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ade:	f000 f853 	bl	8003b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ae2:	f7fd fb71 	bl	80011c8 <main>
  bx lr
 8003ae6:	4770      	bx	lr
  ldr r0, =_sdata
 8003ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003af0:	08004560 	.word	0x08004560
  ldr r2, =_sbss
 8003af4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8003af8:	200003a8 	.word	0x200003a8

08003afc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003afc:	e7fe      	b.n	8003afc <ADC1_2_IRQHandler>
	...

08003b00 <sniprintf>:
 8003b00:	b40c      	push	{r2, r3}
 8003b02:	b530      	push	{r4, r5, lr}
 8003b04:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <sniprintf+0x68>)
 8003b06:	1e0c      	subs	r4, r1, #0
 8003b08:	681d      	ldr	r5, [r3, #0]
 8003b0a:	b09d      	sub	sp, #116	@ 0x74
 8003b0c:	da08      	bge.n	8003b20 <sniprintf+0x20>
 8003b0e:	238b      	movs	r3, #139	@ 0x8b
 8003b10:	f04f 30ff 	mov.w	r0, #4294967295
 8003b14:	602b      	str	r3, [r5, #0]
 8003b16:	b01d      	add	sp, #116	@ 0x74
 8003b18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b1c:	b002      	add	sp, #8
 8003b1e:	4770      	bx	lr
 8003b20:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003b24:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b28:	f04f 0300 	mov.w	r3, #0
 8003b2c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003b2e:	bf0c      	ite	eq
 8003b30:	4623      	moveq	r3, r4
 8003b32:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b36:	9304      	str	r3, [sp, #16]
 8003b38:	9307      	str	r3, [sp, #28]
 8003b3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b3e:	9002      	str	r0, [sp, #8]
 8003b40:	9006      	str	r0, [sp, #24]
 8003b42:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b46:	4628      	mov	r0, r5
 8003b48:	ab21      	add	r3, sp, #132	@ 0x84
 8003b4a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003b4c:	a902      	add	r1, sp, #8
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	f000 f9a4 	bl	8003e9c <_svfiprintf_r>
 8003b54:	1c43      	adds	r3, r0, #1
 8003b56:	bfbc      	itt	lt
 8003b58:	238b      	movlt	r3, #139	@ 0x8b
 8003b5a:	602b      	strlt	r3, [r5, #0]
 8003b5c:	2c00      	cmp	r4, #0
 8003b5e:	d0da      	beq.n	8003b16 <sniprintf+0x16>
 8003b60:	2200      	movs	r2, #0
 8003b62:	9b02      	ldr	r3, [sp, #8]
 8003b64:	701a      	strb	r2, [r3, #0]
 8003b66:	e7d6      	b.n	8003b16 <sniprintf+0x16>
 8003b68:	2000000c 	.word	0x2000000c

08003b6c <memset>:
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	4402      	add	r2, r0
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d100      	bne.n	8003b76 <memset+0xa>
 8003b74:	4770      	bx	lr
 8003b76:	f803 1b01 	strb.w	r1, [r3], #1
 8003b7a:	e7f9      	b.n	8003b70 <memset+0x4>

08003b7c <__errno>:
 8003b7c:	4b01      	ldr	r3, [pc, #4]	@ (8003b84 <__errno+0x8>)
 8003b7e:	6818      	ldr	r0, [r3, #0]
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2000000c 	.word	0x2000000c

08003b88 <__libc_init_array>:
 8003b88:	b570      	push	{r4, r5, r6, lr}
 8003b8a:	2600      	movs	r6, #0
 8003b8c:	4d0c      	ldr	r5, [pc, #48]	@ (8003bc0 <__libc_init_array+0x38>)
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <__libc_init_array+0x3c>)
 8003b90:	1b5b      	subs	r3, r3, r5
 8003b92:	109c      	asrs	r4, r3, #2
 8003b94:	42a6      	cmp	r6, r4
 8003b96:	d109      	bne.n	8003bac <__libc_init_array+0x24>
 8003b98:	2600      	movs	r6, #0
 8003b9a:	f000 fc7b 	bl	8004494 <_init>
 8003b9e:	4d0a      	ldr	r5, [pc, #40]	@ (8003bc8 <__libc_init_array+0x40>)
 8003ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bcc <__libc_init_array+0x44>)
 8003ba2:	1b5b      	subs	r3, r3, r5
 8003ba4:	109c      	asrs	r4, r3, #2
 8003ba6:	42a6      	cmp	r6, r4
 8003ba8:	d105      	bne.n	8003bb6 <__libc_init_array+0x2e>
 8003baa:	bd70      	pop	{r4, r5, r6, pc}
 8003bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb0:	4798      	blx	r3
 8003bb2:	3601      	adds	r6, #1
 8003bb4:	e7ee      	b.n	8003b94 <__libc_init_array+0xc>
 8003bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bba:	4798      	blx	r3
 8003bbc:	3601      	adds	r6, #1
 8003bbe:	e7f2      	b.n	8003ba6 <__libc_init_array+0x1e>
 8003bc0:	08004558 	.word	0x08004558
 8003bc4:	08004558 	.word	0x08004558
 8003bc8:	08004558 	.word	0x08004558
 8003bcc:	0800455c 	.word	0x0800455c

08003bd0 <__retarget_lock_acquire_recursive>:
 8003bd0:	4770      	bx	lr

08003bd2 <__retarget_lock_release_recursive>:
 8003bd2:	4770      	bx	lr

08003bd4 <memcpy>:
 8003bd4:	440a      	add	r2, r1
 8003bd6:	4291      	cmp	r1, r2
 8003bd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bdc:	d100      	bne.n	8003be0 <memcpy+0xc>
 8003bde:	4770      	bx	lr
 8003be0:	b510      	push	{r4, lr}
 8003be2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003be6:	4291      	cmp	r1, r2
 8003be8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bec:	d1f9      	bne.n	8003be2 <memcpy+0xe>
 8003bee:	bd10      	pop	{r4, pc}

08003bf0 <_free_r>:
 8003bf0:	b538      	push	{r3, r4, r5, lr}
 8003bf2:	4605      	mov	r5, r0
 8003bf4:	2900      	cmp	r1, #0
 8003bf6:	d040      	beq.n	8003c7a <_free_r+0x8a>
 8003bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bfc:	1f0c      	subs	r4, r1, #4
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bfb8      	it	lt
 8003c02:	18e4      	addlt	r4, r4, r3
 8003c04:	f000 f8de 	bl	8003dc4 <__malloc_lock>
 8003c08:	4a1c      	ldr	r2, [pc, #112]	@ (8003c7c <_free_r+0x8c>)
 8003c0a:	6813      	ldr	r3, [r2, #0]
 8003c0c:	b933      	cbnz	r3, 8003c1c <_free_r+0x2c>
 8003c0e:	6063      	str	r3, [r4, #4]
 8003c10:	6014      	str	r4, [r2, #0]
 8003c12:	4628      	mov	r0, r5
 8003c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c18:	f000 b8da 	b.w	8003dd0 <__malloc_unlock>
 8003c1c:	42a3      	cmp	r3, r4
 8003c1e:	d908      	bls.n	8003c32 <_free_r+0x42>
 8003c20:	6820      	ldr	r0, [r4, #0]
 8003c22:	1821      	adds	r1, r4, r0
 8003c24:	428b      	cmp	r3, r1
 8003c26:	bf01      	itttt	eq
 8003c28:	6819      	ldreq	r1, [r3, #0]
 8003c2a:	685b      	ldreq	r3, [r3, #4]
 8003c2c:	1809      	addeq	r1, r1, r0
 8003c2e:	6021      	streq	r1, [r4, #0]
 8003c30:	e7ed      	b.n	8003c0e <_free_r+0x1e>
 8003c32:	461a      	mov	r2, r3
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	b10b      	cbz	r3, 8003c3c <_free_r+0x4c>
 8003c38:	42a3      	cmp	r3, r4
 8003c3a:	d9fa      	bls.n	8003c32 <_free_r+0x42>
 8003c3c:	6811      	ldr	r1, [r2, #0]
 8003c3e:	1850      	adds	r0, r2, r1
 8003c40:	42a0      	cmp	r0, r4
 8003c42:	d10b      	bne.n	8003c5c <_free_r+0x6c>
 8003c44:	6820      	ldr	r0, [r4, #0]
 8003c46:	4401      	add	r1, r0
 8003c48:	1850      	adds	r0, r2, r1
 8003c4a:	4283      	cmp	r3, r0
 8003c4c:	6011      	str	r1, [r2, #0]
 8003c4e:	d1e0      	bne.n	8003c12 <_free_r+0x22>
 8003c50:	6818      	ldr	r0, [r3, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	4408      	add	r0, r1
 8003c56:	6010      	str	r0, [r2, #0]
 8003c58:	6053      	str	r3, [r2, #4]
 8003c5a:	e7da      	b.n	8003c12 <_free_r+0x22>
 8003c5c:	d902      	bls.n	8003c64 <_free_r+0x74>
 8003c5e:	230c      	movs	r3, #12
 8003c60:	602b      	str	r3, [r5, #0]
 8003c62:	e7d6      	b.n	8003c12 <_free_r+0x22>
 8003c64:	6820      	ldr	r0, [r4, #0]
 8003c66:	1821      	adds	r1, r4, r0
 8003c68:	428b      	cmp	r3, r1
 8003c6a:	bf01      	itttt	eq
 8003c6c:	6819      	ldreq	r1, [r3, #0]
 8003c6e:	685b      	ldreq	r3, [r3, #4]
 8003c70:	1809      	addeq	r1, r1, r0
 8003c72:	6021      	streq	r1, [r4, #0]
 8003c74:	6063      	str	r3, [r4, #4]
 8003c76:	6054      	str	r4, [r2, #4]
 8003c78:	e7cb      	b.n	8003c12 <_free_r+0x22>
 8003c7a:	bd38      	pop	{r3, r4, r5, pc}
 8003c7c:	200003a4 	.word	0x200003a4

08003c80 <sbrk_aligned>:
 8003c80:	b570      	push	{r4, r5, r6, lr}
 8003c82:	4e0f      	ldr	r6, [pc, #60]	@ (8003cc0 <sbrk_aligned+0x40>)
 8003c84:	460c      	mov	r4, r1
 8003c86:	6831      	ldr	r1, [r6, #0]
 8003c88:	4605      	mov	r5, r0
 8003c8a:	b911      	cbnz	r1, 8003c92 <sbrk_aligned+0x12>
 8003c8c:	f000 fbae 	bl	80043ec <_sbrk_r>
 8003c90:	6030      	str	r0, [r6, #0]
 8003c92:	4621      	mov	r1, r4
 8003c94:	4628      	mov	r0, r5
 8003c96:	f000 fba9 	bl	80043ec <_sbrk_r>
 8003c9a:	1c43      	adds	r3, r0, #1
 8003c9c:	d103      	bne.n	8003ca6 <sbrk_aligned+0x26>
 8003c9e:	f04f 34ff 	mov.w	r4, #4294967295
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	bd70      	pop	{r4, r5, r6, pc}
 8003ca6:	1cc4      	adds	r4, r0, #3
 8003ca8:	f024 0403 	bic.w	r4, r4, #3
 8003cac:	42a0      	cmp	r0, r4
 8003cae:	d0f8      	beq.n	8003ca2 <sbrk_aligned+0x22>
 8003cb0:	1a21      	subs	r1, r4, r0
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f000 fb9a 	bl	80043ec <_sbrk_r>
 8003cb8:	3001      	adds	r0, #1
 8003cba:	d1f2      	bne.n	8003ca2 <sbrk_aligned+0x22>
 8003cbc:	e7ef      	b.n	8003c9e <sbrk_aligned+0x1e>
 8003cbe:	bf00      	nop
 8003cc0:	200003a0 	.word	0x200003a0

08003cc4 <_malloc_r>:
 8003cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cc8:	1ccd      	adds	r5, r1, #3
 8003cca:	f025 0503 	bic.w	r5, r5, #3
 8003cce:	3508      	adds	r5, #8
 8003cd0:	2d0c      	cmp	r5, #12
 8003cd2:	bf38      	it	cc
 8003cd4:	250c      	movcc	r5, #12
 8003cd6:	2d00      	cmp	r5, #0
 8003cd8:	4606      	mov	r6, r0
 8003cda:	db01      	blt.n	8003ce0 <_malloc_r+0x1c>
 8003cdc:	42a9      	cmp	r1, r5
 8003cde:	d904      	bls.n	8003cea <_malloc_r+0x26>
 8003ce0:	230c      	movs	r3, #12
 8003ce2:	6033      	str	r3, [r6, #0]
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003dc0 <_malloc_r+0xfc>
 8003cee:	f000 f869 	bl	8003dc4 <__malloc_lock>
 8003cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf6:	461c      	mov	r4, r3
 8003cf8:	bb44      	cbnz	r4, 8003d4c <_malloc_r+0x88>
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	f7ff ffbf 	bl	8003c80 <sbrk_aligned>
 8003d02:	1c43      	adds	r3, r0, #1
 8003d04:	4604      	mov	r4, r0
 8003d06:	d158      	bne.n	8003dba <_malloc_r+0xf6>
 8003d08:	f8d8 4000 	ldr.w	r4, [r8]
 8003d0c:	4627      	mov	r7, r4
 8003d0e:	2f00      	cmp	r7, #0
 8003d10:	d143      	bne.n	8003d9a <_malloc_r+0xd6>
 8003d12:	2c00      	cmp	r4, #0
 8003d14:	d04b      	beq.n	8003dae <_malloc_r+0xea>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	4639      	mov	r1, r7
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	eb04 0903 	add.w	r9, r4, r3
 8003d20:	f000 fb64 	bl	80043ec <_sbrk_r>
 8003d24:	4581      	cmp	r9, r0
 8003d26:	d142      	bne.n	8003dae <_malloc_r+0xea>
 8003d28:	6821      	ldr	r1, [r4, #0]
 8003d2a:	4630      	mov	r0, r6
 8003d2c:	1a6d      	subs	r5, r5, r1
 8003d2e:	4629      	mov	r1, r5
 8003d30:	f7ff ffa6 	bl	8003c80 <sbrk_aligned>
 8003d34:	3001      	adds	r0, #1
 8003d36:	d03a      	beq.n	8003dae <_malloc_r+0xea>
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	442b      	add	r3, r5
 8003d3c:	6023      	str	r3, [r4, #0]
 8003d3e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	bb62      	cbnz	r2, 8003da0 <_malloc_r+0xdc>
 8003d46:	f8c8 7000 	str.w	r7, [r8]
 8003d4a:	e00f      	b.n	8003d6c <_malloc_r+0xa8>
 8003d4c:	6822      	ldr	r2, [r4, #0]
 8003d4e:	1b52      	subs	r2, r2, r5
 8003d50:	d420      	bmi.n	8003d94 <_malloc_r+0xd0>
 8003d52:	2a0b      	cmp	r2, #11
 8003d54:	d917      	bls.n	8003d86 <_malloc_r+0xc2>
 8003d56:	1961      	adds	r1, r4, r5
 8003d58:	42a3      	cmp	r3, r4
 8003d5a:	6025      	str	r5, [r4, #0]
 8003d5c:	bf18      	it	ne
 8003d5e:	6059      	strne	r1, [r3, #4]
 8003d60:	6863      	ldr	r3, [r4, #4]
 8003d62:	bf08      	it	eq
 8003d64:	f8c8 1000 	streq.w	r1, [r8]
 8003d68:	5162      	str	r2, [r4, r5]
 8003d6a:	604b      	str	r3, [r1, #4]
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	f000 f82f 	bl	8003dd0 <__malloc_unlock>
 8003d72:	f104 000b 	add.w	r0, r4, #11
 8003d76:	1d23      	adds	r3, r4, #4
 8003d78:	f020 0007 	bic.w	r0, r0, #7
 8003d7c:	1ac2      	subs	r2, r0, r3
 8003d7e:	bf1c      	itt	ne
 8003d80:	1a1b      	subne	r3, r3, r0
 8003d82:	50a3      	strne	r3, [r4, r2]
 8003d84:	e7af      	b.n	8003ce6 <_malloc_r+0x22>
 8003d86:	6862      	ldr	r2, [r4, #4]
 8003d88:	42a3      	cmp	r3, r4
 8003d8a:	bf0c      	ite	eq
 8003d8c:	f8c8 2000 	streq.w	r2, [r8]
 8003d90:	605a      	strne	r2, [r3, #4]
 8003d92:	e7eb      	b.n	8003d6c <_malloc_r+0xa8>
 8003d94:	4623      	mov	r3, r4
 8003d96:	6864      	ldr	r4, [r4, #4]
 8003d98:	e7ae      	b.n	8003cf8 <_malloc_r+0x34>
 8003d9a:	463c      	mov	r4, r7
 8003d9c:	687f      	ldr	r7, [r7, #4]
 8003d9e:	e7b6      	b.n	8003d0e <_malloc_r+0x4a>
 8003da0:	461a      	mov	r2, r3
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	42a3      	cmp	r3, r4
 8003da6:	d1fb      	bne.n	8003da0 <_malloc_r+0xdc>
 8003da8:	2300      	movs	r3, #0
 8003daa:	6053      	str	r3, [r2, #4]
 8003dac:	e7de      	b.n	8003d6c <_malloc_r+0xa8>
 8003dae:	230c      	movs	r3, #12
 8003db0:	4630      	mov	r0, r6
 8003db2:	6033      	str	r3, [r6, #0]
 8003db4:	f000 f80c 	bl	8003dd0 <__malloc_unlock>
 8003db8:	e794      	b.n	8003ce4 <_malloc_r+0x20>
 8003dba:	6005      	str	r5, [r0, #0]
 8003dbc:	e7d6      	b.n	8003d6c <_malloc_r+0xa8>
 8003dbe:	bf00      	nop
 8003dc0:	200003a4 	.word	0x200003a4

08003dc4 <__malloc_lock>:
 8003dc4:	4801      	ldr	r0, [pc, #4]	@ (8003dcc <__malloc_lock+0x8>)
 8003dc6:	f7ff bf03 	b.w	8003bd0 <__retarget_lock_acquire_recursive>
 8003dca:	bf00      	nop
 8003dcc:	2000039c 	.word	0x2000039c

08003dd0 <__malloc_unlock>:
 8003dd0:	4801      	ldr	r0, [pc, #4]	@ (8003dd8 <__malloc_unlock+0x8>)
 8003dd2:	f7ff befe 	b.w	8003bd2 <__retarget_lock_release_recursive>
 8003dd6:	bf00      	nop
 8003dd8:	2000039c 	.word	0x2000039c

08003ddc <__ssputs_r>:
 8003ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003de0:	461f      	mov	r7, r3
 8003de2:	688e      	ldr	r6, [r1, #8]
 8003de4:	4682      	mov	sl, r0
 8003de6:	42be      	cmp	r6, r7
 8003de8:	460c      	mov	r4, r1
 8003dea:	4690      	mov	r8, r2
 8003dec:	4633      	mov	r3, r6
 8003dee:	d853      	bhi.n	8003e98 <__ssputs_r+0xbc>
 8003df0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8003df4:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8003df8:	d02b      	beq.n	8003e52 <__ssputs_r+0x76>
 8003dfa:	6965      	ldr	r5, [r4, #20]
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	6909      	ldr	r1, [r1, #16]
 8003e00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e04:	eba3 0901 	sub.w	r9, r3, r1
 8003e08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e0c:	1c7b      	adds	r3, r7, #1
 8003e0e:	106d      	asrs	r5, r5, #1
 8003e10:	444b      	add	r3, r9
 8003e12:	42ab      	cmp	r3, r5
 8003e14:	462a      	mov	r2, r5
 8003e16:	bf84      	itt	hi
 8003e18:	461d      	movhi	r5, r3
 8003e1a:	462a      	movhi	r2, r5
 8003e1c:	0543      	lsls	r3, r0, #21
 8003e1e:	d527      	bpl.n	8003e70 <__ssputs_r+0x94>
 8003e20:	4611      	mov	r1, r2
 8003e22:	4650      	mov	r0, sl
 8003e24:	f7ff ff4e 	bl	8003cc4 <_malloc_r>
 8003e28:	4606      	mov	r6, r0
 8003e2a:	b358      	cbz	r0, 8003e84 <__ssputs_r+0xa8>
 8003e2c:	464a      	mov	r2, r9
 8003e2e:	6921      	ldr	r1, [r4, #16]
 8003e30:	f7ff fed0 	bl	8003bd4 <memcpy>
 8003e34:	89a3      	ldrh	r3, [r4, #12]
 8003e36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	6126      	str	r6, [r4, #16]
 8003e42:	444e      	add	r6, r9
 8003e44:	6026      	str	r6, [r4, #0]
 8003e46:	463b      	mov	r3, r7
 8003e48:	463e      	mov	r6, r7
 8003e4a:	6165      	str	r5, [r4, #20]
 8003e4c:	eba5 0509 	sub.w	r5, r5, r9
 8003e50:	60a5      	str	r5, [r4, #8]
 8003e52:	461f      	mov	r7, r3
 8003e54:	463a      	mov	r2, r7
 8003e56:	4641      	mov	r1, r8
 8003e58:	6820      	ldr	r0, [r4, #0]
 8003e5a:	f000 faad 	bl	80043b8 <memmove>
 8003e5e:	2000      	movs	r0, #0
 8003e60:	68a3      	ldr	r3, [r4, #8]
 8003e62:	1b9b      	subs	r3, r3, r6
 8003e64:	60a3      	str	r3, [r4, #8]
 8003e66:	6823      	ldr	r3, [r4, #0]
 8003e68:	443b      	add	r3, r7
 8003e6a:	6023      	str	r3, [r4, #0]
 8003e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e70:	4650      	mov	r0, sl
 8003e72:	f000 fad9 	bl	8004428 <_realloc_r>
 8003e76:	4606      	mov	r6, r0
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d1e1      	bne.n	8003e40 <__ssputs_r+0x64>
 8003e7c:	4650      	mov	r0, sl
 8003e7e:	6921      	ldr	r1, [r4, #16]
 8003e80:	f7ff feb6 	bl	8003bf0 <_free_r>
 8003e84:	230c      	movs	r3, #12
 8003e86:	f8ca 3000 	str.w	r3, [sl]
 8003e8a:	89a3      	ldrh	r3, [r4, #12]
 8003e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e94:	81a3      	strh	r3, [r4, #12]
 8003e96:	e7e9      	b.n	8003e6c <__ssputs_r+0x90>
 8003e98:	463e      	mov	r6, r7
 8003e9a:	e7db      	b.n	8003e54 <__ssputs_r+0x78>

08003e9c <_svfiprintf_r>:
 8003e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea0:	4698      	mov	r8, r3
 8003ea2:	898b      	ldrh	r3, [r1, #12]
 8003ea4:	4607      	mov	r7, r0
 8003ea6:	061b      	lsls	r3, r3, #24
 8003ea8:	460d      	mov	r5, r1
 8003eaa:	4614      	mov	r4, r2
 8003eac:	b09d      	sub	sp, #116	@ 0x74
 8003eae:	d510      	bpl.n	8003ed2 <_svfiprintf_r+0x36>
 8003eb0:	690b      	ldr	r3, [r1, #16]
 8003eb2:	b973      	cbnz	r3, 8003ed2 <_svfiprintf_r+0x36>
 8003eb4:	2140      	movs	r1, #64	@ 0x40
 8003eb6:	f7ff ff05 	bl	8003cc4 <_malloc_r>
 8003eba:	6028      	str	r0, [r5, #0]
 8003ebc:	6128      	str	r0, [r5, #16]
 8003ebe:	b930      	cbnz	r0, 8003ece <_svfiprintf_r+0x32>
 8003ec0:	230c      	movs	r3, #12
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec8:	b01d      	add	sp, #116	@ 0x74
 8003eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ece:	2340      	movs	r3, #64	@ 0x40
 8003ed0:	616b      	str	r3, [r5, #20]
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ed6:	2320      	movs	r3, #32
 8003ed8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003edc:	2330      	movs	r3, #48	@ 0x30
 8003ede:	f04f 0901 	mov.w	r9, #1
 8003ee2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ee6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004080 <_svfiprintf_r+0x1e4>
 8003eea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003eee:	4623      	mov	r3, r4
 8003ef0:	469a      	mov	sl, r3
 8003ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ef6:	b10a      	cbz	r2, 8003efc <_svfiprintf_r+0x60>
 8003ef8:	2a25      	cmp	r2, #37	@ 0x25
 8003efa:	d1f9      	bne.n	8003ef0 <_svfiprintf_r+0x54>
 8003efc:	ebba 0b04 	subs.w	fp, sl, r4
 8003f00:	d00b      	beq.n	8003f1a <_svfiprintf_r+0x7e>
 8003f02:	465b      	mov	r3, fp
 8003f04:	4622      	mov	r2, r4
 8003f06:	4629      	mov	r1, r5
 8003f08:	4638      	mov	r0, r7
 8003f0a:	f7ff ff67 	bl	8003ddc <__ssputs_r>
 8003f0e:	3001      	adds	r0, #1
 8003f10:	f000 80a7 	beq.w	8004062 <_svfiprintf_r+0x1c6>
 8003f14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f16:	445a      	add	r2, fp
 8003f18:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 809f 	beq.w	8004062 <_svfiprintf_r+0x1c6>
 8003f24:	2300      	movs	r3, #0
 8003f26:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f2e:	f10a 0a01 	add.w	sl, sl, #1
 8003f32:	9304      	str	r3, [sp, #16]
 8003f34:	9307      	str	r3, [sp, #28]
 8003f36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f3c:	4654      	mov	r4, sl
 8003f3e:	2205      	movs	r2, #5
 8003f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f44:	484e      	ldr	r0, [pc, #312]	@ (8004080 <_svfiprintf_r+0x1e4>)
 8003f46:	f000 fa61 	bl	800440c <memchr>
 8003f4a:	9a04      	ldr	r2, [sp, #16]
 8003f4c:	b9d8      	cbnz	r0, 8003f86 <_svfiprintf_r+0xea>
 8003f4e:	06d0      	lsls	r0, r2, #27
 8003f50:	bf44      	itt	mi
 8003f52:	2320      	movmi	r3, #32
 8003f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f58:	0711      	lsls	r1, r2, #28
 8003f5a:	bf44      	itt	mi
 8003f5c:	232b      	movmi	r3, #43	@ 0x2b
 8003f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f62:	f89a 3000 	ldrb.w	r3, [sl]
 8003f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f68:	d015      	beq.n	8003f96 <_svfiprintf_r+0xfa>
 8003f6a:	4654      	mov	r4, sl
 8003f6c:	2000      	movs	r0, #0
 8003f6e:	f04f 0c0a 	mov.w	ip, #10
 8003f72:	9a07      	ldr	r2, [sp, #28]
 8003f74:	4621      	mov	r1, r4
 8003f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f7a:	3b30      	subs	r3, #48	@ 0x30
 8003f7c:	2b09      	cmp	r3, #9
 8003f7e:	d94b      	bls.n	8004018 <_svfiprintf_r+0x17c>
 8003f80:	b1b0      	cbz	r0, 8003fb0 <_svfiprintf_r+0x114>
 8003f82:	9207      	str	r2, [sp, #28]
 8003f84:	e014      	b.n	8003fb0 <_svfiprintf_r+0x114>
 8003f86:	eba0 0308 	sub.w	r3, r0, r8
 8003f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	46a2      	mov	sl, r4
 8003f92:	9304      	str	r3, [sp, #16]
 8003f94:	e7d2      	b.n	8003f3c <_svfiprintf_r+0xa0>
 8003f96:	9b03      	ldr	r3, [sp, #12]
 8003f98:	1d19      	adds	r1, r3, #4
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	9103      	str	r1, [sp, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	bfbb      	ittet	lt
 8003fa2:	425b      	neglt	r3, r3
 8003fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8003fa8:	9307      	strge	r3, [sp, #28]
 8003faa:	9307      	strlt	r3, [sp, #28]
 8003fac:	bfb8      	it	lt
 8003fae:	9204      	strlt	r2, [sp, #16]
 8003fb0:	7823      	ldrb	r3, [r4, #0]
 8003fb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003fb4:	d10a      	bne.n	8003fcc <_svfiprintf_r+0x130>
 8003fb6:	7863      	ldrb	r3, [r4, #1]
 8003fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fba:	d132      	bne.n	8004022 <_svfiprintf_r+0x186>
 8003fbc:	9b03      	ldr	r3, [sp, #12]
 8003fbe:	3402      	adds	r4, #2
 8003fc0:	1d1a      	adds	r2, r3, #4
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	9203      	str	r2, [sp, #12]
 8003fc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fca:	9305      	str	r3, [sp, #20]
 8003fcc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004084 <_svfiprintf_r+0x1e8>
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	4650      	mov	r0, sl
 8003fd4:	7821      	ldrb	r1, [r4, #0]
 8003fd6:	f000 fa19 	bl	800440c <memchr>
 8003fda:	b138      	cbz	r0, 8003fec <_svfiprintf_r+0x150>
 8003fdc:	2240      	movs	r2, #64	@ 0x40
 8003fde:	9b04      	ldr	r3, [sp, #16]
 8003fe0:	eba0 000a 	sub.w	r0, r0, sl
 8003fe4:	4082      	lsls	r2, r0
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	3401      	adds	r4, #1
 8003fea:	9304      	str	r3, [sp, #16]
 8003fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff0:	2206      	movs	r2, #6
 8003ff2:	4825      	ldr	r0, [pc, #148]	@ (8004088 <_svfiprintf_r+0x1ec>)
 8003ff4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ff8:	f000 fa08 	bl	800440c <memchr>
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d036      	beq.n	800406e <_svfiprintf_r+0x1d2>
 8004000:	4b22      	ldr	r3, [pc, #136]	@ (800408c <_svfiprintf_r+0x1f0>)
 8004002:	bb1b      	cbnz	r3, 800404c <_svfiprintf_r+0x1b0>
 8004004:	9b03      	ldr	r3, [sp, #12]
 8004006:	3307      	adds	r3, #7
 8004008:	f023 0307 	bic.w	r3, r3, #7
 800400c:	3308      	adds	r3, #8
 800400e:	9303      	str	r3, [sp, #12]
 8004010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004012:	4433      	add	r3, r6
 8004014:	9309      	str	r3, [sp, #36]	@ 0x24
 8004016:	e76a      	b.n	8003eee <_svfiprintf_r+0x52>
 8004018:	460c      	mov	r4, r1
 800401a:	2001      	movs	r0, #1
 800401c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004020:	e7a8      	b.n	8003f74 <_svfiprintf_r+0xd8>
 8004022:	2300      	movs	r3, #0
 8004024:	f04f 0c0a 	mov.w	ip, #10
 8004028:	4619      	mov	r1, r3
 800402a:	3401      	adds	r4, #1
 800402c:	9305      	str	r3, [sp, #20]
 800402e:	4620      	mov	r0, r4
 8004030:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004034:	3a30      	subs	r2, #48	@ 0x30
 8004036:	2a09      	cmp	r2, #9
 8004038:	d903      	bls.n	8004042 <_svfiprintf_r+0x1a6>
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0c6      	beq.n	8003fcc <_svfiprintf_r+0x130>
 800403e:	9105      	str	r1, [sp, #20]
 8004040:	e7c4      	b.n	8003fcc <_svfiprintf_r+0x130>
 8004042:	4604      	mov	r4, r0
 8004044:	2301      	movs	r3, #1
 8004046:	fb0c 2101 	mla	r1, ip, r1, r2
 800404a:	e7f0      	b.n	800402e <_svfiprintf_r+0x192>
 800404c:	ab03      	add	r3, sp, #12
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	462a      	mov	r2, r5
 8004052:	4638      	mov	r0, r7
 8004054:	4b0e      	ldr	r3, [pc, #56]	@ (8004090 <_svfiprintf_r+0x1f4>)
 8004056:	a904      	add	r1, sp, #16
 8004058:	f3af 8000 	nop.w
 800405c:	1c42      	adds	r2, r0, #1
 800405e:	4606      	mov	r6, r0
 8004060:	d1d6      	bne.n	8004010 <_svfiprintf_r+0x174>
 8004062:	89ab      	ldrh	r3, [r5, #12]
 8004064:	065b      	lsls	r3, r3, #25
 8004066:	f53f af2d 	bmi.w	8003ec4 <_svfiprintf_r+0x28>
 800406a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800406c:	e72c      	b.n	8003ec8 <_svfiprintf_r+0x2c>
 800406e:	ab03      	add	r3, sp, #12
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	462a      	mov	r2, r5
 8004074:	4638      	mov	r0, r7
 8004076:	4b06      	ldr	r3, [pc, #24]	@ (8004090 <_svfiprintf_r+0x1f4>)
 8004078:	a904      	add	r1, sp, #16
 800407a:	f000 f87d 	bl	8004178 <_printf_i>
 800407e:	e7ed      	b.n	800405c <_svfiprintf_r+0x1c0>
 8004080:	0800451c 	.word	0x0800451c
 8004084:	08004522 	.word	0x08004522
 8004088:	08004526 	.word	0x08004526
 800408c:	00000000 	.word	0x00000000
 8004090:	08003ddd 	.word	0x08003ddd

08004094 <_printf_common>:
 8004094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004098:	4616      	mov	r6, r2
 800409a:	4698      	mov	r8, r3
 800409c:	688a      	ldr	r2, [r1, #8]
 800409e:	690b      	ldr	r3, [r1, #16]
 80040a0:	4607      	mov	r7, r0
 80040a2:	4293      	cmp	r3, r2
 80040a4:	bfb8      	it	lt
 80040a6:	4613      	movlt	r3, r2
 80040a8:	6033      	str	r3, [r6, #0]
 80040aa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040ae:	460c      	mov	r4, r1
 80040b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80040b4:	b10a      	cbz	r2, 80040ba <_printf_common+0x26>
 80040b6:	3301      	adds	r3, #1
 80040b8:	6033      	str	r3, [r6, #0]
 80040ba:	6823      	ldr	r3, [r4, #0]
 80040bc:	0699      	lsls	r1, r3, #26
 80040be:	bf42      	ittt	mi
 80040c0:	6833      	ldrmi	r3, [r6, #0]
 80040c2:	3302      	addmi	r3, #2
 80040c4:	6033      	strmi	r3, [r6, #0]
 80040c6:	6825      	ldr	r5, [r4, #0]
 80040c8:	f015 0506 	ands.w	r5, r5, #6
 80040cc:	d106      	bne.n	80040dc <_printf_common+0x48>
 80040ce:	f104 0a19 	add.w	sl, r4, #25
 80040d2:	68e3      	ldr	r3, [r4, #12]
 80040d4:	6832      	ldr	r2, [r6, #0]
 80040d6:	1a9b      	subs	r3, r3, r2
 80040d8:	42ab      	cmp	r3, r5
 80040da:	dc2b      	bgt.n	8004134 <_printf_common+0xa0>
 80040dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	3b00      	subs	r3, #0
 80040e4:	bf18      	it	ne
 80040e6:	2301      	movne	r3, #1
 80040e8:	0692      	lsls	r2, r2, #26
 80040ea:	d430      	bmi.n	800414e <_printf_common+0xba>
 80040ec:	4641      	mov	r1, r8
 80040ee:	4638      	mov	r0, r7
 80040f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040f4:	47c8      	blx	r9
 80040f6:	3001      	adds	r0, #1
 80040f8:	d023      	beq.n	8004142 <_printf_common+0xae>
 80040fa:	6823      	ldr	r3, [r4, #0]
 80040fc:	6922      	ldr	r2, [r4, #16]
 80040fe:	f003 0306 	and.w	r3, r3, #6
 8004102:	2b04      	cmp	r3, #4
 8004104:	bf14      	ite	ne
 8004106:	2500      	movne	r5, #0
 8004108:	6833      	ldreq	r3, [r6, #0]
 800410a:	f04f 0600 	mov.w	r6, #0
 800410e:	bf08      	it	eq
 8004110:	68e5      	ldreq	r5, [r4, #12]
 8004112:	f104 041a 	add.w	r4, r4, #26
 8004116:	bf08      	it	eq
 8004118:	1aed      	subeq	r5, r5, r3
 800411a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800411e:	bf08      	it	eq
 8004120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004124:	4293      	cmp	r3, r2
 8004126:	bfc4      	itt	gt
 8004128:	1a9b      	subgt	r3, r3, r2
 800412a:	18ed      	addgt	r5, r5, r3
 800412c:	42b5      	cmp	r5, r6
 800412e:	d11a      	bne.n	8004166 <_printf_common+0xd2>
 8004130:	2000      	movs	r0, #0
 8004132:	e008      	b.n	8004146 <_printf_common+0xb2>
 8004134:	2301      	movs	r3, #1
 8004136:	4652      	mov	r2, sl
 8004138:	4641      	mov	r1, r8
 800413a:	4638      	mov	r0, r7
 800413c:	47c8      	blx	r9
 800413e:	3001      	adds	r0, #1
 8004140:	d103      	bne.n	800414a <_printf_common+0xb6>
 8004142:	f04f 30ff 	mov.w	r0, #4294967295
 8004146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800414a:	3501      	adds	r5, #1
 800414c:	e7c1      	b.n	80040d2 <_printf_common+0x3e>
 800414e:	2030      	movs	r0, #48	@ 0x30
 8004150:	18e1      	adds	r1, r4, r3
 8004152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800415c:	4422      	add	r2, r4
 800415e:	3302      	adds	r3, #2
 8004160:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004164:	e7c2      	b.n	80040ec <_printf_common+0x58>
 8004166:	2301      	movs	r3, #1
 8004168:	4622      	mov	r2, r4
 800416a:	4641      	mov	r1, r8
 800416c:	4638      	mov	r0, r7
 800416e:	47c8      	blx	r9
 8004170:	3001      	adds	r0, #1
 8004172:	d0e6      	beq.n	8004142 <_printf_common+0xae>
 8004174:	3601      	adds	r6, #1
 8004176:	e7d9      	b.n	800412c <_printf_common+0x98>

08004178 <_printf_i>:
 8004178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800417c:	7e0f      	ldrb	r7, [r1, #24]
 800417e:	4691      	mov	r9, r2
 8004180:	2f78      	cmp	r7, #120	@ 0x78
 8004182:	4680      	mov	r8, r0
 8004184:	460c      	mov	r4, r1
 8004186:	469a      	mov	sl, r3
 8004188:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800418a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800418e:	d807      	bhi.n	80041a0 <_printf_i+0x28>
 8004190:	2f62      	cmp	r7, #98	@ 0x62
 8004192:	d80a      	bhi.n	80041aa <_printf_i+0x32>
 8004194:	2f00      	cmp	r7, #0
 8004196:	f000 80d2 	beq.w	800433e <_printf_i+0x1c6>
 800419a:	2f58      	cmp	r7, #88	@ 0x58
 800419c:	f000 80b7 	beq.w	800430e <_printf_i+0x196>
 80041a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80041a8:	e03a      	b.n	8004220 <_printf_i+0xa8>
 80041aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80041ae:	2b15      	cmp	r3, #21
 80041b0:	d8f6      	bhi.n	80041a0 <_printf_i+0x28>
 80041b2:	a101      	add	r1, pc, #4	@ (adr r1, 80041b8 <_printf_i+0x40>)
 80041b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041b8:	08004211 	.word	0x08004211
 80041bc:	08004225 	.word	0x08004225
 80041c0:	080041a1 	.word	0x080041a1
 80041c4:	080041a1 	.word	0x080041a1
 80041c8:	080041a1 	.word	0x080041a1
 80041cc:	080041a1 	.word	0x080041a1
 80041d0:	08004225 	.word	0x08004225
 80041d4:	080041a1 	.word	0x080041a1
 80041d8:	080041a1 	.word	0x080041a1
 80041dc:	080041a1 	.word	0x080041a1
 80041e0:	080041a1 	.word	0x080041a1
 80041e4:	08004325 	.word	0x08004325
 80041e8:	0800424f 	.word	0x0800424f
 80041ec:	080042db 	.word	0x080042db
 80041f0:	080041a1 	.word	0x080041a1
 80041f4:	080041a1 	.word	0x080041a1
 80041f8:	08004347 	.word	0x08004347
 80041fc:	080041a1 	.word	0x080041a1
 8004200:	0800424f 	.word	0x0800424f
 8004204:	080041a1 	.word	0x080041a1
 8004208:	080041a1 	.word	0x080041a1
 800420c:	080042e3 	.word	0x080042e3
 8004210:	6833      	ldr	r3, [r6, #0]
 8004212:	1d1a      	adds	r2, r3, #4
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6032      	str	r2, [r6, #0]
 8004218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800421c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004220:	2301      	movs	r3, #1
 8004222:	e09d      	b.n	8004360 <_printf_i+0x1e8>
 8004224:	6833      	ldr	r3, [r6, #0]
 8004226:	6820      	ldr	r0, [r4, #0]
 8004228:	1d19      	adds	r1, r3, #4
 800422a:	6031      	str	r1, [r6, #0]
 800422c:	0606      	lsls	r6, r0, #24
 800422e:	d501      	bpl.n	8004234 <_printf_i+0xbc>
 8004230:	681d      	ldr	r5, [r3, #0]
 8004232:	e003      	b.n	800423c <_printf_i+0xc4>
 8004234:	0645      	lsls	r5, r0, #25
 8004236:	d5fb      	bpl.n	8004230 <_printf_i+0xb8>
 8004238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800423c:	2d00      	cmp	r5, #0
 800423e:	da03      	bge.n	8004248 <_printf_i+0xd0>
 8004240:	232d      	movs	r3, #45	@ 0x2d
 8004242:	426d      	negs	r5, r5
 8004244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004248:	230a      	movs	r3, #10
 800424a:	4859      	ldr	r0, [pc, #356]	@ (80043b0 <_printf_i+0x238>)
 800424c:	e010      	b.n	8004270 <_printf_i+0xf8>
 800424e:	6821      	ldr	r1, [r4, #0]
 8004250:	6833      	ldr	r3, [r6, #0]
 8004252:	0608      	lsls	r0, r1, #24
 8004254:	f853 5b04 	ldr.w	r5, [r3], #4
 8004258:	d402      	bmi.n	8004260 <_printf_i+0xe8>
 800425a:	0649      	lsls	r1, r1, #25
 800425c:	bf48      	it	mi
 800425e:	b2ad      	uxthmi	r5, r5
 8004260:	2f6f      	cmp	r7, #111	@ 0x6f
 8004262:	4853      	ldr	r0, [pc, #332]	@ (80043b0 <_printf_i+0x238>)
 8004264:	6033      	str	r3, [r6, #0]
 8004266:	d159      	bne.n	800431c <_printf_i+0x1a4>
 8004268:	2308      	movs	r3, #8
 800426a:	2100      	movs	r1, #0
 800426c:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004270:	6866      	ldr	r6, [r4, #4]
 8004272:	2e00      	cmp	r6, #0
 8004274:	60a6      	str	r6, [r4, #8]
 8004276:	db05      	blt.n	8004284 <_printf_i+0x10c>
 8004278:	6821      	ldr	r1, [r4, #0]
 800427a:	432e      	orrs	r6, r5
 800427c:	f021 0104 	bic.w	r1, r1, #4
 8004280:	6021      	str	r1, [r4, #0]
 8004282:	d04d      	beq.n	8004320 <_printf_i+0x1a8>
 8004284:	4616      	mov	r6, r2
 8004286:	fbb5 f1f3 	udiv	r1, r5, r3
 800428a:	fb03 5711 	mls	r7, r3, r1, r5
 800428e:	5dc7      	ldrb	r7, [r0, r7]
 8004290:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004294:	462f      	mov	r7, r5
 8004296:	42bb      	cmp	r3, r7
 8004298:	460d      	mov	r5, r1
 800429a:	d9f4      	bls.n	8004286 <_printf_i+0x10e>
 800429c:	2b08      	cmp	r3, #8
 800429e:	d10b      	bne.n	80042b8 <_printf_i+0x140>
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	07df      	lsls	r7, r3, #31
 80042a4:	d508      	bpl.n	80042b8 <_printf_i+0x140>
 80042a6:	6923      	ldr	r3, [r4, #16]
 80042a8:	6861      	ldr	r1, [r4, #4]
 80042aa:	4299      	cmp	r1, r3
 80042ac:	bfde      	ittt	le
 80042ae:	2330      	movle	r3, #48	@ 0x30
 80042b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042b8:	1b92      	subs	r2, r2, r6
 80042ba:	6122      	str	r2, [r4, #16]
 80042bc:	464b      	mov	r3, r9
 80042be:	4621      	mov	r1, r4
 80042c0:	4640      	mov	r0, r8
 80042c2:	f8cd a000 	str.w	sl, [sp]
 80042c6:	aa03      	add	r2, sp, #12
 80042c8:	f7ff fee4 	bl	8004094 <_printf_common>
 80042cc:	3001      	adds	r0, #1
 80042ce:	d14c      	bne.n	800436a <_printf_i+0x1f2>
 80042d0:	f04f 30ff 	mov.w	r0, #4294967295
 80042d4:	b004      	add	sp, #16
 80042d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	f043 0320 	orr.w	r3, r3, #32
 80042e0:	6023      	str	r3, [r4, #0]
 80042e2:	2778      	movs	r7, #120	@ 0x78
 80042e4:	4833      	ldr	r0, [pc, #204]	@ (80043b4 <_printf_i+0x23c>)
 80042e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	6831      	ldr	r1, [r6, #0]
 80042ee:	061f      	lsls	r7, r3, #24
 80042f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80042f4:	d402      	bmi.n	80042fc <_printf_i+0x184>
 80042f6:	065f      	lsls	r7, r3, #25
 80042f8:	bf48      	it	mi
 80042fa:	b2ad      	uxthmi	r5, r5
 80042fc:	6031      	str	r1, [r6, #0]
 80042fe:	07d9      	lsls	r1, r3, #31
 8004300:	bf44      	itt	mi
 8004302:	f043 0320 	orrmi.w	r3, r3, #32
 8004306:	6023      	strmi	r3, [r4, #0]
 8004308:	b11d      	cbz	r5, 8004312 <_printf_i+0x19a>
 800430a:	2310      	movs	r3, #16
 800430c:	e7ad      	b.n	800426a <_printf_i+0xf2>
 800430e:	4828      	ldr	r0, [pc, #160]	@ (80043b0 <_printf_i+0x238>)
 8004310:	e7e9      	b.n	80042e6 <_printf_i+0x16e>
 8004312:	6823      	ldr	r3, [r4, #0]
 8004314:	f023 0320 	bic.w	r3, r3, #32
 8004318:	6023      	str	r3, [r4, #0]
 800431a:	e7f6      	b.n	800430a <_printf_i+0x192>
 800431c:	230a      	movs	r3, #10
 800431e:	e7a4      	b.n	800426a <_printf_i+0xf2>
 8004320:	4616      	mov	r6, r2
 8004322:	e7bb      	b.n	800429c <_printf_i+0x124>
 8004324:	6833      	ldr	r3, [r6, #0]
 8004326:	6825      	ldr	r5, [r4, #0]
 8004328:	1d18      	adds	r0, r3, #4
 800432a:	6961      	ldr	r1, [r4, #20]
 800432c:	6030      	str	r0, [r6, #0]
 800432e:	062e      	lsls	r6, r5, #24
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	d501      	bpl.n	8004338 <_printf_i+0x1c0>
 8004334:	6019      	str	r1, [r3, #0]
 8004336:	e002      	b.n	800433e <_printf_i+0x1c6>
 8004338:	0668      	lsls	r0, r5, #25
 800433a:	d5fb      	bpl.n	8004334 <_printf_i+0x1bc>
 800433c:	8019      	strh	r1, [r3, #0]
 800433e:	2300      	movs	r3, #0
 8004340:	4616      	mov	r6, r2
 8004342:	6123      	str	r3, [r4, #16]
 8004344:	e7ba      	b.n	80042bc <_printf_i+0x144>
 8004346:	6833      	ldr	r3, [r6, #0]
 8004348:	2100      	movs	r1, #0
 800434a:	1d1a      	adds	r2, r3, #4
 800434c:	6032      	str	r2, [r6, #0]
 800434e:	681e      	ldr	r6, [r3, #0]
 8004350:	6862      	ldr	r2, [r4, #4]
 8004352:	4630      	mov	r0, r6
 8004354:	f000 f85a 	bl	800440c <memchr>
 8004358:	b108      	cbz	r0, 800435e <_printf_i+0x1e6>
 800435a:	1b80      	subs	r0, r0, r6
 800435c:	6060      	str	r0, [r4, #4]
 800435e:	6863      	ldr	r3, [r4, #4]
 8004360:	6123      	str	r3, [r4, #16]
 8004362:	2300      	movs	r3, #0
 8004364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004368:	e7a8      	b.n	80042bc <_printf_i+0x144>
 800436a:	4632      	mov	r2, r6
 800436c:	4649      	mov	r1, r9
 800436e:	4640      	mov	r0, r8
 8004370:	6923      	ldr	r3, [r4, #16]
 8004372:	47d0      	blx	sl
 8004374:	3001      	adds	r0, #1
 8004376:	d0ab      	beq.n	80042d0 <_printf_i+0x158>
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	079b      	lsls	r3, r3, #30
 800437c:	d413      	bmi.n	80043a6 <_printf_i+0x22e>
 800437e:	68e0      	ldr	r0, [r4, #12]
 8004380:	9b03      	ldr	r3, [sp, #12]
 8004382:	4298      	cmp	r0, r3
 8004384:	bfb8      	it	lt
 8004386:	4618      	movlt	r0, r3
 8004388:	e7a4      	b.n	80042d4 <_printf_i+0x15c>
 800438a:	2301      	movs	r3, #1
 800438c:	4632      	mov	r2, r6
 800438e:	4649      	mov	r1, r9
 8004390:	4640      	mov	r0, r8
 8004392:	47d0      	blx	sl
 8004394:	3001      	adds	r0, #1
 8004396:	d09b      	beq.n	80042d0 <_printf_i+0x158>
 8004398:	3501      	adds	r5, #1
 800439a:	68e3      	ldr	r3, [r4, #12]
 800439c:	9903      	ldr	r1, [sp, #12]
 800439e:	1a5b      	subs	r3, r3, r1
 80043a0:	42ab      	cmp	r3, r5
 80043a2:	dcf2      	bgt.n	800438a <_printf_i+0x212>
 80043a4:	e7eb      	b.n	800437e <_printf_i+0x206>
 80043a6:	2500      	movs	r5, #0
 80043a8:	f104 0619 	add.w	r6, r4, #25
 80043ac:	e7f5      	b.n	800439a <_printf_i+0x222>
 80043ae:	bf00      	nop
 80043b0:	0800452d 	.word	0x0800452d
 80043b4:	0800453e 	.word	0x0800453e

080043b8 <memmove>:
 80043b8:	4288      	cmp	r0, r1
 80043ba:	b510      	push	{r4, lr}
 80043bc:	eb01 0402 	add.w	r4, r1, r2
 80043c0:	d902      	bls.n	80043c8 <memmove+0x10>
 80043c2:	4284      	cmp	r4, r0
 80043c4:	4623      	mov	r3, r4
 80043c6:	d807      	bhi.n	80043d8 <memmove+0x20>
 80043c8:	1e43      	subs	r3, r0, #1
 80043ca:	42a1      	cmp	r1, r4
 80043cc:	d007      	beq.n	80043de <memmove+0x26>
 80043ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043d6:	e7f8      	b.n	80043ca <memmove+0x12>
 80043d8:	4402      	add	r2, r0
 80043da:	4282      	cmp	r2, r0
 80043dc:	d100      	bne.n	80043e0 <memmove+0x28>
 80043de:	bd10      	pop	{r4, pc}
 80043e0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 80043e4:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80043e8:	e7f7      	b.n	80043da <memmove+0x22>
	...

080043ec <_sbrk_r>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	2300      	movs	r3, #0
 80043f0:	4d05      	ldr	r5, [pc, #20]	@ (8004408 <_sbrk_r+0x1c>)
 80043f2:	4604      	mov	r4, r0
 80043f4:	4608      	mov	r0, r1
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	f7ff fa48 	bl	800388c <_sbrk>
 80043fc:	1c43      	adds	r3, r0, #1
 80043fe:	d102      	bne.n	8004406 <_sbrk_r+0x1a>
 8004400:	682b      	ldr	r3, [r5, #0]
 8004402:	b103      	cbz	r3, 8004406 <_sbrk_r+0x1a>
 8004404:	6023      	str	r3, [r4, #0]
 8004406:	bd38      	pop	{r3, r4, r5, pc}
 8004408:	20000398 	.word	0x20000398

0800440c <memchr>:
 800440c:	4603      	mov	r3, r0
 800440e:	b510      	push	{r4, lr}
 8004410:	b2c9      	uxtb	r1, r1
 8004412:	4402      	add	r2, r0
 8004414:	4293      	cmp	r3, r2
 8004416:	4618      	mov	r0, r3
 8004418:	d101      	bne.n	800441e <memchr+0x12>
 800441a:	2000      	movs	r0, #0
 800441c:	e003      	b.n	8004426 <memchr+0x1a>
 800441e:	7804      	ldrb	r4, [r0, #0]
 8004420:	3301      	adds	r3, #1
 8004422:	428c      	cmp	r4, r1
 8004424:	d1f6      	bne.n	8004414 <memchr+0x8>
 8004426:	bd10      	pop	{r4, pc}

08004428 <_realloc_r>:
 8004428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800442c:	4607      	mov	r7, r0
 800442e:	4614      	mov	r4, r2
 8004430:	460d      	mov	r5, r1
 8004432:	b921      	cbnz	r1, 800443e <_realloc_r+0x16>
 8004434:	4611      	mov	r1, r2
 8004436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800443a:	f7ff bc43 	b.w	8003cc4 <_malloc_r>
 800443e:	b92a      	cbnz	r2, 800444c <_realloc_r+0x24>
 8004440:	f7ff fbd6 	bl	8003bf0 <_free_r>
 8004444:	4625      	mov	r5, r4
 8004446:	4628      	mov	r0, r5
 8004448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800444c:	f000 f81a 	bl	8004484 <_malloc_usable_size_r>
 8004450:	4284      	cmp	r4, r0
 8004452:	4606      	mov	r6, r0
 8004454:	d802      	bhi.n	800445c <_realloc_r+0x34>
 8004456:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800445a:	d8f4      	bhi.n	8004446 <_realloc_r+0x1e>
 800445c:	4621      	mov	r1, r4
 800445e:	4638      	mov	r0, r7
 8004460:	f7ff fc30 	bl	8003cc4 <_malloc_r>
 8004464:	4680      	mov	r8, r0
 8004466:	b908      	cbnz	r0, 800446c <_realloc_r+0x44>
 8004468:	4645      	mov	r5, r8
 800446a:	e7ec      	b.n	8004446 <_realloc_r+0x1e>
 800446c:	42b4      	cmp	r4, r6
 800446e:	4622      	mov	r2, r4
 8004470:	4629      	mov	r1, r5
 8004472:	bf28      	it	cs
 8004474:	4632      	movcs	r2, r6
 8004476:	f7ff fbad 	bl	8003bd4 <memcpy>
 800447a:	4629      	mov	r1, r5
 800447c:	4638      	mov	r0, r7
 800447e:	f7ff fbb7 	bl	8003bf0 <_free_r>
 8004482:	e7f1      	b.n	8004468 <_realloc_r+0x40>

08004484 <_malloc_usable_size_r>:
 8004484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004488:	1f18      	subs	r0, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	bfbc      	itt	lt
 800448e:	580b      	ldrlt	r3, [r1, r0]
 8004490:	18c0      	addlt	r0, r0, r3
 8004492:	4770      	bx	lr

08004494 <_init>:
 8004494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004496:	bf00      	nop
 8004498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800449a:	bc08      	pop	{r3}
 800449c:	469e      	mov	lr, r3
 800449e:	4770      	bx	lr

080044a0 <_fini>:
 80044a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a2:	bf00      	nop
 80044a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044a6:	bc08      	pop	{r3}
 80044a8:	469e      	mov	lr, r3
 80044aa:	4770      	bx	lr
