// UART Module Schematic
digraph {
	rankdir=LR
	UART [label="UART_TX_BLOCK

Ports:
i_Clk, i_TxDV, i_Data
o_TX, o_TX_Active, o_Ready"]
	DPRAM [label="DPRAM_2k

Ports:
data, wraddress, wren
rdaddress, rden, q"]
	TXDATA [label="UART_TXDATA_BLOCK

Ports:
i_Clk, i_TxStart, i_TxHead
i_RamData, o_RamRE, o_RamAddr"]
	TXDATA -> DPRAM [label="o_RamRE -> rden
o_RamAddr -> rdaddress"]
	DPRAM -> TXDATA [label="q -> i_RamData"]
	TXDATA -> UART [label="o_DV -> i_TxDV
o_TxData -> i_Data"]
}
