# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst riscv_simulation.reset_source_0 -pg 1 -lvl 2 -y 90
preplace inst riscv_simulation.onchip_memory2_0 -pg 1 -lvl 4 -y 130
preplace inst riscv_simulation.rv32ui_fsmd_0 -pg 1 -lvl 3 -y 90
preplace inst riscv_simulation.pio_0 -pg 1 -lvl 4 -y 30
preplace inst riscv_simulation.clock_source_0 -pg 1 -lvl 1 -y 70
preplace inst riscv_simulation -pg 1 -lvl 1 -y 40 -regy -20
preplace netloc EXPORT<net_container>riscv_simulation</net_container>(SLAVE)riscv_simulation.leds,(SLAVE)pio_0.external_connection) 1 0 4 NJ 120 NJ 60 NJ 60 NJ
preplace netloc POINT_TO_POINT<net_container>riscv_simulation</net_container>(MASTER)rv32ui_fsmd_0.instruction,(SLAVE)onchip_memory2_0.s1) 1 3 1 610
preplace netloc FAN_OUT<net_container>riscv_simulation</net_container>(MASTER)rv32ui_fsmd_0.data,(SLAVE)pio_0.s1,(SLAVE)onchip_memory2_0.s2) 1 3 1 630
preplace netloc FAN_OUT<net_container>riscv_simulation</net_container>(SLAVE)rv32ui_fsmd_0.reset_n,(SLAVE)onchip_memory2_0.reset1,(MASTER)reset_source_0.reset,(SLAVE)pio_0.reset) 1 2 2 360 180 590
preplace netloc FAN_OUT<net_container>riscv_simulation</net_container>(MASTER)clock_source_0.clk,(SLAVE)pio_0.clk,(SLAVE)reset_source_0.clk,(SLAVE)rv32ui_fsmd_0.clock,(SLAVE)onchip_memory2_0.clk1) 1 1 3 190 80 380 160 570
levelinfo -pg 1 0 40 840
levelinfo -hier riscv_simulation 50 90 250 410 680 830
