INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab1/lab1.srcs/sources_1/new/bcd_to_seven_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_to_seven_seg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab3/project_3/project_3.srcs/sources_1/new/adder_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab3/project_3/project_3.srcs/sources_1/new/bcd_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_adder
