/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Fri Oct 31 03:41:27 IST 2025
 * 
 */

/* Generation options: */
#ifndef __mkViterbi_h__
#define __mkViterbi_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkFP32_Adder.h"


/* Class declaration for the mkViterbi module */
class MOD_mkViterbi : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkFP32_Adder INST_adder;
  MOD_Reg<tUInt32> INST_curr_0;
  MOD_Reg<tUInt32> INST_curr_1;
  MOD_Reg<tUInt32> INST_curr_10;
  MOD_Reg<tUInt32> INST_curr_11;
  MOD_Reg<tUInt32> INST_curr_12;
  MOD_Reg<tUInt32> INST_curr_13;
  MOD_Reg<tUInt32> INST_curr_14;
  MOD_Reg<tUInt32> INST_curr_15;
  MOD_Reg<tUInt32> INST_curr_16;
  MOD_Reg<tUInt32> INST_curr_17;
  MOD_Reg<tUInt32> INST_curr_18;
  MOD_Reg<tUInt32> INST_curr_19;
  MOD_Reg<tUInt32> INST_curr_2;
  MOD_Reg<tUInt32> INST_curr_20;
  MOD_Reg<tUInt32> INST_curr_21;
  MOD_Reg<tUInt32> INST_curr_22;
  MOD_Reg<tUInt32> INST_curr_23;
  MOD_Reg<tUInt32> INST_curr_24;
  MOD_Reg<tUInt32> INST_curr_25;
  MOD_Reg<tUInt32> INST_curr_26;
  MOD_Reg<tUInt32> INST_curr_27;
  MOD_Reg<tUInt32> INST_curr_28;
  MOD_Reg<tUInt32> INST_curr_29;
  MOD_Reg<tUInt32> INST_curr_3;
  MOD_Reg<tUInt32> INST_curr_30;
  MOD_Reg<tUInt32> INST_curr_31;
  MOD_Reg<tUInt32> INST_curr_4;
  MOD_Reg<tUInt32> INST_curr_5;
  MOD_Reg<tUInt32> INST_curr_6;
  MOD_Reg<tUInt32> INST_curr_7;
  MOD_Reg<tUInt32> INST_curr_8;
  MOD_Reg<tUInt32> INST_curr_9;
  MOD_Reg<tUInt32> INST_emission_buffer;
  MOD_Reg<tUInt32> INST_emission_idx;
  MOD_Reg<tUInt8> INST_emission_ready;
  MOD_Reg<tUInt32> INST_i_ctr;
  MOD_Reg<tUInt8> INST_init_done_flag;
  MOD_Reg<tUInt8> INST_init_in_progress;
  MOD_Reg<tUInt32> INST_input_idx_ctr;
  MOD_Reg<tUInt32> INST_j_ctr;
  MOD_Reg<tUInt32> INST_m_reg;
  MOD_Reg<tUInt8> INST_n_and_m_loaded;
  MOD_Reg<tUInt32> INST_n_reg;
  MOD_Reg<tUInt32> INST_outcome_buffer;
  MOD_Reg<tUInt32> INST_outcome_idx;
  MOD_Reg<tUInt32> INST_outcome_reg;
  MOD_Reg<tUInt32> INST_prev_0;
  MOD_Reg<tUInt32> INST_prev_1;
  MOD_Reg<tUInt32> INST_prev_10;
  MOD_Reg<tUInt32> INST_prev_11;
  MOD_Reg<tUInt32> INST_prev_12;
  MOD_Reg<tUInt32> INST_prev_13;
  MOD_Reg<tUInt32> INST_prev_14;
  MOD_Reg<tUInt32> INST_prev_15;
  MOD_Reg<tUInt32> INST_prev_16;
  MOD_Reg<tUInt32> INST_prev_17;
  MOD_Reg<tUInt32> INST_prev_18;
  MOD_Reg<tUInt32> INST_prev_19;
  MOD_Reg<tUInt32> INST_prev_2;
  MOD_Reg<tUInt32> INST_prev_20;
  MOD_Reg<tUInt32> INST_prev_21;
  MOD_Reg<tUInt32> INST_prev_22;
  MOD_Reg<tUInt32> INST_prev_23;
  MOD_Reg<tUInt32> INST_prev_24;
  MOD_Reg<tUInt32> INST_prev_25;
  MOD_Reg<tUInt32> INST_prev_26;
  MOD_Reg<tUInt32> INST_prev_27;
  MOD_Reg<tUInt32> INST_prev_28;
  MOD_Reg<tUInt32> INST_prev_29;
  MOD_Reg<tUInt32> INST_prev_3;
  MOD_Reg<tUInt32> INST_prev_30;
  MOD_Reg<tUInt32> INST_prev_31;
  MOD_Reg<tUInt32> INST_prev_4;
  MOD_Reg<tUInt32> INST_prev_5;
  MOD_Reg<tUInt32> INST_prev_6;
  MOD_Reg<tUInt32> INST_prev_7;
  MOD_Reg<tUInt32> INST_prev_8;
  MOD_Reg<tUInt32> INST_prev_9;
  MOD_Reg<tUInt8> INST_read_emission;
  MOD_Reg<tUInt8> INST_read_outcome;
  MOD_Reg<tUInt8> INST_read_transition;
  MOD_Reg<tUInt32> INST_t_ctr;
  MOD_Reg<tUInt32> INST_transition_buffer;
  MOD_Reg<tUInt32> INST_transition_idx;
  MOD_Reg<tUInt8> INST_transition_ready;
 
 /* Constructor */
 public:
  MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_x__h6767;
  tUInt8 DEF_n_and_m_loaded__h4720;
 
 /* Local definitions */
 private:
  tUInt8 DEF_read_transition__h4726;
  tUInt8 DEF_read_emission__h4734;
  tUInt32 DEF_y__h4928;
  tUInt32 DEF_x__h6684;
 
 /* Rules */
 public:
  void RL_init_v();
  void RL_done_init();
 
 /* Methods */
 public:
  tUInt8 METH_get_n_and_m_loaded();
  tUInt8 METH_RDY_get_n_and_m_loaded();
  void METH_n_and_m_load(tUInt32 ARG_n_and_m_load_n,
			 tUInt32 ARG_n_and_m_load_m,
			 tUInt32 ARG_n_and_m_load_outcome1);
  tUInt8 METH_RDY_n_and_m_load();
  tUInt32 METH_read_transition_idx();
  tUInt8 METH_RDY_read_transition_idx();
  tUInt32 METH_read_emission_idx();
  tUInt8 METH_RDY_read_emission_idx();
  tUInt32 METH_read_outcome_idx();
  tUInt8 METH_RDY_read_outcome_idx();
  void METH_send_transition_data(tUInt32 ARG_send_transition_data_data);
  tUInt8 METH_RDY_send_transition_data();
  void METH_send_emission_data(tUInt32 ARG_send_emission_data_data);
  tUInt8 METH_RDY_send_emission_data();
  void METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data);
  tUInt8 METH_RDY_send_outcome_data();
  tUInt8 METH_get_read_transition();
  tUInt8 METH_RDY_get_read_transition();
  void METH_set_read_transition(tUInt8 ARG_set_read_transition_val);
  tUInt8 METH_RDY_set_read_transition();
  tUInt8 METH_get_read_emission();
  tUInt8 METH_RDY_get_read_emission();
  tUInt8 METH_get_read_outcome();
  tUInt8 METH_RDY_get_read_outcome();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
};

#endif /* ifndef __mkViterbi_h__ */
