{
"/demo/actest":{"schematic":[["/analog/v_source",[-64,-24,0],{"name":"src","value":"sin(0,1,10k,0,0)"}],["/analog/resistor",[-40,-24,3],{"r":"1k"}],["/analog/capacitor",[8,-24,0],{"c":"300n"}],["/analog/v_probe",[8,-24,0],{"color":"cyan"}],["wire",[8,24,0,-72,0]],["wire",[-64,-24,0,24,0]],["ground",[-64,24,0]]],"icon":[["terminal",[0,0,0],{"line":"no"}],["terminal",[0,16,0],{"line":"no"}],["terminal",[40,8,4],{"line":"no"}],["arc",[8,-4,0,0,24,3,12]],["arc",[8,-4,0,24,12,22,10]],["arc",[32,8,0,-24,12,-2,2]],["circle",[34,8,0,2]],["line",[36,8,0,4,0]],["arc",[5,-4,0,0,24,3,12]],["line",[0,0,0,7,0]],["line",[0,16,0,7,0]]],"test":[["test",""]],"properties":{"ac_fstart":"10","ac_fstop":"1G","ac_source":"src"}},
"/demo/FA":{"schematic":[["/gates/nand2",[-80,-152,0],{"name":"CO"}],["/gates/xor2",[-144,-224,0],{"name":"P"}],["/gates/xor2",[-80,-200,0],{"name":"S"}],["/gates/nand2",[-128,-128,0],{"name":"G"}],["/gates/nand2",[-128,-160,0],{"name":"PCI"}],["port",[-168,-224,0],{"signal":"A"}],["port",[-168,-208,0],{"signal":"B"}],["port",[-32,-192,4],{"signal":"S"}],["port",[-32,-144,4],{"signal":"CO"}],["port",[-168,-184,0],{"signal":"CI"}],["wire",[-128,-112,0,-32,0]],["wire",[-168,-208,0,8,0]],["wire",[-144,-208,0,-16,0]],["wire",[-128,-128,0,-24,0]],["wire",[-168,-224,0,16,0]],["wire",[-144,-224,0,-8,0]],["wire",[-128,-200,0,32,0]],["wire",[-96,-200,0,0,-16],{"signal":"P"}],["wire",[-80,-120,0,0,-16],{"signal":"G"}],["wire",[-160,-208,0,0,96]],["wire",[-152,-224,0,0,96]],["wire",[-96,-200,0,16,0]],["wire",[-128,-200,0,0,40]],["wire",[-128,-144,0,-16,0]],["wire",[-144,-144,0,0,-40]],["wire",[-80,-184,0,-64,0]],["wire",[-168,-184,0,24,0]]],"icon":[["terminal",[-40,-32,7],{"name":"B"}],["terminal",[-24,-32,7],{"name":"A"}],["terminal",[-32,32,3],{"name":"S"}],["terminal",[8,0,4],{"name":"CI"}],["terminal",[-72,0,0],{"name":"CO"}],["text",[-24,-22,0],{"text":"A","align":"top-center"}],["text",[-40,-22,0],{"text":"B","align":"top-center"}],["text",[-61,0,0],{"text":"CO"}],["text",[-2,0,0],{"text":"CI","align":"center-right"}],["text",[-32,22,0],{"text":"S","align":"bottom-center"}],["text",[-32,0,0],{"text":"FA","font":"bold 8pt sans-serif","align":"center"}],["property",[-62,22,0],{"format":"{name}","align":"bottom-left"}],["line",[0,24,0,-64,0]],["line",[-64,-24,0,64,0]],["line",[0,-24,0,0,48]],["line",[-64,24,0,0,-48]]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine\n// order of values on each line of test values\n.group inputs A B CI\n.group outputs S CO\n\n// tests are sequences of lines supplying test values; .cycle specifies\n// actions that will be performed for each test.  Available actions are\n//   assert <group> -- set values for signals in <group> with 0,1,Z test values\n//   deassert <group> -- stop setting values for signals in <group> with 0,1,Z test values\n//   sample <group> -- check values of signals in <group> with H.L test values\n//   tran <time> -- run transient simulation for specified time interval\n//   <signal>=<val> -- set signal to specified value\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n// the tests themselves -- one test per line\n//   to assert signal this cycle use 0,1,Z\n//   to sample signal this cycle use L,H\n//   use - if signal shouldn't be asserted/sampled\n// whitespace can be used to improve readability\n000 LL\n001 HL\n010 HL\n011 LH\n100 HL\n101 LH\n110 LH\n111 HH\n\n.plot A B CI\n.plot S CO\n"]],"properties":{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}},
"/demo/counter":{"schematic":[["/demo/FA",[-88,-32,7],{"name":"inc"}],["wire",[-56,-64,0,32,0],{"signal":"S[2:0]"}],["wire",[-24,-48,0,-8,0],{"signal":"CLK"}],["wire",[16,-64,0,16,0],{"signal":"C[2:0]"}],["wire",[16,-64,0,0,-80]],["wire",[16,-144,0,-160,0]],["wire",[-144,-144,0,0,72]],["wire",[-144,-72,0,24,0]],["wire",[-88,-24,0,0,8],{"signal":"CO[1:0],Vdd"}],["/gates/dreg",[-24,-64,0],{"name":"reg"}],["wire",[-88,-104,0,0,-8],{"signal":"CO[2:0]"}],["ground",[-120,-56,0]]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine\n// order of values on each line of test values\n.group outputs C[2] C[1] C[0]\n\n// tests are sequences of lines supplying test values; .cycle specifies\n// actions that will be performed for each test.  Available actions are\n//   assert <group> -- set values for signals in <group> with 0,1,Z test values\n//   deassert <group> -- stop setting values for signals in <group> with 0,1,Z test values\n//   sample <group> -- check values of signals in <group> with H,L test values\n//   tran <time> -- run transient simulation for specified time interval\n//   <signal>=<val> -- set signal to specified value\n.cycle tran 1n CLK=1 tran 10n CLK=0 tran 8n sample outputs tran 1n\n\n// the tests themselves -- one test per line\n//   to assert signal this cycle use 0,1,Z\n//   to sample signal this cycle use L,H\n//   use - if signal shouldn't be asserted/sampled\n// whitespace can be used to improve readability\n---\n---\n---\n---\n---\n---\n---\n---\n---\n---\n\n.plot C[2] C[1] C[0]\n"]],"properties":{"tran_tstop":"40n"}}
}
