;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	SUB <121, 106
	SUB -207, -120
	SUB <121, 106
	SUB 0, <8
	ADD 270, 60
	JMN 50, 0
	JMN 50, 0
	JMN 0, <332
	MOV -1, <-310
	JMN 50, 0
	SUB 5, 81
	SUB 0, <8
	SLT 0, @0
	MOV -1, <-30
	MOV -1, <-30
	MOV -1, <-30
	MOV -1, <-30
	SUB 12, @10
	JMP -1, @-30
	ADD <-30, 9
	ADD 0, @0
	SUB @121, 103
	SUB 10, 2
	CMP -207, <-120
	CMP 143, -107
	SPL 0, #8
	SUB -430, @-72
	ADD <-30, 9
	ADD 0, @0
	CMP @-127, 100
	SUB @121, 103
	CMP 10, 2
	JMZ <-117, -190
	JMZ <-117, -190
	JMZ <-117, -190
	DJN 500, 0
	MOV -1, <-30
	CMP #-307, @-724
	SUB @-197, 100
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 103
	MOV -1, <-20
	SUB 70, <38
