--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 336284 paths analyzed, 2858 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.308ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_3_7 (SLICE_X2Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_7 (FF)
  Destination:          ctrl/r_data_out_3_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.662ns (0.638 - 1.300)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_7 to ctrl/r_data_out_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y49.Q4      Tickq                 1.778   ctrl/captured<7>
                                                       ctrl/captured_7
    SLICE_X2Y37.DX       net (fanout=2)        1.648   ctrl/captured<7>
    SLICE_X2Y37.CLK      Tdick                 0.114   ctrl/r_data_out_3<7>
                                                       ctrl/r_data_out_3_7
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.892ns logic, 1.648ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_2_7_P_7 (SLICE_X2Y50.DX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_3_22_C_22 (FF)
  Destination:          measure/count_time/p_t_2_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.155ns (Levels of Logic = 5)
  Clock Path Skew:      0.082ns (0.708 - 0.626)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_3_22_C_22 to measure/count_time/p_t_2_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   measure/count_time/p_t_3_22_C_22
                                                       measure/count_time/p_t_3_22_C_22
    SLICE_X12Y32.B2      net (fanout=2)        0.739   measure/count_time/p_t_3_22_C_22
    SLICE_X12Y32.B       Tilo                  0.254   measure/count_time/p_t_3_22_C_22
                                                       measure/count_time/p_t_3_221
    SLICE_X12Y34.D4      net (fanout=3)        1.563   measure/count_time/p_t_3_22
    SLICE_X12Y34.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_lut<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CMUX    Tcinc                 0.302   measure/count_time/p_t_5_10_P_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<10>
    SLICE_X13Y53.D3      net (fanout=28)       2.351   measure/count_time/counter[31]_p_t_3[31]_equal_5_o
    SLICE_X13Y53.D       Tilo                  0.259   measure/count_time/p_t_1_0_C_0
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1101_11
    SLICE_X2Y51.C5       net (fanout=11)       1.805   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT110110
    SLICE_X2Y51.C        Tilo                  0.235   measure/count_time/p_t_2_7_C_7
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_96_OUT601
    SLICE_X2Y50.DX       net (fanout=1)        0.693   measure/count_time/p_t_2[31]_p_t_2[31]_mux_96_OUT<7>
    SLICE_X2Y50.CLK      Tdick                 0.114   measure/count_time/p_t_2_7_P_7
                                                       measure/count_time/p_t_2_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.155ns (2.001ns logic, 7.154ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_3_22_P_22 (FF)
  Destination:          measure/count_time/p_t_2_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.109ns (Levels of Logic = 5)
  Clock Path Skew:      0.055ns (0.708 - 0.653)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_3_22_P_22 to measure/count_time/p_t_2_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   measure/count_time/p_t_3_22_P_22
                                                       measure/count_time/p_t_3_22_P_22
    SLICE_X12Y32.B6      net (fanout=2)        0.788   measure/count_time/p_t_3_22_P_22
    SLICE_X12Y32.B       Tilo                  0.254   measure/count_time/p_t_3_22_C_22
                                                       measure/count_time/p_t_3_221
    SLICE_X12Y34.D4      net (fanout=3)        1.563   measure/count_time/p_t_3_22
    SLICE_X12Y34.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_lut<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CMUX    Tcinc                 0.302   measure/count_time/p_t_5_10_P_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<10>
    SLICE_X13Y53.D3      net (fanout=28)       2.351   measure/count_time/counter[31]_p_t_3[31]_equal_5_o
    SLICE_X13Y53.D       Tilo                  0.259   measure/count_time/p_t_1_0_C_0
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1101_11
    SLICE_X2Y51.C5       net (fanout=11)       1.805   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT110110
    SLICE_X2Y51.C        Tilo                  0.235   measure/count_time/p_t_2_7_C_7
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_96_OUT601
    SLICE_X2Y50.DX       net (fanout=1)        0.693   measure/count_time/p_t_2[31]_p_t_2[31]_mux_96_OUT<7>
    SLICE_X2Y50.CLK      Tdick                 0.114   measure/count_time/p_t_2_7_P_7
                                                       measure/count_time/p_t_2_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (1.906ns logic, 7.203ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_19 (FF)
  Destination:          measure/count_time/p_t_2_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.708 - 0.688)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_19 to measure/count_time/p_t_2_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.DQ      Tcko                  0.430   measure/count_time/counter<19>
                                                       measure/count_time/counter_19
    SLICE_X12Y34.C1      net (fanout=8)        2.511   measure/count_time/counter<19>
    SLICE_X12Y34.COUT    Topcyc                0.328   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_lut<6>
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<7>
    SLICE_X12Y35.CMUX    Tcinc                 0.302   measure/count_time/p_t_5_10_P_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_3[31]_equal_5_o_cy<10>
    SLICE_X13Y53.D3      net (fanout=28)       2.351   measure/count_time/counter[31]_p_t_3[31]_equal_5_o
    SLICE_X13Y53.D       Tilo                  0.259   measure/count_time/p_t_1_0_C_0
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1101_11
    SLICE_X2Y51.C5       net (fanout=11)       1.805   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT110110
    SLICE_X2Y51.C        Tilo                  0.235   measure/count_time/p_t_2_7_C_7
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_96_OUT601
    SLICE_X2Y50.DX       net (fanout=1)        0.693   measure/count_time/p_t_2[31]_p_t_2[31]_mux_96_OUT<7>
    SLICE_X2Y50.CLK      Tdick                 0.114   measure/count_time/p_t_2_7_P_7
                                                       measure/count_time/p_t_2_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (1.668ns logic, 7.363ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_3_3_P_3 (SLICE_X12Y24.AX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_3_P_3 (FF)
  Destination:          measure/count_time/p_t_3_3_P_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.676 - 0.720)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_3_P_3 to measure/count_time/p_t_3_3_P_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.430   measure/count_time/p_t_1_3_P_3
                                                       measure/count_time/p_t_1_3_P_3
    SLICE_X16Y46.B5      net (fanout=2)        0.844   measure/count_time/p_t_1_3_P_3
    SLICE_X16Y46.B       Tilo                  0.254   measure/count_time/p_t_1_3_C_3
                                                       measure/count_time/p_t_1_32
    SLICE_X12Y53.B6      net (fanout=3)        1.256   measure/count_time/p_t_1_3
    SLICE_X12Y53.COUT    Topcyb                0.483   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_lut<1>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
    SLICE_X12Y54.COUT    Tbyp                  0.093   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CMUX    Tcinc                 0.302   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<10>
    SLICE_X11Y41.C5      net (fanout=48)       1.904   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
    SLICE_X11Y41.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1011_8
    SLICE_X12Y26.C6      net (fanout=19)       2.194   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT10117
    SLICE_X12Y26.C       Tilo                  0.255   measure/count_time/p_t_3_3_C_3
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_97_OUT521
    SLICE_X12Y24.AX      net (fanout=1)        0.643   measure/count_time/p_t_3[31]_p_t_3[31]_mux_97_OUT<3>
    SLICE_X12Y24.CLK     Tdick                 0.085   measure/count_time/p_t_3_3_P_3
                                                       measure/count_time/p_t_3_3_P_3
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (2.161ns logic, 6.847ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_19_P_19 (FF)
  Destination:          measure/count_time/p_t_3_3_P_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.923ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.676 - 0.781)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_19_P_19 to measure/count_time/p_t_3_3_P_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.AQ      Tcko                  0.430   measure/count_time/p_t_1_19_P_19
                                                       measure/count_time/p_t_1_19_P_19
    SLICE_X20Y59.B5      net (fanout=2)        1.151   measure/count_time/p_t_1_19_P_19
    SLICE_X20Y59.B       Tilo                  0.254   measure/count_time/p_t_1_19_C_19
                                                       measure/count_time/p_t_1_191
    SLICE_X12Y54.C6      net (fanout=3)        1.115   measure/count_time/p_t_1_19
    SLICE_X12Y54.COUT    Topcyc                0.328   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_lut<6>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CMUX    Tcinc                 0.302   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<10>
    SLICE_X11Y41.C5      net (fanout=48)       1.904   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
    SLICE_X11Y41.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1011_8
    SLICE_X12Y26.C6      net (fanout=19)       2.194   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT10117
    SLICE_X12Y26.C       Tilo                  0.255   measure/count_time/p_t_3_3_C_3
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_97_OUT521
    SLICE_X12Y24.AX      net (fanout=1)        0.643   measure/count_time/p_t_3[31]_p_t_3[31]_mux_97_OUT<3>
    SLICE_X12Y24.CLK     Tdick                 0.085   measure/count_time/p_t_3_3_P_3
                                                       measure/count_time/p_t_3_3_P_3
    -------------------------------------------------  ---------------------------
    Total                                      8.923ns (1.913ns logic, 7.010ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_11_C_11 (FF)
  Destination:          measure/count_time/p_t_3_3_P_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.877ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.676 - 0.811)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_11_C_11 to measure/count_time/p_t_3_3_P_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   measure/count_time/p_t_1_11_C_11
                                                       measure/count_time/p_t_1_11_C_11
    SLICE_X11Y48.B6      net (fanout=2)        0.649   measure/count_time/p_t_1_11_C_11
    SLICE_X11Y48.B       Tilo                  0.259   measure/count_time/p_t_1_11_C_11
                                                       measure/count_time/p_t_1_111
    SLICE_X12Y53.D6      net (fanout=3)        1.486   measure/count_time/p_t_1_11
    SLICE_X12Y53.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_lut<3>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<3>
    SLICE_X12Y54.COUT    Tbyp                  0.093   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<7>
    SLICE_X12Y55.CMUX    Tcinc                 0.302   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
                                                       measure/count_time/Mcompar_counter[31]_p_t_1[31]_equal_1_o_cy<10>
    SLICE_X11Y41.C5      net (fanout=48)       1.904   measure/count_time/counter[31]_p_t_1[31]_equal_1_o
    SLICE_X11Y41.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT1011_8
    SLICE_X12Y26.C6      net (fanout=19)       2.194   measure/count_time/Mmux_p_t_1[31]_p_t_1[31]_mux_95_OUT10117
    SLICE_X12Y26.C       Tilo                  0.255   measure/count_time/p_t_3_3_C_3
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_97_OUT521
    SLICE_X12Y24.AX      net (fanout=1)        0.643   measure/count_time/p_t_3[31]_p_t_3[31]_mux_97_OUT<3>
    SLICE_X12Y24.CLK     Tdick                 0.085   measure/count_time/p_t_3_3_P_3
                                                       measure/count_time/p_t_3_3_P_3
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (1.995ns logic, 6.882ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point ctrl/r_req_data_write_63 (SLICE_X14Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_sec/p_data_63 (FF)
  Destination:          ctrl/r_req_data_write_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_sec/p_data_63 to ctrl/r_req_data_write_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.BMUX    Tshcko                0.244   write_sec/p_data<48>
                                                       write_sec/p_data_63
    SLICE_X14Y11.DX      net (fanout=2)        0.098   write_sec/p_data<63>
    SLICE_X14Y11.CLK     Tckdi       (-Th)    -0.048   ctrl/r_req_data_write<63>
                                                       ctrl/r_req_data_write_63
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.292ns logic, 0.098ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_data_4 (SLICE_X2Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_data_4 (FF)
  Destination:          measure/fetch/p_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_data_4 to measure/fetch/p_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.200   measure/fetch/p_data<7>
                                                       measure/fetch/p_data_4
    SLICE_X2Y38.A6       net (fanout=2)        0.023   measure/fetch/p_data<4>
    SLICE_X2Y38.CLK      Tah         (-Th)    -0.190   measure/fetch/p_data<7>
                                                       measure/fetch/mux4411
                                                       measure/fetch/p_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_4_10_C_10 (SLICE_X2Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_4_10_C_10 (FF)
  Destination:          measure/count_time/p_t_4_10_C_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_4_10_C_10 to measure/count_time/p_t_4_10_C_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.200   measure/count_time/p_t_4_10_C_10
                                                       measure/count_time/p_t_4_10_C_10
    SLICE_X2Y34.A6       net (fanout=2)        0.025   measure/count_time/p_t_4_10_C_10
    SLICE_X2Y34.CLK      Tah         (-Th)    -0.190   measure/count_time/p_t_4_10_C_10
                                                       measure/count_time/Mmux_p_t_4[31]_p_t_4[31]_mux_98_OUT41
                                                       measure/count_time/p_t_4_10_C_10
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     29.088ns|            0|            0|            0|       336284|
| DCM/clkfx                     |     10.000ns|      9.308ns|          N/A|            0|            0|       336284|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.308|    4.437|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 336284 paths, 0 nets, and 7324 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 13 DEC 17:16:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



