--Andrew Ramirez

library ieee;
use ieee.std_logic_1164.all;

entity FA is
port(
	A: in std_logic;
	B: in std_logic;
	Cin: in std_logic;
	S: out std_logic;
	Cout: out std_logic
);
end entity FA;

architecture df of FA is
signal AB, ACin, BCin: std_logic;
begin

	Cout <= AB or Acin or BCin;
	
	AB <= A and B;
	ACin <= A and Cin;
	BCin <= B and Cin;
	
	S <= A xor B xor Cin;

end architecture df;