User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteLatency/RRAM/32KB/32KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 324.867um x 228.253um = 74151.958um^2
 |--- Mat Area      = 40.608um x 7.133um = 289.656um^2   (0.684%)
 |--- Subarray Area = 18.895um x 3.566um = 67.387um^2   (0.735%)
 - Area Efficiency = 0.684%
Timing:
 -  Read Latency = 1.751ns
 |--- H-Tree Latency = 35.642ps
 |--- Mat Latency    = 1.716ns
    |--- Predecoder Latency = 104.296ps
    |--- Subarray Latency   = 1.611ns
       |--- Row Decoder Latency = 43.872ps
       |--- Bitline Latency     = 0.009ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 81.762ps
       |--- Precharge Latency   = 29.624ps
 - Write Latency = 20.213ns
 |--- H-Tree Latency = 17.821ps
 |--- Mat Latency    = 20.196ns
    |--- Predecoder Latency = 104.296ps
    |--- Subarray Latency   = 20.091ns
       |--- Row Decoder Latency = 43.872ps
       |--- Charge Latency      = 7.835ps
 - Read Bandwidth  = 10.018GB/s
 - Write Bandwidth = 796.364MB/s
Power:
 -  Read Dynamic Energy = 33.783pJ
 |--- H-Tree Dynamic Energy = 11.534pJ
 |--- Mat Dynamic Energy    = 0.695pJ per mat
    |--- Predecoder Dynamic Energy = 0.007pJ
    |--- Subarray Dynamic Energy   = 0.172pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.005pJ
       |--- Bitline & Cell Read Energy = 0.000pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.013pJ
 - Write Dynamic Energy = 90.273pJ
 |--- H-Tree Dynamic Energy = 11.534pJ
 |--- Mat Dynamic Energy    = 2.461pJ per mat
    |--- Predecoder Dynamic Energy = 0.007pJ
    |--- Subarray Dynamic Energy   = 0.613pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.005pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 155.918uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 609.055nW per mat

Finished!
