// Seed: 1373027276
module module_0;
  reg id_2;
  always @(*) begin : LABEL_0
    id_2 <= 1'd0;
  end
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9
);
  assign id_1 = 1;
  int id_11;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4
);
  wire id_6 = id_6;
  wand id_7 = 1'b0;
  module_0 modCall_1 ();
  wire id_8;
endmodule
