[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26K20 ]
[d frameptr 4065 ]
"67 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/examples/i2c_master_example.c
[e E355 . `uc
I2C_NOERR 0
I2C_BUSY 1
I2C_FAIL 2
]
"68
[e E360 . `uc
I2C_STOP 1
I2C_RESTART_READ 2
I2C_RESTART_WRITE 3
I2C_CONTINUE 4
I2C_RESET_LINK 5
]
"146 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[e E2846 . `uc
I2C_IDLE 0
I2C_SEND_ADR_READ 1
I2C_SEND_ADR_WRITE 2
I2C_TX 3
I2C_RX 4
I2C_RCEN 5
I2C_TX_EMPTY 6
I2C_SEND_RESTART_READ 7
I2C_SEND_RESTART_WRITE 8
I2C_SEND_RESTART 9
I2C_SEND_STOP 10
I2C_RX_ACK 11
I2C_RX_NACK_STOP 12
I2C_RX_NACK_RESTART 13
I2C_RESET 14
I2C_ADDRESS_NACK 15
]
"165
[e E360 . `uc
I2C_STOP 1
I2C_RESTART_READ 2
I2C_RESTART_WRITE 3
I2C_CONTINUE 4
I2C_RESET_LINK 5
]
[e E355 . `uc
I2C_NOERR 0
I2C_BUSY 1
I2C_FAIL 2
]
"191
[e E2864 . `uc
I2C_DATA_COMPLETE 0
I2C_WRITE_COLLISION 1
I2C_ADDR_NACK 2
I2C_DATA_NACK 3
I2C_TIMEOUT 4
I2C_NULL 5
]
"4 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"58 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\main.c
[v _main main `(v  1 e 1 0 ]
"88 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
"197
[v _EUSART_Transmit_ISR EUSART_Transmit_ISR `(v  1 e 1 0 ]
"216
[v _EUSART_Receive_ISR EUSART_Receive_ISR `(v  1 e 1 0 ]
"240
[v _EUSART_RxDataHandler EUSART_RxDataHandler `(v  1 e 1 0 ]
"250
[v _EUSART_DefaultFramingErrorHandler EUSART_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"252
[v _EUSART_DefaultOverrunErrorHandler EUSART_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"260
[v _EUSART_DefaultErrorHandler EUSART_DefaultErrorHandler `(v  1 e 1 0 ]
"264
[v _EUSART_SetFramingErrorHandler EUSART_SetFramingErrorHandler `(v  1 e 1 0 ]
"268
[v _EUSART_SetOverrunErrorHandler EUSART_SetOverrunErrorHandler `(v  1 e 1 0 ]
"272
[v _EUSART_SetErrorHandler EUSART_SetErrorHandler `(v  1 e 1 0 ]
"276
[v _EUSART_SetTxInterruptHandler EUSART_SetTxInterruptHandler `(v  1 e 1 0 ]
"280
[v _EUSART_SetRxInterruptHandler EUSART_SetRxInterruptHandler `(v  1 e 1 0 ]
"111 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/examples/i2c_master_example.c
[v _I2C_WriteNBytes I2C_WriteNBytes `(v  1 e 1 0 ]
"120
[v _I2C_ReadNBytes I2C_ReadNBytes `(v  1 e 1 0 ]
"142
[v _rd1RegCompleteHandler rd1RegCompleteHandler `(E360  1 s 1 rd1RegCompleteHandler ]
"149
[v _rd2RegCompleteHandler rd2RegCompleteHandler `(E360  1 s 1 rd2RegCompleteHandler ]
"156
[v _wr1RegCompleteHandler wr1RegCompleteHandler `(E360  1 s 1 wr1RegCompleteHandler ]
"163
[v _wr2RegCompleteHandler wr2RegCompleteHandler `(E360  1 s 1 wr2RegCompleteHandler ]
"170
[v _rdBlkRegCompleteHandler rdBlkRegCompleteHandler `(E360  1 s 1 rdBlkRegCompleteHandler ]
"167 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _I2C_Initialize I2C_Initialize `(v  1 e 1 0 ]
"176
[v _I2C_Open I2C_Open `(E355  1 e 1 0 ]
"209
[v _I2C_Close I2C_Close `(E355  1 e 1 0 ]
"224
[v _I2C_MasterOperation I2C_MasterOperation `(E355  1 e 1 0 ]
"246
[v _I2C_MasterRead I2C_MasterRead `(E355  1 e 1 0 ]
"251
[v _I2C_MasterWrite I2C_MasterWrite `(E355  1 e 1 0 ]
"263
[v _I2C_SetBuffer I2C_SetBuffer `(v  1 e 1 0 ]
"273
[v _I2C_SetDataCompleteCallback I2C_SetDataCompleteCallback `(v  1 e 1 0 ]
"283
[v _I2C_SetAddressNackCallback I2C_SetAddressNackCallback `(v  1 e 1 0 ]
"298
[v _I2C_SetCallback I2C_SetCallback `(v  1 s 1 I2C_SetCallback ]
"312
[v _I2C_Poller I2C_Poller `(v  1 s 1 I2C_Poller ]
"321
[v _I2C_MasterFsm I2C_MasterFsm `T(v  1 s 1 I2C_MasterFsm ]
"333
[v _I2C_DO_IDLE I2C_DO_IDLE `(E2846  1 s 1 I2C_DO_IDLE ]
"340
[v _I2C_DO_SEND_ADR_READ I2C_DO_SEND_ADR_READ `(E2846  1 s 1 I2C_DO_SEND_ADR_READ ]
"347
[v _I2C_DO_SEND_ADR_WRITE I2C_DO_SEND_ADR_WRITE `(E2846  1 s 1 I2C_DO_SEND_ADR_WRITE ]
"354
[v _I2C_DO_TX I2C_DO_TX `(E2846  1 s 1 I2C_DO_TX ]
"378
[v _I2C_DO_RX I2C_DO_RX `(E2846  1 s 1 I2C_DO_RX ]
"402
[v _I2C_DO_RCEN I2C_DO_RCEN `(E2846  1 s 1 I2C_DO_RCEN ]
"409
[v _I2C_DO_TX_EMPTY I2C_DO_TX_EMPTY `(E2846  1 s 1 I2C_DO_TX_EMPTY ]
"450
[v _I2C_DO_SEND_RESTART_READ I2C_DO_SEND_RESTART_READ `(E2846  1 s 1 I2C_DO_SEND_RESTART_READ ]
"456
[v _I2C_DO_SEND_RESTART_WRITE I2C_DO_SEND_RESTART_WRITE `(E2846  1 s 1 I2C_DO_SEND_RESTART_WRITE ]
"463
[v _I2C_DO_SEND_RESTART I2C_DO_SEND_RESTART `(E2846  1 s 1 I2C_DO_SEND_RESTART ]
"469
[v _I2C_DO_SEND_STOP I2C_DO_SEND_STOP `(E2846  1 s 1 I2C_DO_SEND_STOP ]
"475
[v _I2C_DO_RX_ACK I2C_DO_RX_ACK `(E2846  1 s 1 I2C_DO_RX_ACK ]
"482
[v _I2C_DO_RX_NACK_STOP I2C_DO_RX_NACK_STOP `(E2846  1 s 1 I2C_DO_RX_NACK_STOP ]
"488
[v _I2C_DO_RX_NACK_RESTART I2C_DO_RX_NACK_RESTART `(E2846  1 s 1 I2C_DO_RX_NACK_RESTART ]
"494
[v _I2C_DO_RESET I2C_DO_RESET `(E2846  1 s 1 I2C_DO_RESET ]
"500
[v _I2C_DO_ADDRESS_NACK I2C_DO_ADDRESS_NACK `(E2846  1 s 1 I2C_DO_ADDRESS_NACK ]
"520
[v _I2C_CallbackReturnStop I2C_CallbackReturnStop `(E360  1 e 1 0 ]
"525
[v _I2C_CallbackReturnReset I2C_CallbackReturnReset `(E360  1 e 1 0 ]
"543
[v _I2C_MasterOpen I2C_MasterOpen `T(a  1 s 1 I2C_MasterOpen ]
"557
[v _I2C_MasterClose I2C_MasterClose `T(v  1 s 1 I2C_MasterClose ]
"563
[v _I2C_MasterGetRxData I2C_MasterGetRxData `T(uc  1 s 1 I2C_MasterGetRxData ]
"568
[v _I2C_MasterSendTxData I2C_MasterSendTxData `T(v  1 s 1 I2C_MasterSendTxData ]
"573
[v _I2C_MasterEnableRestart I2C_MasterEnableRestart `T(v  1 s 1 I2C_MasterEnableRestart ]
"578
[v _I2C_MasterDisableRestart I2C_MasterDisableRestart `T(v  1 s 1 I2C_MasterDisableRestart ]
"583
[v _I2C_MasterStartRx I2C_MasterStartRx `T(v  1 s 1 I2C_MasterStartRx ]
"588
[v _I2C_MasterStart I2C_MasterStart `T(v  1 s 1 I2C_MasterStart ]
"593
[v _I2C_MasterStop I2C_MasterStop `T(v  1 s 1 I2C_MasterStop ]
"598
[v _I2C_MasterIsNack I2C_MasterIsNack `T(a  1 s 1 I2C_MasterIsNack ]
"603
[v _I2C_MasterSendAck I2C_MasterSendAck `T(v  1 s 1 I2C_MasterSendAck ]
"609
[v _I2C_MasterSendNack I2C_MasterSendNack `T(v  1 s 1 I2C_MasterSendNack ]
"615
[v _I2C_MasterClearBusCollision I2C_MasterClearBusCollision `T(v  1 s 1 I2C_MasterClearBusCollision ]
"625
[v _I2C_MasterEnableIrq I2C_MasterEnableIrq `T(v  1 s 1 I2C_MasterEnableIrq ]
"635
[v _I2C_MasterDisableIrq I2C_MasterDisableIrq `T(v  1 s 1 I2C_MasterDisableIrq ]
"640
[v _I2C_MasterClearIrq I2C_MasterClearIrq `T(v  1 s 1 I2C_MasterClearIrq ]
"645
[v _I2C_MasterSetIrq I2C_MasterSetIrq `T(v  1 s 1 I2C_MasterSetIrq ]
"650
[v _I2C_MasterWaitForEvent I2C_MasterWaitForEvent `T(v  1 s 1 I2C_MasterWaitForEvent ]
"52 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"58
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
"50 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"61
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"55 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"68 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"95
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
"101
[v _TMR0_StopTimer TMR0_StopTimer `(v  1 e 1 0 ]
"123
[v _TMR0_Reload TMR0_Reload `(v  1 e 1 0 ]
"130
[v _TMR0_ISR TMR0_ISR `(v  1 e 1 0 ]
"149
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
"153
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
"24 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\Modbas_RTU.c
[v _TIMER0_COMP_vect TIMER0_COMP_vect `(v  1 e 1 0 ]
"41
[v _USART_RXC_vect USART_RXC_vect `(v  1 e 1 0 ]
"71
[v _USART_TXC_vect USART_TXC_vect `(v  1 e 1 0 ]
"82
[v _USART_UDRE_vect USART_UDRE_vect `(v  1 e 1 0 ]
"107
[v _crc_chk crc_chk `(i  1 e 2 0 ]
"131
[v _ModbasRtu_Register_address ModbasRtu_Register_address `(ui  1 e 2 0 ]
"139
[v _Data_integrity Data_integrity `(uc  1 e 1 0 ]
"162
[v __Bin_input_Output _Bin_input_Output `(uc  1 e 1 0 ]
"194
[v _Changing_Discrete_Output Changing_Discrete_Output `(v  1 e 1 0 ]
"215
[v _Reading_Discrete_Output Reading_Discrete_Output `(v  1 e 1 0 ]
"276
[v _Read_analog_input Read_analog_input `(v  1 e 1 0 ]
"314
[v _analog_output_recording analog_output_recording `(v  1 e 1 0 ]
"332
[v _Error_modbasRtu Error_modbasRtu `(v  1 e 1 0 ]
"341
[v _check_sum check_sum `(v  1 e 1 0 ]
"355
[v _modbasRtu_Answer modbasRtu_Answer `(v  1 e 1 0 ]
"432
[v _modbasRtu_Slave modbasRtu_Slave `(v  1 e 1 0 ]
"56 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X/Modbas_RTU.h
[v _Danie_Rx_ModbasRtu Danie_Rx_ModbasRtu `[30]uc  1 e 30 0 ]
[v _quantity_Data_ModbasRtu quantity_Data_ModbasRtu `uc  1 e 1 0 ]
"58
[v _Danie_ModbasRtu_analog_input Danie_ModbasRtu_analog_input `[10]ui  1 e 20 0 ]
"59
[v _Danie_ModbasRtu_analog_Output Danie_ModbasRtu_analog_Output `[10]ui  1 e 20 0 ]
"60
[v _Danie_ModbasRtu_Binary_input Danie_ModbasRtu_Binary_input `[2]uc  1 e 2 0 ]
"61
[v _Danie_ModbasRtu_Binary_Output Danie_ModbasRtu_Binary_Output `[2]uc  1 e 2 0 ]
"62
[v _Temp_ModbasRtu Temp_ModbasRtu `uc  1 e 1 0 ]
[s S1016 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
]
"68
[v _Bit_action_ModbasRtu Bit_action_ModbasRtu `S1016  1 e 1 0 ]
"69
[v _USART_UDR_vect USART_UDR_vect `uc  1 e 1 0 ]
"334 C:/Program Files/Microchip/MPLABX/v6.00/packs/Microchip/PIC18F-K_DFP/1.5.114/xc8\pic\include\proc\pic18f26k20.h
[v _WPUB WPUB `VEuc  1 e 1 @3964 ]
"435
[v _ANSEL ANSEL `VEuc  1 e 1 @3966 ]
"479
[v _ANSELH ANSELH `VEuc  1 e 1 @3967 ]
[s S1792 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"589
[s S1801 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
]
[s S1808 . 1 `uc 1 C12IN0M 1 0 :1:0 
`uc 1 C12IN1M 1 0 :1:1 
`uc 1 C2INP 1 0 :1:2 
`uc 1 C1INP 1 0 :1:3 
`uc 1 C1OUT 1 0 :1:4 
`uc 1 C2OUT 1 0 :1:5 
]
[s S1815 . 1 `uc 1 C12IN0N 1 0 :1:0 
`uc 1 C12IN1N 1 0 :1:1 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 SS 1 0 :1:5 
]
[s S1822 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS 1 0 :1:5 
]
[s S1825 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFN 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nSS 1 0 :1:5 
]
[s S1830 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1835 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1838 . 1 `uc 1 ULPWUIN 1 0 :1:0 
`uc 1 . 1 0 :6:1 
`uc 1 RJPU 1 0 :1:7 
]
[u S1842 . 1 `S1792 1 . 1 0 `S1801 1 . 1 0 `S1808 1 . 1 0 `S1815 1 . 1 0 `S1822 1 . 1 0 `S1825 1 . 1 0 `S1830 1 . 1 0 `S1835 1 . 1 0 `S1838 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES1842  1 e 1 @3968 ]
"1252
[v _LATA LATA `VEuc  1 e 1 @3977 ]
[s S1575 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"1279
[s S1584 . 1 `uc 1 LA0 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
`uc 1 LA2 1 0 :1:2 
`uc 1 LA3 1 0 :1:3 
`uc 1 LA4 1 0 :1:4 
`uc 1 LA5 1 0 :1:5 
`uc 1 LA6 1 0 :1:6 
`uc 1 LA7 1 0 :1:7 
]
[u S1593 . 1 `S1575 1 . 1 0 `S1584 1 . 1 0 ]
[v _LATAbits LATAbits `VES1593  1 e 1 @3977 ]
"1364
[v _LATB LATB `VEuc  1 e 1 @3978 ]
"1476
[v _LATC LATC `VEuc  1 e 1 @3979 ]
"1588
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"1810
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"2032
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
"2254
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @3995 ]
[s S630 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"2345
[s S638 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
]
[u S642 . 1 `S630 1 . 1 0 `S638 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES642  1 e 1 @3997 ]
[s S658 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
"2416
[s S666 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
]
[u S670 . 1 `S658 1 . 1 0 `S666 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES670  1 e 1 @3998 ]
[s S460 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 C2IF 1 0 :1:5 
`uc 1 C1IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
"2642
[s S469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[s S472 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S475 . 1 `S460 1 . 1 0 `S469 1 . 1 0 `S472 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES475  1 e 1 @4001 ]
"2945
[v _RCSTA RCSTA `VEuc  1 e 1 @4011 ]
[s S1268 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"2986
[s S1277 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S1280 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[s S1283 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S1286 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S1289 . 1 `uc 1 RCD8 1 0 :1:0 
]
[u S1291 . 1 `S1268 1 . 1 0 `S1277 1 . 1 0 `S1280 1 . 1 0 `S1283 1 . 1 0 `S1286 1 . 1 0 `S1289 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES1291  1 e 1 @4011 ]
"3155
[v _TXSTA TXSTA `VEuc  1 e 1 @4012 ]
[s S1215 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"3194
[s S1224 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[s S1233 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S1236 . 1 `uc 1 TXD8 1 0 :1:0 
]
[u S1238 . 1 `S1215 1 . 1 0 `S1224 1 . 1 0 `S1233 1 . 1 0 `S1236 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES1238  1 e 1 @4012 ]
"3411
[v _TXREG TXREG `VEuc  1 e 1 @4013 ]
"3423
[v _RCREG RCREG `VEuc  1 e 1 @4014 ]
"3435
[v _SPBRG SPBRG `VEuc  1 e 1 @4015 ]
"3447
[v _SPBRGH SPBRGH `VEuc  1 e 1 @4016 ]
"3845
[v _BAUDCON BAUDCON `VEuc  1 e 1 @4024 ]
"4505
[v _SSPCON2 SSPCON2 `VEuc  1 e 1 @4037 ]
[s S439 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"4522
[u S448 . 1 `S439 1 . 1 0 ]
[v _SSPCON2bits SSPCON2bits `VES448  1 e 1 @4037 ]
"4567
[v _SSPCON1 SSPCON1 `VEuc  1 e 1 @4038 ]
[s S274 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"4587
[s S280 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S285 . 1 `S274 1 . 1 0 `S280 1 . 1 0 ]
[v _SSPCON1bits SSPCON1bits `VES285  1 e 1 @4038 ]
"4637
[v _SSPSTAT SSPSTAT `VEuc  1 e 1 @4039 ]
[s S495 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"4717
[s S498 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S501 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S510 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S515 . 1 `uc 1 . 1 0 :2:0 
`uc 1 W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 A 1 0 :1:5 
]
[s S520 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S530 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S533 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S536 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S541 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
`uc 1 STOP 1 0 :1:4 
]
[s S545 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DA 1 0 :1:5 
]
[s S550 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 NOT_A 1 0 :1:5 
]
[u S555 . 1 `S495 1 . 1 0 `S498 1 . 1 0 `S501 1 . 1 0 `S510 1 . 1 0 `S515 1 . 1 0 `S520 1 . 1 0 `S525 1 . 1 0 `S530 1 . 1 0 `S533 1 . 1 0 `S536 1 . 1 0 `S541 1 . 1 0 `S545 1 . 1 0 `S550 1 . 1 0 ]
[v _SSPSTATbits SSPSTATbits `VES555  1 e 1 @4039 ]
"4862
[v _SSPADD SSPADD `VEuc  1 e 1 @4040 ]
"4869
[v _SSPBUF SSPBUF `VEuc  1 e 1 @4041 ]
[s S1409 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"5231
[s S1411 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S1414 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S1417 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S1420 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S1423 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S1432 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
]
[u S1438 . 1 `S1409 1 . 1 0 `S1411 1 . 1 0 `S1414 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1432 1 . 1 0 ]
[v _RCONbits RCONbits `VES1438  1 e 1 @4048 ]
"5619
[v _OSCCON OSCCON `VEuc  1 e 1 @4051 ]
"5696
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
[s S1061 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"5716
[s S1068 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S1072 . 1 `S1061 1 . 1 0 `S1068 1 . 1 0 ]
[v _T0CONbits T0CONbits `VES1072  1 e 1 @4053 ]
"5773
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"5780
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
[s S890 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"6162
[s S893 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S902 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RBPU 1 0 :1:7 
]
[u S905 . 1 `S890 1 . 1 0 `S893 1 . 1 0 `S902 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES905  1 e 1 @4081 ]
[s S925 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"6239
[s S934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S947 . 1 `S925 1 . 1 0 `S934 1 . 1 0 `S943 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES947  1 e 1 @4082 ]
"62 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _eusartTxHead eusartTxHead `VEuc  1 e 1 0 ]
"63
[v _eusartTxTail eusartTxTail `VEuc  1 e 1 0 ]
"64
[v _eusartTxBuffer eusartTxBuffer `VE[8]uc  1 e 8 0 ]
"65
[v _eusartTxBufferRemaining eusartTxBufferRemaining `VEuc  1 e 1 0 ]
"67
[v _eusartRxHead eusartRxHead `VEuc  1 e 1 0 ]
"68
[v _eusartRxTail eusartRxTail `VEuc  1 e 1 0 ]
"69
[v _eusartRxBuffer eusartRxBuffer `VE[8]uc  1 e 8 0 ]
[s S1131 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"70
[u S1136 . 1 `S1131 1 . 1 0 `uc 1 status 1 0 ]
[v _eusartRxStatusBuffer eusartRxStatusBuffer `VE[8]S1136  1 e 8 0 ]
"71
[v _eusartRxCount eusartRxCount `VEuc  1 e 1 0 ]
"72
[v _eusartRxLastError eusartRxLastError `VES1136  1 e 1 0 ]
"77
[v _EUSART_TxDefaultInterruptHandler EUSART_TxDefaultInterruptHandler `*.37(v  1 e 2 0 ]
"78
[v _EUSART_RxDefaultInterruptHandler EUSART_RxDefaultInterruptHandler `*.37(v  1 e 2 0 ]
"80
[v _EUSART_FramingErrorHandler EUSART_FramingErrorHandler `*.37(v  1 e 2 0 ]
"81
[v _EUSART_OverrunErrorHandler EUSART_OverrunErrorHandler `*.37(v  1 e 2 0 ]
"82
[v _EUSART_ErrorHandler EUSART_ErrorHandler `*.37(v  1 e 2 0 ]
"146 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _i2c_fsmStateTable i2c_fsmStateTable `C[16]*.37(E2846  1 e 32 0 ]
[s S248 . 36 `[6]*.37(E360 1 callbackTable 12 0 `[6]*.39v 1 callbackPayload 12 12 `us 1 time_out 2 24 `us 1 time_out_value 2 26 `uc 1 address 1 28 `*.39uc 1 data_ptr 2 29 `ui 1 data_length 2 31 `E2846 1 state 1 33 `E355 1 error 1 34 `uc 1 addressNackCheck 1 35 :1:0 
`uc 1 busy 1 35 :1:1 
`uc 1 inUse 1 35 :1:2 
`uc 1 bufferFree 1 35 :1:3 
]
"165
[v _I2C_Status I2C_Status `S248  1 e 36 0 ]
"59 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/tmr0.c
[v _TMR0_InterruptHandler TMR0_InterruptHandler `*.37(v  1 e 2 0 ]
"61
[v _timer0ReloadVal timer0ReloadVal `VEuc  1 e 1 0 ]
"58 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"86
[v main@red red `[3]uc  1 a 3 6 ]
"85
[v main@dat dat `[3]uc  1 a 3 3 ]
"87
[v main@red2 red2 `[3]uc  1 a 3 0 ]
[s S1783 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
"82
[v main@bitt bitt `S1783  1 a 1 10 ]
"84
[v main@address address `uc  1 a 1 9 ]
[v main@F3018 F3018 `[3]uc  1 s 3 F3018 ]
"85
[v main@F3020 F3020 `[3]uc  1 s 3 F3020 ]
"123
} 0
"432 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\Modbas_RTU.c
[v _modbasRtu_Slave modbasRtu_Slave `(v  1 e 1 0 ]
{
"451
} 0
"355
[v _modbasRtu_Answer modbasRtu_Answer `(v  1 e 1 0 ]
{
"393
} 0
"314
[v _analog_output_recording analog_output_recording `(v  1 e 1 0 ]
{
"316
[v analog_output_recording@address address `i  1 a 2 19 ]
"326
} 0
"215
[v _Reading_Discrete_Output Reading_Discrete_Output `(v  1 e 1 0 ]
{
"217
[v Reading_Discrete_Output@address address `VEui  1 a 2 31 ]
[v Reading_Discrete_Output@Number_bits Number_bits `VEui  1 a 2 29 ]
"218
[v Reading_Discrete_Output@Temp3 Temp3 `uc  1 a 1 28 ]
[v Reading_Discrete_Output@address2 address2 `uc  1 a 1 27 ]
[v Reading_Discrete_Output@Temp2 Temp2 `uc  1 a 1 26 ]
[v Reading_Discrete_Output@Temp Temp `uc  1 a 1 25 ]
[v Reading_Discrete_Output@Danie Danie `uc  1 a 1 24 ]
"215
[v Reading_Discrete_Output@Massiv Massiv `*.39uc  1 p 2 19 ]
[v Reading_Discrete_Output@Number_ Number_ `uc  1 p 1 21 ]
"270
} 0
"276
[v _Read_analog_input Read_analog_input `(v  1 e 1 0 ]
{
"278
[v Read_analog_input@Number_bits Number_bits `VEui  1 a 2 29 ]
[v Read_analog_input@address address `VEui  1 a 2 27 ]
[v Read_analog_input@Danie Danie `VEui  1 a 2 25 ]
"279
[v Read_analog_input@Adress Adress `VEuc  1 a 1 31 ]
"276
[v Read_analog_input@Massiv Massiv `*.39uc  1 p 2 19 ]
[v Read_analog_input@Number_ Number_ `uc  1 p 1 21 ]
[v Read_analog_input@Vt Vt `uc  1 p 1 22 ]
"308
} 0
"194
[v _Changing_Discrete_Output Changing_Discrete_Output `(v  1 e 1 0 ]
{
"196
[v Changing_Discrete_Output@address address `ui  1 a 2 19 ]
"209
} 0
"162
[v __Bin_input_Output _Bin_input_Output `(uc  1 e 1 0 ]
{
[v __Bin_input_Output@NUMBER NUMBER `uc  1 a 1 wreg ]
"164
[v __Bin_input_Output@Temp1 Temp1 `VEuc  1 a 1 14 ]
[v __Bin_input_Output@Temp Temp `VEuc  1 a 1 13 ]
"162
[v __Bin_input_Output@NUMBER NUMBER `uc  1 a 1 wreg ]
[v __Bin_input_Output@state state `uc  1 p 1 6 ]
[v __Bin_input_Output@Masiv Masiv `*.39VEuc  1 p 2 7 ]
[v __Bin_input_Output@Sd Sd `VEuc  1 p 1 9 ]
"164
[v __Bin_input_Output@NUMBER NUMBER `uc  1 a 1 12 ]
"187
} 0
"131
[v _ModbasRtu_Register_address ModbasRtu_Register_address `(ui  1 e 2 0 ]
{
[v ModbasRtu_Register_address@Li Li `uc  1 a 1 wreg ]
"133
[v ModbasRtu_Register_address@Hi Hi `uc  1 a 1 12 ]
"131
[v ModbasRtu_Register_address@Li Li `uc  1 a 1 wreg ]
"133
[v ModbasRtu_Register_address@Li Li `uc  1 a 1 13 ]
"135
} 0
"332
[v _Error_modbasRtu Error_modbasRtu `(v  1 e 1 0 ]
{
[v Error_modbasRtu@Temp_Error Temp_Error `VEuc  1 a 1 wreg ]
[v Error_modbasRtu@Temp_Error Temp_Error `VEuc  1 a 1 wreg ]
"334
[v Error_modbasRtu@Temp_Error Temp_Error `VEuc  1 a 1 18 ]
"337
} 0
"341
[v _check_sum check_sum `(v  1 e 1 0 ]
{
[v check_sum@Adress Adress `uc  1 a 1 wreg ]
"343
[v check_sum@RC RC `ui  1 a 2 15 ]
"341
[v check_sum@Adress Adress `uc  1 a 1 wreg ]
"344
[v check_sum@Adress Adress `uc  1 a 1 17 ]
"349
} 0
"139
[v _Data_integrity Data_integrity `(uc  1 e 1 0 ]
{
"141
[v Data_integrity@Temp22 Temp22 `ui  1 a 2 16 ]
"142
[v Data_integrity@Temp33 Temp33 `uc  1 a 1 18 ]
"156
} 0
"107
[v _crc_chk crc_chk `(i  1 e 2 0 ]
{
"110
[v crc_chk@reg_crc reg_crc `ui  1 a 2 13 ]
"109
[v crc_chk@j j `i  1 a 2 11 ]
"107
[v crc_chk@data data `*.39uc  1 p 2 6 ]
[v crc_chk@length length `uc  1 p 1 8 ]
"127
} 0
"82
[v _USART_UDRE_vect USART_UDRE_vect `(v  1 e 1 0 ]
{
"102
} 0
"50 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"59
} 0
"68 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"93
} 0
"149
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR0_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 6 ]
"151
} 0
"55 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"61 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"67
} 0
"52 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"167 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _I2C_Initialize I2C_Initialize `(v  1 e 1 0 ]
{
"174
} 0
"88 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
{
"130
} 0
"276
[v _EUSART_SetTxInterruptHandler EUSART_SetTxInterruptHandler `(v  1 e 1 0 ]
{
[v EUSART_SetTxInterruptHandler@interruptHandler interruptHandler `*.37(v  1 p 2 6 ]
"278
} 0
"280
[v _EUSART_SetRxInterruptHandler EUSART_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v EUSART_SetRxInterruptHandler@interruptHandler interruptHandler `*.37(v  1 p 2 6 ]
"282
} 0
"268
[v _EUSART_SetOverrunErrorHandler EUSART_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v EUSART_SetOverrunErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 6 ]
"270
} 0
"264
[v _EUSART_SetFramingErrorHandler EUSART_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v EUSART_SetFramingErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 6 ]
"266
} 0
"272
[v _EUSART_SetErrorHandler EUSART_SetErrorHandler `(v  1 e 1 0 ]
{
[v EUSART_SetErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 6 ]
"274
} 0
"111 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/examples/i2c_master_example.c
[v _I2C_WriteNBytes I2C_WriteNBytes `(v  1 e 1 0 ]
{
[v I2C_WriteNBytes@address address `uc  1 a 1 wreg ]
[v I2C_WriteNBytes@address address `uc  1 a 1 wreg ]
[v I2C_WriteNBytes@data data `*.39uc  1 p 2 23 ]
[v I2C_WriteNBytes@len len `ui  1 p 2 25 ]
[v I2C_WriteNBytes@address address `uc  1 a 1 27 ]
"118
} 0
"283 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _I2C_SetAddressNackCallback I2C_SetAddressNackCallback `(v  1 e 1 0 ]
{
[v I2C_SetAddressNackCallback@cb cb `*.37(E360  1 p 2 11 ]
[v I2C_SetAddressNackCallback@ptr ptr `*.2v  1 p 2 13 ]
"286
} 0
"251
[v _I2C_MasterWrite I2C_MasterWrite `(E355  1 e 1 0 ]
{
"254
} 0
"120 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/examples/i2c_master_example.c
[v _I2C_ReadNBytes I2C_ReadNBytes `(v  1 e 1 0 ]
{
[v I2C_ReadNBytes@address address `uc  1 a 1 wreg ]
[v I2C_ReadNBytes@address address `uc  1 a 1 wreg ]
[v I2C_ReadNBytes@data data `*.39uc  1 p 2 23 ]
[v I2C_ReadNBytes@len len `ui  1 p 2 25 ]
[v I2C_ReadNBytes@address address `uc  1 a 1 27 ]
"126
} 0
"176 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _I2C_Open I2C_Open `(E355  1 e 1 0 ]
{
[v I2C_Open@address address `uc  1 a 1 wreg ]
"178
[v I2C_Open@returnValue returnValue `E355  1 a 1 7 ]
"176
[v I2C_Open@address address `uc  1 a 1 wreg ]
"178
[v I2C_Open@address address `uc  1 a 1 6 ]
"207
} 0
"543
[v _I2C_MasterOpen I2C_MasterOpen `T(a  1 s 1 I2C_MasterOpen ]
{
"555
} 0
"246
[v _I2C_MasterRead I2C_MasterRead `(E355  1 e 1 0 ]
{
"249
} 0
"224
[v _I2C_MasterOperation I2C_MasterOperation `(E355  1 e 1 0 ]
{
[v I2C_MasterOperation@read read `a  1 a 1 wreg ]
"226
[v I2C_MasterOperation@returnValue returnValue `E355  1 a 1 22 ]
"224
[v I2C_MasterOperation@read read `a  1 a 1 wreg ]
"226
[v I2C_MasterOperation@read read `a  1 a 1 21 ]
"244
} 0
"312
[v _I2C_Poller I2C_Poller `(v  1 s 1 I2C_Poller ]
{
"319
} 0
"650
[v _I2C_MasterWaitForEvent I2C_MasterWaitForEvent `T(v  1 s 1 I2C_MasterWaitForEvent ]
{
"659
} 0
"321
[v _I2C_MasterFsm I2C_MasterFsm `T(v  1 s 1 I2C_MasterFsm ]
{
"330
} 0
"500
[v _I2C_DO_ADDRESS_NACK I2C_DO_ADDRESS_NACK `(E2846  1 s 1 I2C_DO_ADDRESS_NACK ]
{
"512
} 0
"494
[v _I2C_DO_RESET I2C_DO_RESET `(E2846  1 s 1 I2C_DO_RESET ]
{
"499
} 0
"488
[v _I2C_DO_RX_NACK_RESTART I2C_DO_RX_NACK_RESTART `(E2846  1 s 1 I2C_DO_RX_NACK_RESTART ]
{
"492
} 0
"482
[v _I2C_DO_RX_NACK_STOP I2C_DO_RX_NACK_STOP `(E2846  1 s 1 I2C_DO_RX_NACK_STOP ]
{
"486
} 0
"475
[v _I2C_DO_RX_ACK I2C_DO_RX_ACK `(E2846  1 s 1 I2C_DO_RX_ACK ]
{
"479
} 0
"469
[v _I2C_DO_SEND_STOP I2C_DO_SEND_STOP `(E2846  1 s 1 I2C_DO_SEND_STOP ]
{
"473
} 0
"463
[v _I2C_DO_SEND_RESTART I2C_DO_SEND_RESTART `(E2846  1 s 1 I2C_DO_SEND_RESTART ]
{
"467
} 0
"456
[v _I2C_DO_SEND_RESTART_WRITE I2C_DO_SEND_RESTART_WRITE `(E2846  1 s 1 I2C_DO_SEND_RESTART_WRITE ]
{
"460
} 0
"450
[v _I2C_DO_SEND_RESTART_READ I2C_DO_SEND_RESTART_READ `(E2846  1 s 1 I2C_DO_SEND_RESTART_READ ]
{
"454
} 0
"402
[v _I2C_DO_RCEN I2C_DO_RCEN `(E2846  1 s 1 I2C_DO_RCEN ]
{
"407
} 0
"378
[v _I2C_DO_RX I2C_DO_RX `(E2846  1 s 1 I2C_DO_RX ]
{
"400
} 0
"354
[v _I2C_DO_TX I2C_DO_TX `(E2846  1 s 1 I2C_DO_TX ]
{
"376
} 0
"347
[v _I2C_DO_SEND_ADR_WRITE I2C_DO_SEND_ADR_WRITE `(E2846  1 s 1 I2C_DO_SEND_ADR_WRITE ]
{
"352
} 0
"340
[v _I2C_DO_SEND_ADR_READ I2C_DO_SEND_ADR_READ `(E2846  1 s 1 I2C_DO_SEND_ADR_READ ]
{
"345
} 0
"333
[v _I2C_DO_IDLE I2C_DO_IDLE `(E2846  1 s 1 I2C_DO_IDLE ]
{
"338
} 0
"409
[v _I2C_DO_TX_EMPTY I2C_DO_TX_EMPTY `(E2846  1 s 1 I2C_DO_TX_EMPTY ]
{
"424
} 0
"645
[v _I2C_MasterSetIrq I2C_MasterSetIrq `T(v  1 s 1 I2C_MasterSetIrq ]
{
"648
} 0
"598
[v _I2C_MasterIsNack I2C_MasterIsNack `T(a  1 s 1 I2C_MasterIsNack ]
{
"601
} 0
"568
[v _I2C_MasterSendTxData I2C_MasterSendTxData `T(v  1 s 1 I2C_MasterSendTxData ]
{
[v I2C_MasterSendTxData@data data `uc  1 a 1 wreg ]
[v I2C_MasterSendTxData@data data `uc  1 a 1 wreg ]
"570
[v I2C_MasterSendTxData@data data `uc  1 a 1 6 ]
"571
} 0
"603
[v _I2C_MasterSendAck I2C_MasterSendAck `T(v  1 s 1 I2C_MasterSendAck ]
{
"607
} 0
"563
[v _I2C_MasterGetRxData I2C_MasterGetRxData `T(uc  1 s 1 I2C_MasterGetRxData ]
{
"566
} 0
"609
[v _I2C_MasterSendNack I2C_MasterSendNack `T(v  1 s 1 I2C_MasterSendNack ]
{
"613
} 0
"583
[v _I2C_MasterStartRx I2C_MasterStartRx `T(v  1 s 1 I2C_MasterStartRx ]
{
"586
} 0
"525
[v _I2C_CallbackReturnReset I2C_CallbackReturnReset `(E360  1 e 1 0 ]
{
[v I2C_CallbackReturnReset@funPtr funPtr `*.39v  1 p 2 15 ]
"528
} 0
"520
[v _I2C_CallbackReturnStop I2C_CallbackReturnStop `(E360  1 e 1 0 ]
{
"523
} 0
"170 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/examples/i2c_master_example.c
[v _rdBlkRegCompleteHandler rdBlkRegCompleteHandler `(E360  1 s 1 rdBlkRegCompleteHandler ]
{
[v rdBlkRegCompleteHandler@ptr ptr `*.39v  1 p 2 15 ]
"175
} 0
"156
[v _wr1RegCompleteHandler wr1RegCompleteHandler `(E360  1 s 1 wr1RegCompleteHandler ]
{
[v wr1RegCompleteHandler@ptr ptr `*.39v  1 p 2 15 ]
"161
} 0
"149
[v _rd2RegCompleteHandler rd2RegCompleteHandler `(E360  1 s 1 rd2RegCompleteHandler ]
{
[v rd2RegCompleteHandler@ptr ptr `*.39v  1 p 2 15 ]
"154
} 0
"142
[v _rd1RegCompleteHandler rd1RegCompleteHandler `(E360  1 s 1 rd1RegCompleteHandler ]
{
[v rd1RegCompleteHandler@ptr ptr `*.39v  1 p 2 15 ]
"147
} 0
"163
[v _wr2RegCompleteHandler wr2RegCompleteHandler `(E360  1 s 1 wr2RegCompleteHandler ]
{
[v wr2RegCompleteHandler@ptr ptr `*.39v  1 p 2 15 ]
"168
} 0
"273 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/i2c_master.c
[v _I2C_SetDataCompleteCallback I2C_SetDataCompleteCallback `(v  1 e 1 0 ]
{
[v I2C_SetDataCompleteCallback@cb cb `*.37(E360  1 p 2 11 ]
[v I2C_SetDataCompleteCallback@ptr ptr `*.39v  1 p 2 13 ]
"276
} 0
"298
[v _I2C_SetCallback I2C_SetCallback `(v  1 s 1 I2C_SetCallback ]
{
[v I2C_SetCallback@idx idx `E2864  1 a 1 wreg ]
[v I2C_SetCallback@idx idx `E2864  1 a 1 wreg ]
[v I2C_SetCallback@cb cb `*.37(E360  1 p 2 6 ]
[v I2C_SetCallback@ptr ptr `*.39v  1 p 2 8 ]
"300
[v I2C_SetCallback@idx idx `E2864  1 a 1 10 ]
"310
} 0
"263
[v _I2C_SetBuffer I2C_SetBuffer `(v  1 e 1 0 ]
{
[v I2C_SetBuffer@buffer buffer `*.39v  1 p 2 6 ]
[v I2C_SetBuffer@bufferSize bufferSize `ui  1 p 2 8 ]
"271
} 0
"593
[v _I2C_MasterStop I2C_MasterStop `T(v  1 s 1 I2C_MasterStop ]
{
"596
} 0
"573
[v _I2C_MasterEnableRestart I2C_MasterEnableRestart `T(v  1 s 1 I2C_MasterEnableRestart ]
{
"576
} 0
"588
[v _I2C_MasterStart I2C_MasterStart `T(v  1 s 1 I2C_MasterStart ]
{
"591
} 0
"209
[v _I2C_Close I2C_Close `(E355  1 e 1 0 ]
{
"211
[v I2C_Close@returnValue returnValue `E355  1 a 1 6 ]
"222
} 0
"635
[v _I2C_MasterDisableIrq I2C_MasterDisableIrq `T(v  1 s 1 I2C_MasterDisableIrq ]
{
"638
} 0
"557
[v _I2C_MasterClose I2C_MasterClose `T(v  1 s 1 I2C_MasterClose ]
{
"561
} 0
"640
[v _I2C_MasterClearIrq I2C_MasterClearIrq `T(v  1 s 1 I2C_MasterClearIrq ]
{
"643
} 0
"58 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
{
"84
} 0
"197 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _EUSART_Transmit_ISR EUSART_Transmit_ISR `(v  1 e 1 0 ]
{
"214
} 0
"71 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\Modbas_RTU.c
[v _USART_TXC_vect USART_TXC_vect `(v  1 e 1 0 ]
{
"79
} 0
"216 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _EUSART_Receive_ISR EUSART_Receive_ISR `(v  1 e 1 0 ]
{
"238
} 0
"41 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\Modbas_RTU.c
[v _USART_RXC_vect USART_RXC_vect `(v  1 e 1 0 ]
{
"43
[v USART_RXC_vect@TempModbas TempModbas `uc  1 a 1 1 ]
"68
} 0
"95 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/tmr0.c
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
{
"99
} 0
"123
[v _TMR0_Reload TMR0_Reload `(v  1 e 1 0 ]
{
"127
} 0
"130
[v _TMR0_ISR TMR0_ISR `(v  1 e 1 0 ]
{
"146
} 0
"153
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"156
} 0
"24 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\Modbas_RTU.c
[v _TIMER0_COMP_vect TIMER0_COMP_vect `(v  1 e 1 0 ]
{
"37
} 0
"101 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/tmr0.c
[v _TMR0_StopTimer TMR0_StopTimer `(v  1 e 1 0 ]
{
"105
} 0
"252 C:\Users\orlov_pv\MPLABXProjects\pic18f26k20TEST.X\mcc_generated_files/eusart.c
[v _EUSART_DefaultOverrunErrorHandler EUSART_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
"258
} 0
"250
[v _EUSART_DefaultFramingErrorHandler EUSART_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"260
[v _EUSART_DefaultErrorHandler EUSART_DefaultErrorHandler `(v  1 e 1 0 ]
{
"262
} 0
"240
[v _EUSART_RxDataHandler EUSART_RxDataHandler `(v  1 e 1 0 ]
{
"248
} 0
