# Cache
A two-level (L1 and L2) cache simulator.The cache simulator will take several parameters describing the cache (block size, associativity, etc) along with a memory access trace file for an input 
