#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8db72079a0 .scope module, "register_tb_top" "register_tb_top" 2 4;
 .timescale -9 -12;
v0x7f8db72182a0_0 .var "clk", 0 0;
v0x7f8db7218330_0 .var "rd_addr0_i", 4 0;
v0x7f8db72183c0_0 .var "rd_addr1_i", 4 0;
v0x7f8db7218450_0 .net "rd_data0_o", 31 0, L_0x7f8db7218a60;  1 drivers
v0x7f8db72184e0_0 .net "rd_data1_o", 31 0, L_0x7f8db7218e10;  1 drivers
v0x7f8db72185b0_0 .var "we", 0 0;
v0x7f8db7218660_0 .var "wr_addr0_i", 4 0;
v0x7f8db7218710_0 .var "wr_data_i", 31 0;
S_0x7f8db7207b10 .scope module, "register_file" "MIPS_registers" 2 29, 3 1 0, S_0x7f8db72079a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rd_addr0_i";
    .port_info 3 /INPUT 5 "rd_addr1_i";
    .port_info 4 /INPUT 5 "wr_addr0_i";
    .port_info 5 /INPUT 32 "wr_data_i";
    .port_info 6 /OUTPUT 32 "rd_data0_o";
    .port_info 7 /OUTPUT 32 "rd_data1_o";
v0x7f8db7204b60_0 .net *"_ivl_0", 9 0, L_0x7f8db72187c0;  1 drivers
v0x7f8db72175a0_0 .net *"_ivl_10", 9 0, L_0x7f8db7218b80;  1 drivers
L_0x7f8db7163098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8db7217640_0 .net *"_ivl_13", 4 0, L_0x7f8db7163098;  1 drivers
L_0x7f8db71630e0 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0x7f8db72176f0_0 .net/2u *"_ivl_14", 9 0, L_0x7f8db71630e0;  1 drivers
v0x7f8db72177a0_0 .net *"_ivl_17", 9 0, L_0x7f8db7218ca0;  1 drivers
L_0x7f8db7163008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8db7217890_0 .net *"_ivl_3", 4 0, L_0x7f8db7163008;  1 drivers
L_0x7f8db7163050 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0x7f8db7217940_0 .net/2u *"_ivl_4", 9 0, L_0x7f8db7163050;  1 drivers
v0x7f8db72179f0_0 .net *"_ivl_7", 9 0, L_0x7f8db7218920;  1 drivers
v0x7f8db7217aa0_0 .net "clk", 0 0, v0x7f8db72182a0_0;  1 drivers
v0x7f8db7217bb0_0 .net "rd_addr0_i", 4 0, v0x7f8db7218330_0;  1 drivers
v0x7f8db7217c50_0 .net "rd_addr1_i", 4 0, v0x7f8db72183c0_0;  1 drivers
v0x7f8db7217d00_0 .net "rd_data0_o", 31 0, L_0x7f8db7218a60;  alias, 1 drivers
v0x7f8db7217db0_0 .net "rd_data1_o", 31 0, L_0x7f8db7218e10;  alias, 1 drivers
v0x7f8db7217e60_0 .var "register_files", 1023 0;
v0x7f8db7217f20_0 .net "we", 0 0, v0x7f8db72185b0_0;  1 drivers
v0x7f8db7217fc0_0 .net "wr_addr0_i", 4 0, v0x7f8db7218660_0;  1 drivers
v0x7f8db7218070_0 .net "wr_data_i", 31 0, v0x7f8db7218710_0;  1 drivers
E_0x7f8db72066e0 .event posedge, v0x7f8db7217aa0_0;
L_0x7f8db72187c0 .concat [ 5 5 0 0], v0x7f8db7218330_0, L_0x7f8db7163008;
L_0x7f8db7218920 .arith/mult 10, L_0x7f8db72187c0, L_0x7f8db7163050;
L_0x7f8db7218a60 .part/v v0x7f8db7217e60_0, L_0x7f8db7218920, 32;
L_0x7f8db7218b80 .concat [ 5 5 0 0], v0x7f8db72183c0_0, L_0x7f8db7163098;
L_0x7f8db7218ca0 .arith/mult 10, L_0x7f8db7218b80, L_0x7f8db71630e0;
L_0x7f8db7218e10 .part/v v0x7f8db7217e60_0, L_0x7f8db7218ca0, 32;
    .scope S_0x7f8db7207b10;
T_0 ;
    %wait E_0x7f8db72066e0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8db7217e60_0, 4, 5;
    %load/vec4 v0x7f8db7217f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7f8db7218070_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7f8db7217e60_0;
    %load/vec4 v0x7f8db7217fc0_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %part/u 32;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f8db7217fc0_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7f8db7217e60_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8db72079a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7f8db72182a0_0;
    %inv;
    %assign/vec4 v0x7f8db72182a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8db72079a0;
T_2 ;
    %delay 20000, 0;
    %load/vec4 v0x7f8db7218660_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8db7218660_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8db72079a0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x7f8db7218710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f8db7218710_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8db72079a0;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8db72079a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8db72182a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8db72185b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8db7218660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8db7218710_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f8db7218660_0, 0;
    %delay 1000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./registers.v";
