.TH "TIM_MasterConfigTypeDef" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
TIM_MasterConfigTypeDef \- TIM Master configuration Structure definition\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <stm32g0xx_hal_tim\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "uint32_t \fBMasterOutputTrigger\fP"
.br
.ti -1c
.RI "uint32_t \fBMasterOutputTrigger2\fP"
.br
.ti -1c
.RI "uint32_t \fBMasterSlaveMode\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
TIM Master configuration Structure definition\&. 


.PP
\fBNote\fP
.RS 4
Advanced timers provide TRGO2 internal line which is redirected to the ADC 
.RE
.PP

.SH "Member Data Documentation"
.PP 
.SS "uint32_t TIM_MasterConfigTypeDef::MasterOutputTrigger"
Trigger output (TRGO) selection This parameter can be a value of \fBTIM Master Mode Selection\fP 
.SS "uint32_t TIM_MasterConfigTypeDef::MasterOutputTrigger2"
Trigger output2 (TRGO2) selection This parameter can be a value of \fBTIM Master Mode Selection 2 (TRGO2)\fP 
.SS "uint32_t TIM_MasterConfigTypeDef::MasterSlaveMode"
Master/slave mode selection This parameter can be a value of \fBTIM Master/Slave Mode\fP 
.PP
\fBNote\fP
.RS 4
When the Master/slave mode is enabled, the effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO)\&. It is not mandatory in case of timer synchronization mode\&. 
.RE
.PP


.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
