#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 31 20:15:05 2023
# Process ID: 14828
# Current directory: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35364 D:\GitRepo\pipelined_CPU\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/Pipelined_CPU_RISCV' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../../VivadoProjects/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/testbench.v', nor could it be found using path 'D:/../../../../VivadoProjects/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/testbench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 832.098 ; gain = 174.426
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/gitrepo/pipelined_cpu/pipelined_cpu_riscv -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property supported_families {artix7 Production kintex7 Beta azynq Beta zynquplus Beta zynq Beta kintexu Beta virtexuplus Beta aspartan7 Beta virtexuplusHBM Beta artix7l Beta kintex7l Beta spartan7 Beta kintexuplus Beta aartix7 Beta} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/gitrepo/pipelined_cpu/pipelined_cpu_riscv [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitrepo/pipelined_cpu/pipelined_cpu_riscv'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitrepo/pipelined_cpu/pipelined_cpu_riscv'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitrepo/pipelined_cpu/pipelined_cpu_riscv'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 20:26:56 2023...
