# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab10_final.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../lab10_final.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/adder.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/alu.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/aludec.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/controller.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/datapath.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/flopr.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/maindec.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/mips.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/mux2.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/regfile.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/signext.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/sl2.v" \
"../../../../lab10_final.srcs/sources_1/imports/lab10_final/top.v" \
"../../../../lab10_final.srcs/sim_1/imports/lab10_final/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
