
STM32C031K6T6_DB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077ac  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08007870  08007870  00008870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cf4  08007cf4  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007cf4  08007cf4  000091d4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007cf4  08007cf4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cf4  08007cf4  00008cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007cf8  08007cf8  00008cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007cfc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001d4  08007ed0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08007ed0  00009450  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001340f  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e7e  00000000  00000000  0001c60b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000a1d4  00000000  00000000  0001f489  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e08  00000000  00000000  00029660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d62  00000000  00000000  0002a468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001521c  00000000  00000000  0002b1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016841  00000000  00000000  000403e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007fd4a  00000000  00000000  00056c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d6971  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003874  00000000  00000000  000d69b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000042  00000000  00000000  000da228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007854 	.word	0x08007854

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08007854 	.word	0x08007854

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa85 	bl	800194c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9c9 	bl	80017e4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa77 	bl	800194c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa6d 	bl	800194c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9f3 	bl	800186c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9e9 	bl	800186c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_fdiv>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4646      	mov	r6, r8
 80004ac:	464f      	mov	r7, r9
 80004ae:	46d6      	mov	lr, sl
 80004b0:	0245      	lsls	r5, r0, #9
 80004b2:	b5c0      	push	{r6, r7, lr}
 80004b4:	0fc3      	lsrs	r3, r0, #31
 80004b6:	0047      	lsls	r7, r0, #1
 80004b8:	4698      	mov	r8, r3
 80004ba:	1c0e      	adds	r6, r1, #0
 80004bc:	0a6d      	lsrs	r5, r5, #9
 80004be:	0e3f      	lsrs	r7, r7, #24
 80004c0:	d05b      	beq.n	800057a <__aeabi_fdiv+0xd2>
 80004c2:	2fff      	cmp	r7, #255	@ 0xff
 80004c4:	d021      	beq.n	800050a <__aeabi_fdiv+0x62>
 80004c6:	2380      	movs	r3, #128	@ 0x80
 80004c8:	00ed      	lsls	r5, r5, #3
 80004ca:	04db      	lsls	r3, r3, #19
 80004cc:	431d      	orrs	r5, r3
 80004ce:	2300      	movs	r3, #0
 80004d0:	4699      	mov	r9, r3
 80004d2:	469a      	mov	sl, r3
 80004d4:	3f7f      	subs	r7, #127	@ 0x7f
 80004d6:	0274      	lsls	r4, r6, #9
 80004d8:	0073      	lsls	r3, r6, #1
 80004da:	0a64      	lsrs	r4, r4, #9
 80004dc:	0e1b      	lsrs	r3, r3, #24
 80004de:	0ff6      	lsrs	r6, r6, #31
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d020      	beq.n	8000526 <__aeabi_fdiv+0x7e>
 80004e4:	2bff      	cmp	r3, #255	@ 0xff
 80004e6:	d043      	beq.n	8000570 <__aeabi_fdiv+0xc8>
 80004e8:	2280      	movs	r2, #128	@ 0x80
 80004ea:	2000      	movs	r0, #0
 80004ec:	00e4      	lsls	r4, r4, #3
 80004ee:	04d2      	lsls	r2, r2, #19
 80004f0:	4314      	orrs	r4, r2
 80004f2:	3b7f      	subs	r3, #127	@ 0x7f
 80004f4:	4642      	mov	r2, r8
 80004f6:	1aff      	subs	r7, r7, r3
 80004f8:	464b      	mov	r3, r9
 80004fa:	4072      	eors	r2, r6
 80004fc:	2b0f      	cmp	r3, #15
 80004fe:	d900      	bls.n	8000502 <__aeabi_fdiv+0x5a>
 8000500:	e09d      	b.n	800063e <__aeabi_fdiv+0x196>
 8000502:	4971      	ldr	r1, [pc, #452]	@ (80006c8 <__aeabi_fdiv+0x220>)
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	58cb      	ldr	r3, [r1, r3]
 8000508:	469f      	mov	pc, r3
 800050a:	2d00      	cmp	r5, #0
 800050c:	d15a      	bne.n	80005c4 <__aeabi_fdiv+0x11c>
 800050e:	2308      	movs	r3, #8
 8000510:	4699      	mov	r9, r3
 8000512:	3b06      	subs	r3, #6
 8000514:	0274      	lsls	r4, r6, #9
 8000516:	469a      	mov	sl, r3
 8000518:	0073      	lsls	r3, r6, #1
 800051a:	27ff      	movs	r7, #255	@ 0xff
 800051c:	0a64      	lsrs	r4, r4, #9
 800051e:	0e1b      	lsrs	r3, r3, #24
 8000520:	0ff6      	lsrs	r6, r6, #31
 8000522:	2b00      	cmp	r3, #0
 8000524:	d1de      	bne.n	80004e4 <__aeabi_fdiv+0x3c>
 8000526:	2c00      	cmp	r4, #0
 8000528:	d13b      	bne.n	80005a2 <__aeabi_fdiv+0xfa>
 800052a:	2301      	movs	r3, #1
 800052c:	4642      	mov	r2, r8
 800052e:	4649      	mov	r1, r9
 8000530:	4072      	eors	r2, r6
 8000532:	4319      	orrs	r1, r3
 8000534:	290e      	cmp	r1, #14
 8000536:	d818      	bhi.n	800056a <__aeabi_fdiv+0xc2>
 8000538:	4864      	ldr	r0, [pc, #400]	@ (80006cc <__aeabi_fdiv+0x224>)
 800053a:	0089      	lsls	r1, r1, #2
 800053c:	5841      	ldr	r1, [r0, r1]
 800053e:	468f      	mov	pc, r1
 8000540:	4653      	mov	r3, sl
 8000542:	2b02      	cmp	r3, #2
 8000544:	d100      	bne.n	8000548 <__aeabi_fdiv+0xa0>
 8000546:	e0b8      	b.n	80006ba <__aeabi_fdiv+0x212>
 8000548:	2b03      	cmp	r3, #3
 800054a:	d06e      	beq.n	800062a <__aeabi_fdiv+0x182>
 800054c:	4642      	mov	r2, r8
 800054e:	002c      	movs	r4, r5
 8000550:	2b01      	cmp	r3, #1
 8000552:	d140      	bne.n	80005d6 <__aeabi_fdiv+0x12e>
 8000554:	2000      	movs	r0, #0
 8000556:	2400      	movs	r4, #0
 8000558:	05c0      	lsls	r0, r0, #23
 800055a:	4320      	orrs	r0, r4
 800055c:	07d2      	lsls	r2, r2, #31
 800055e:	4310      	orrs	r0, r2
 8000560:	bce0      	pop	{r5, r6, r7}
 8000562:	46ba      	mov	sl, r7
 8000564:	46b1      	mov	r9, r6
 8000566:	46a8      	mov	r8, r5
 8000568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056a:	20ff      	movs	r0, #255	@ 0xff
 800056c:	2400      	movs	r4, #0
 800056e:	e7f3      	b.n	8000558 <__aeabi_fdiv+0xb0>
 8000570:	2c00      	cmp	r4, #0
 8000572:	d120      	bne.n	80005b6 <__aeabi_fdiv+0x10e>
 8000574:	2302      	movs	r3, #2
 8000576:	3fff      	subs	r7, #255	@ 0xff
 8000578:	e7d8      	b.n	800052c <__aeabi_fdiv+0x84>
 800057a:	2d00      	cmp	r5, #0
 800057c:	d105      	bne.n	800058a <__aeabi_fdiv+0xe2>
 800057e:	2304      	movs	r3, #4
 8000580:	4699      	mov	r9, r3
 8000582:	3b03      	subs	r3, #3
 8000584:	2700      	movs	r7, #0
 8000586:	469a      	mov	sl, r3
 8000588:	e7a5      	b.n	80004d6 <__aeabi_fdiv+0x2e>
 800058a:	0028      	movs	r0, r5
 800058c:	f002 fa34 	bl	80029f8 <__clzsi2>
 8000590:	2776      	movs	r7, #118	@ 0x76
 8000592:	1f43      	subs	r3, r0, #5
 8000594:	409d      	lsls	r5, r3
 8000596:	2300      	movs	r3, #0
 8000598:	427f      	negs	r7, r7
 800059a:	4699      	mov	r9, r3
 800059c:	469a      	mov	sl, r3
 800059e:	1a3f      	subs	r7, r7, r0
 80005a0:	e799      	b.n	80004d6 <__aeabi_fdiv+0x2e>
 80005a2:	0020      	movs	r0, r4
 80005a4:	f002 fa28 	bl	80029f8 <__clzsi2>
 80005a8:	1f43      	subs	r3, r0, #5
 80005aa:	409c      	lsls	r4, r3
 80005ac:	2376      	movs	r3, #118	@ 0x76
 80005ae:	425b      	negs	r3, r3
 80005b0:	1a1b      	subs	r3, r3, r0
 80005b2:	2000      	movs	r0, #0
 80005b4:	e79e      	b.n	80004f4 <__aeabi_fdiv+0x4c>
 80005b6:	2303      	movs	r3, #3
 80005b8:	464a      	mov	r2, r9
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4691      	mov	r9, r2
 80005be:	2003      	movs	r0, #3
 80005c0:	33fc      	adds	r3, #252	@ 0xfc
 80005c2:	e797      	b.n	80004f4 <__aeabi_fdiv+0x4c>
 80005c4:	230c      	movs	r3, #12
 80005c6:	4699      	mov	r9, r3
 80005c8:	3b09      	subs	r3, #9
 80005ca:	27ff      	movs	r7, #255	@ 0xff
 80005cc:	469a      	mov	sl, r3
 80005ce:	e782      	b.n	80004d6 <__aeabi_fdiv+0x2e>
 80005d0:	2803      	cmp	r0, #3
 80005d2:	d02c      	beq.n	800062e <__aeabi_fdiv+0x186>
 80005d4:	0032      	movs	r2, r6
 80005d6:	0038      	movs	r0, r7
 80005d8:	307f      	adds	r0, #127	@ 0x7f
 80005da:	2800      	cmp	r0, #0
 80005dc:	dd47      	ble.n	800066e <__aeabi_fdiv+0x1c6>
 80005de:	0763      	lsls	r3, r4, #29
 80005e0:	d004      	beq.n	80005ec <__aeabi_fdiv+0x144>
 80005e2:	230f      	movs	r3, #15
 80005e4:	4023      	ands	r3, r4
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	d000      	beq.n	80005ec <__aeabi_fdiv+0x144>
 80005ea:	3404      	adds	r4, #4
 80005ec:	0123      	lsls	r3, r4, #4
 80005ee:	d503      	bpl.n	80005f8 <__aeabi_fdiv+0x150>
 80005f0:	0038      	movs	r0, r7
 80005f2:	4b37      	ldr	r3, [pc, #220]	@ (80006d0 <__aeabi_fdiv+0x228>)
 80005f4:	3080      	adds	r0, #128	@ 0x80
 80005f6:	401c      	ands	r4, r3
 80005f8:	28fe      	cmp	r0, #254	@ 0xfe
 80005fa:	dcb6      	bgt.n	800056a <__aeabi_fdiv+0xc2>
 80005fc:	01a4      	lsls	r4, r4, #6
 80005fe:	0a64      	lsrs	r4, r4, #9
 8000600:	b2c0      	uxtb	r0, r0
 8000602:	e7a9      	b.n	8000558 <__aeabi_fdiv+0xb0>
 8000604:	2480      	movs	r4, #128	@ 0x80
 8000606:	2200      	movs	r2, #0
 8000608:	20ff      	movs	r0, #255	@ 0xff
 800060a:	03e4      	lsls	r4, r4, #15
 800060c:	e7a4      	b.n	8000558 <__aeabi_fdiv+0xb0>
 800060e:	2380      	movs	r3, #128	@ 0x80
 8000610:	03db      	lsls	r3, r3, #15
 8000612:	421d      	tst	r5, r3
 8000614:	d001      	beq.n	800061a <__aeabi_fdiv+0x172>
 8000616:	421c      	tst	r4, r3
 8000618:	d00b      	beq.n	8000632 <__aeabi_fdiv+0x18a>
 800061a:	2480      	movs	r4, #128	@ 0x80
 800061c:	03e4      	lsls	r4, r4, #15
 800061e:	432c      	orrs	r4, r5
 8000620:	0264      	lsls	r4, r4, #9
 8000622:	4642      	mov	r2, r8
 8000624:	20ff      	movs	r0, #255	@ 0xff
 8000626:	0a64      	lsrs	r4, r4, #9
 8000628:	e796      	b.n	8000558 <__aeabi_fdiv+0xb0>
 800062a:	4646      	mov	r6, r8
 800062c:	002c      	movs	r4, r5
 800062e:	2380      	movs	r3, #128	@ 0x80
 8000630:	03db      	lsls	r3, r3, #15
 8000632:	431c      	orrs	r4, r3
 8000634:	0264      	lsls	r4, r4, #9
 8000636:	0032      	movs	r2, r6
 8000638:	20ff      	movs	r0, #255	@ 0xff
 800063a:	0a64      	lsrs	r4, r4, #9
 800063c:	e78c      	b.n	8000558 <__aeabi_fdiv+0xb0>
 800063e:	016d      	lsls	r5, r5, #5
 8000640:	0160      	lsls	r0, r4, #5
 8000642:	4285      	cmp	r5, r0
 8000644:	d22d      	bcs.n	80006a2 <__aeabi_fdiv+0x1fa>
 8000646:	231b      	movs	r3, #27
 8000648:	2400      	movs	r4, #0
 800064a:	3f01      	subs	r7, #1
 800064c:	2601      	movs	r6, #1
 800064e:	0029      	movs	r1, r5
 8000650:	0064      	lsls	r4, r4, #1
 8000652:	006d      	lsls	r5, r5, #1
 8000654:	2900      	cmp	r1, #0
 8000656:	db01      	blt.n	800065c <__aeabi_fdiv+0x1b4>
 8000658:	4285      	cmp	r5, r0
 800065a:	d301      	bcc.n	8000660 <__aeabi_fdiv+0x1b8>
 800065c:	1a2d      	subs	r5, r5, r0
 800065e:	4334      	orrs	r4, r6
 8000660:	3b01      	subs	r3, #1
 8000662:	2b00      	cmp	r3, #0
 8000664:	d1f3      	bne.n	800064e <__aeabi_fdiv+0x1a6>
 8000666:	1e6b      	subs	r3, r5, #1
 8000668:	419d      	sbcs	r5, r3
 800066a:	432c      	orrs	r4, r5
 800066c:	e7b3      	b.n	80005d6 <__aeabi_fdiv+0x12e>
 800066e:	2301      	movs	r3, #1
 8000670:	1a1b      	subs	r3, r3, r0
 8000672:	2b1b      	cmp	r3, #27
 8000674:	dd00      	ble.n	8000678 <__aeabi_fdiv+0x1d0>
 8000676:	e76d      	b.n	8000554 <__aeabi_fdiv+0xac>
 8000678:	0021      	movs	r1, r4
 800067a:	379e      	adds	r7, #158	@ 0x9e
 800067c:	40d9      	lsrs	r1, r3
 800067e:	40bc      	lsls	r4, r7
 8000680:	000b      	movs	r3, r1
 8000682:	1e61      	subs	r1, r4, #1
 8000684:	418c      	sbcs	r4, r1
 8000686:	4323      	orrs	r3, r4
 8000688:	0759      	lsls	r1, r3, #29
 800068a:	d004      	beq.n	8000696 <__aeabi_fdiv+0x1ee>
 800068c:	210f      	movs	r1, #15
 800068e:	4019      	ands	r1, r3
 8000690:	2904      	cmp	r1, #4
 8000692:	d000      	beq.n	8000696 <__aeabi_fdiv+0x1ee>
 8000694:	3304      	adds	r3, #4
 8000696:	0159      	lsls	r1, r3, #5
 8000698:	d413      	bmi.n	80006c2 <__aeabi_fdiv+0x21a>
 800069a:	019b      	lsls	r3, r3, #6
 800069c:	2000      	movs	r0, #0
 800069e:	0a5c      	lsrs	r4, r3, #9
 80006a0:	e75a      	b.n	8000558 <__aeabi_fdiv+0xb0>
 80006a2:	231a      	movs	r3, #26
 80006a4:	2401      	movs	r4, #1
 80006a6:	1a2d      	subs	r5, r5, r0
 80006a8:	e7d0      	b.n	800064c <__aeabi_fdiv+0x1a4>
 80006aa:	1e98      	subs	r0, r3, #2
 80006ac:	4243      	negs	r3, r0
 80006ae:	4158      	adcs	r0, r3
 80006b0:	4240      	negs	r0, r0
 80006b2:	0032      	movs	r2, r6
 80006b4:	2400      	movs	r4, #0
 80006b6:	b2c0      	uxtb	r0, r0
 80006b8:	e74e      	b.n	8000558 <__aeabi_fdiv+0xb0>
 80006ba:	4642      	mov	r2, r8
 80006bc:	20ff      	movs	r0, #255	@ 0xff
 80006be:	2400      	movs	r4, #0
 80006c0:	e74a      	b.n	8000558 <__aeabi_fdiv+0xb0>
 80006c2:	2001      	movs	r0, #1
 80006c4:	2400      	movs	r4, #0
 80006c6:	e747      	b.n	8000558 <__aeabi_fdiv+0xb0>
 80006c8:	08007870 	.word	0x08007870
 80006cc:	080078b0 	.word	0x080078b0
 80006d0:	f7ffffff 	.word	0xf7ffffff

080006d4 <__aeabi_fmul>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	464f      	mov	r7, r9
 80006d8:	4646      	mov	r6, r8
 80006da:	46d6      	mov	lr, sl
 80006dc:	0044      	lsls	r4, r0, #1
 80006de:	b5c0      	push	{r6, r7, lr}
 80006e0:	0246      	lsls	r6, r0, #9
 80006e2:	1c0f      	adds	r7, r1, #0
 80006e4:	0a76      	lsrs	r6, r6, #9
 80006e6:	0e24      	lsrs	r4, r4, #24
 80006e8:	0fc5      	lsrs	r5, r0, #31
 80006ea:	2c00      	cmp	r4, #0
 80006ec:	d100      	bne.n	80006f0 <__aeabi_fmul+0x1c>
 80006ee:	e0da      	b.n	80008a6 <__aeabi_fmul+0x1d2>
 80006f0:	2cff      	cmp	r4, #255	@ 0xff
 80006f2:	d074      	beq.n	80007de <__aeabi_fmul+0x10a>
 80006f4:	2380      	movs	r3, #128	@ 0x80
 80006f6:	00f6      	lsls	r6, r6, #3
 80006f8:	04db      	lsls	r3, r3, #19
 80006fa:	431e      	orrs	r6, r3
 80006fc:	2300      	movs	r3, #0
 80006fe:	4699      	mov	r9, r3
 8000700:	469a      	mov	sl, r3
 8000702:	3c7f      	subs	r4, #127	@ 0x7f
 8000704:	027b      	lsls	r3, r7, #9
 8000706:	0a5b      	lsrs	r3, r3, #9
 8000708:	4698      	mov	r8, r3
 800070a:	007b      	lsls	r3, r7, #1
 800070c:	0e1b      	lsrs	r3, r3, #24
 800070e:	0fff      	lsrs	r7, r7, #31
 8000710:	2b00      	cmp	r3, #0
 8000712:	d074      	beq.n	80007fe <__aeabi_fmul+0x12a>
 8000714:	2bff      	cmp	r3, #255	@ 0xff
 8000716:	d100      	bne.n	800071a <__aeabi_fmul+0x46>
 8000718:	e08e      	b.n	8000838 <__aeabi_fmul+0x164>
 800071a:	4642      	mov	r2, r8
 800071c:	2180      	movs	r1, #128	@ 0x80
 800071e:	00d2      	lsls	r2, r2, #3
 8000720:	04c9      	lsls	r1, r1, #19
 8000722:	4311      	orrs	r1, r2
 8000724:	3b7f      	subs	r3, #127	@ 0x7f
 8000726:	002a      	movs	r2, r5
 8000728:	18e4      	adds	r4, r4, r3
 800072a:	464b      	mov	r3, r9
 800072c:	407a      	eors	r2, r7
 800072e:	4688      	mov	r8, r1
 8000730:	b2d2      	uxtb	r2, r2
 8000732:	2b0a      	cmp	r3, #10
 8000734:	dc75      	bgt.n	8000822 <__aeabi_fmul+0x14e>
 8000736:	464b      	mov	r3, r9
 8000738:	2000      	movs	r0, #0
 800073a:	2b02      	cmp	r3, #2
 800073c:	dd0f      	ble.n	800075e <__aeabi_fmul+0x8a>
 800073e:	4649      	mov	r1, r9
 8000740:	2301      	movs	r3, #1
 8000742:	408b      	lsls	r3, r1
 8000744:	21a6      	movs	r1, #166	@ 0xa6
 8000746:	00c9      	lsls	r1, r1, #3
 8000748:	420b      	tst	r3, r1
 800074a:	d169      	bne.n	8000820 <__aeabi_fmul+0x14c>
 800074c:	2190      	movs	r1, #144	@ 0x90
 800074e:	0089      	lsls	r1, r1, #2
 8000750:	420b      	tst	r3, r1
 8000752:	d000      	beq.n	8000756 <__aeabi_fmul+0x82>
 8000754:	e100      	b.n	8000958 <__aeabi_fmul+0x284>
 8000756:	2188      	movs	r1, #136	@ 0x88
 8000758:	4219      	tst	r1, r3
 800075a:	d000      	beq.n	800075e <__aeabi_fmul+0x8a>
 800075c:	e0f5      	b.n	800094a <__aeabi_fmul+0x276>
 800075e:	4641      	mov	r1, r8
 8000760:	0409      	lsls	r1, r1, #16
 8000762:	0c09      	lsrs	r1, r1, #16
 8000764:	4643      	mov	r3, r8
 8000766:	0008      	movs	r0, r1
 8000768:	0c35      	lsrs	r5, r6, #16
 800076a:	0436      	lsls	r6, r6, #16
 800076c:	0c1b      	lsrs	r3, r3, #16
 800076e:	0c36      	lsrs	r6, r6, #16
 8000770:	4370      	muls	r0, r6
 8000772:	4369      	muls	r1, r5
 8000774:	435e      	muls	r6, r3
 8000776:	435d      	muls	r5, r3
 8000778:	1876      	adds	r6, r6, r1
 800077a:	0c03      	lsrs	r3, r0, #16
 800077c:	199b      	adds	r3, r3, r6
 800077e:	4299      	cmp	r1, r3
 8000780:	d903      	bls.n	800078a <__aeabi_fmul+0xb6>
 8000782:	2180      	movs	r1, #128	@ 0x80
 8000784:	0249      	lsls	r1, r1, #9
 8000786:	468c      	mov	ip, r1
 8000788:	4465      	add	r5, ip
 800078a:	0400      	lsls	r0, r0, #16
 800078c:	0419      	lsls	r1, r3, #16
 800078e:	0c00      	lsrs	r0, r0, #16
 8000790:	1809      	adds	r1, r1, r0
 8000792:	018e      	lsls	r6, r1, #6
 8000794:	1e70      	subs	r0, r6, #1
 8000796:	4186      	sbcs	r6, r0
 8000798:	0c1b      	lsrs	r3, r3, #16
 800079a:	0e89      	lsrs	r1, r1, #26
 800079c:	195b      	adds	r3, r3, r5
 800079e:	430e      	orrs	r6, r1
 80007a0:	019b      	lsls	r3, r3, #6
 80007a2:	431e      	orrs	r6, r3
 80007a4:	011b      	lsls	r3, r3, #4
 80007a6:	d46c      	bmi.n	8000882 <__aeabi_fmul+0x1ae>
 80007a8:	0023      	movs	r3, r4
 80007aa:	337f      	adds	r3, #127	@ 0x7f
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	dc00      	bgt.n	80007b2 <__aeabi_fmul+0xde>
 80007b0:	e0b1      	b.n	8000916 <__aeabi_fmul+0x242>
 80007b2:	0015      	movs	r5, r2
 80007b4:	0771      	lsls	r1, r6, #29
 80007b6:	d00b      	beq.n	80007d0 <__aeabi_fmul+0xfc>
 80007b8:	200f      	movs	r0, #15
 80007ba:	0021      	movs	r1, r4
 80007bc:	4030      	ands	r0, r6
 80007be:	2804      	cmp	r0, #4
 80007c0:	d006      	beq.n	80007d0 <__aeabi_fmul+0xfc>
 80007c2:	3604      	adds	r6, #4
 80007c4:	0132      	lsls	r2, r6, #4
 80007c6:	d503      	bpl.n	80007d0 <__aeabi_fmul+0xfc>
 80007c8:	4b6e      	ldr	r3, [pc, #440]	@ (8000984 <__aeabi_fmul+0x2b0>)
 80007ca:	401e      	ands	r6, r3
 80007cc:	000b      	movs	r3, r1
 80007ce:	3380      	adds	r3, #128	@ 0x80
 80007d0:	2bfe      	cmp	r3, #254	@ 0xfe
 80007d2:	dd00      	ble.n	80007d6 <__aeabi_fmul+0x102>
 80007d4:	e0bd      	b.n	8000952 <__aeabi_fmul+0x27e>
 80007d6:	01b2      	lsls	r2, r6, #6
 80007d8:	0a52      	lsrs	r2, r2, #9
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	e048      	b.n	8000870 <__aeabi_fmul+0x19c>
 80007de:	2e00      	cmp	r6, #0
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fmul+0x110>
 80007e2:	e092      	b.n	800090a <__aeabi_fmul+0x236>
 80007e4:	2308      	movs	r3, #8
 80007e6:	4699      	mov	r9, r3
 80007e8:	3b06      	subs	r3, #6
 80007ea:	469a      	mov	sl, r3
 80007ec:	027b      	lsls	r3, r7, #9
 80007ee:	0a5b      	lsrs	r3, r3, #9
 80007f0:	4698      	mov	r8, r3
 80007f2:	007b      	lsls	r3, r7, #1
 80007f4:	24ff      	movs	r4, #255	@ 0xff
 80007f6:	0e1b      	lsrs	r3, r3, #24
 80007f8:	0fff      	lsrs	r7, r7, #31
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d18a      	bne.n	8000714 <__aeabi_fmul+0x40>
 80007fe:	4642      	mov	r2, r8
 8000800:	2a00      	cmp	r2, #0
 8000802:	d164      	bne.n	80008ce <__aeabi_fmul+0x1fa>
 8000804:	4649      	mov	r1, r9
 8000806:	3201      	adds	r2, #1
 8000808:	4311      	orrs	r1, r2
 800080a:	4689      	mov	r9, r1
 800080c:	290a      	cmp	r1, #10
 800080e:	dc08      	bgt.n	8000822 <__aeabi_fmul+0x14e>
 8000810:	407d      	eors	r5, r7
 8000812:	2001      	movs	r0, #1
 8000814:	b2ea      	uxtb	r2, r5
 8000816:	2902      	cmp	r1, #2
 8000818:	dc91      	bgt.n	800073e <__aeabi_fmul+0x6a>
 800081a:	0015      	movs	r5, r2
 800081c:	2200      	movs	r2, #0
 800081e:	e027      	b.n	8000870 <__aeabi_fmul+0x19c>
 8000820:	0015      	movs	r5, r2
 8000822:	4653      	mov	r3, sl
 8000824:	2b02      	cmp	r3, #2
 8000826:	d100      	bne.n	800082a <__aeabi_fmul+0x156>
 8000828:	e093      	b.n	8000952 <__aeabi_fmul+0x27e>
 800082a:	2b03      	cmp	r3, #3
 800082c:	d01a      	beq.n	8000864 <__aeabi_fmul+0x190>
 800082e:	2b01      	cmp	r3, #1
 8000830:	d12c      	bne.n	800088c <__aeabi_fmul+0x1b8>
 8000832:	2300      	movs	r3, #0
 8000834:	2200      	movs	r2, #0
 8000836:	e01b      	b.n	8000870 <__aeabi_fmul+0x19c>
 8000838:	4643      	mov	r3, r8
 800083a:	34ff      	adds	r4, #255	@ 0xff
 800083c:	2b00      	cmp	r3, #0
 800083e:	d055      	beq.n	80008ec <__aeabi_fmul+0x218>
 8000840:	2103      	movs	r1, #3
 8000842:	464b      	mov	r3, r9
 8000844:	430b      	orrs	r3, r1
 8000846:	0019      	movs	r1, r3
 8000848:	2b0a      	cmp	r3, #10
 800084a:	dc00      	bgt.n	800084e <__aeabi_fmul+0x17a>
 800084c:	e092      	b.n	8000974 <__aeabi_fmul+0x2a0>
 800084e:	2b0f      	cmp	r3, #15
 8000850:	d000      	beq.n	8000854 <__aeabi_fmul+0x180>
 8000852:	e08c      	b.n	800096e <__aeabi_fmul+0x29a>
 8000854:	2280      	movs	r2, #128	@ 0x80
 8000856:	03d2      	lsls	r2, r2, #15
 8000858:	4216      	tst	r6, r2
 800085a:	d003      	beq.n	8000864 <__aeabi_fmul+0x190>
 800085c:	4643      	mov	r3, r8
 800085e:	4213      	tst	r3, r2
 8000860:	d100      	bne.n	8000864 <__aeabi_fmul+0x190>
 8000862:	e07d      	b.n	8000960 <__aeabi_fmul+0x28c>
 8000864:	2280      	movs	r2, #128	@ 0x80
 8000866:	03d2      	lsls	r2, r2, #15
 8000868:	4332      	orrs	r2, r6
 800086a:	0252      	lsls	r2, r2, #9
 800086c:	0a52      	lsrs	r2, r2, #9
 800086e:	23ff      	movs	r3, #255	@ 0xff
 8000870:	05d8      	lsls	r0, r3, #23
 8000872:	07ed      	lsls	r5, r5, #31
 8000874:	4310      	orrs	r0, r2
 8000876:	4328      	orrs	r0, r5
 8000878:	bce0      	pop	{r5, r6, r7}
 800087a:	46ba      	mov	sl, r7
 800087c:	46b1      	mov	r9, r6
 800087e:	46a8      	mov	r8, r5
 8000880:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000882:	2301      	movs	r3, #1
 8000884:	0015      	movs	r5, r2
 8000886:	0871      	lsrs	r1, r6, #1
 8000888:	401e      	ands	r6, r3
 800088a:	430e      	orrs	r6, r1
 800088c:	0023      	movs	r3, r4
 800088e:	3380      	adds	r3, #128	@ 0x80
 8000890:	1c61      	adds	r1, r4, #1
 8000892:	2b00      	cmp	r3, #0
 8000894:	dd41      	ble.n	800091a <__aeabi_fmul+0x246>
 8000896:	0772      	lsls	r2, r6, #29
 8000898:	d094      	beq.n	80007c4 <__aeabi_fmul+0xf0>
 800089a:	220f      	movs	r2, #15
 800089c:	4032      	ands	r2, r6
 800089e:	2a04      	cmp	r2, #4
 80008a0:	d000      	beq.n	80008a4 <__aeabi_fmul+0x1d0>
 80008a2:	e78e      	b.n	80007c2 <__aeabi_fmul+0xee>
 80008a4:	e78e      	b.n	80007c4 <__aeabi_fmul+0xf0>
 80008a6:	2e00      	cmp	r6, #0
 80008a8:	d105      	bne.n	80008b6 <__aeabi_fmul+0x1e2>
 80008aa:	2304      	movs	r3, #4
 80008ac:	4699      	mov	r9, r3
 80008ae:	3b03      	subs	r3, #3
 80008b0:	2400      	movs	r4, #0
 80008b2:	469a      	mov	sl, r3
 80008b4:	e726      	b.n	8000704 <__aeabi_fmul+0x30>
 80008b6:	0030      	movs	r0, r6
 80008b8:	f002 f89e 	bl	80029f8 <__clzsi2>
 80008bc:	2476      	movs	r4, #118	@ 0x76
 80008be:	1f43      	subs	r3, r0, #5
 80008c0:	409e      	lsls	r6, r3
 80008c2:	2300      	movs	r3, #0
 80008c4:	4264      	negs	r4, r4
 80008c6:	4699      	mov	r9, r3
 80008c8:	469a      	mov	sl, r3
 80008ca:	1a24      	subs	r4, r4, r0
 80008cc:	e71a      	b.n	8000704 <__aeabi_fmul+0x30>
 80008ce:	4640      	mov	r0, r8
 80008d0:	f002 f892 	bl	80029f8 <__clzsi2>
 80008d4:	464b      	mov	r3, r9
 80008d6:	1a24      	subs	r4, r4, r0
 80008d8:	3c76      	subs	r4, #118	@ 0x76
 80008da:	2b0a      	cmp	r3, #10
 80008dc:	dca1      	bgt.n	8000822 <__aeabi_fmul+0x14e>
 80008de:	4643      	mov	r3, r8
 80008e0:	3805      	subs	r0, #5
 80008e2:	4083      	lsls	r3, r0
 80008e4:	407d      	eors	r5, r7
 80008e6:	4698      	mov	r8, r3
 80008e8:	b2ea      	uxtb	r2, r5
 80008ea:	e724      	b.n	8000736 <__aeabi_fmul+0x62>
 80008ec:	464a      	mov	r2, r9
 80008ee:	3302      	adds	r3, #2
 80008f0:	4313      	orrs	r3, r2
 80008f2:	002a      	movs	r2, r5
 80008f4:	407a      	eors	r2, r7
 80008f6:	b2d2      	uxtb	r2, r2
 80008f8:	2b0a      	cmp	r3, #10
 80008fa:	dc92      	bgt.n	8000822 <__aeabi_fmul+0x14e>
 80008fc:	4649      	mov	r1, r9
 80008fe:	0015      	movs	r5, r2
 8000900:	2900      	cmp	r1, #0
 8000902:	d026      	beq.n	8000952 <__aeabi_fmul+0x27e>
 8000904:	4699      	mov	r9, r3
 8000906:	2002      	movs	r0, #2
 8000908:	e719      	b.n	800073e <__aeabi_fmul+0x6a>
 800090a:	230c      	movs	r3, #12
 800090c:	4699      	mov	r9, r3
 800090e:	3b09      	subs	r3, #9
 8000910:	24ff      	movs	r4, #255	@ 0xff
 8000912:	469a      	mov	sl, r3
 8000914:	e6f6      	b.n	8000704 <__aeabi_fmul+0x30>
 8000916:	0015      	movs	r5, r2
 8000918:	0021      	movs	r1, r4
 800091a:	2201      	movs	r2, #1
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	2b1b      	cmp	r3, #27
 8000920:	dd00      	ble.n	8000924 <__aeabi_fmul+0x250>
 8000922:	e786      	b.n	8000832 <__aeabi_fmul+0x15e>
 8000924:	319e      	adds	r1, #158	@ 0x9e
 8000926:	0032      	movs	r2, r6
 8000928:	408e      	lsls	r6, r1
 800092a:	40da      	lsrs	r2, r3
 800092c:	1e73      	subs	r3, r6, #1
 800092e:	419e      	sbcs	r6, r3
 8000930:	4332      	orrs	r2, r6
 8000932:	0753      	lsls	r3, r2, #29
 8000934:	d004      	beq.n	8000940 <__aeabi_fmul+0x26c>
 8000936:	230f      	movs	r3, #15
 8000938:	4013      	ands	r3, r2
 800093a:	2b04      	cmp	r3, #4
 800093c:	d000      	beq.n	8000940 <__aeabi_fmul+0x26c>
 800093e:	3204      	adds	r2, #4
 8000940:	0153      	lsls	r3, r2, #5
 8000942:	d510      	bpl.n	8000966 <__aeabi_fmul+0x292>
 8000944:	2301      	movs	r3, #1
 8000946:	2200      	movs	r2, #0
 8000948:	e792      	b.n	8000870 <__aeabi_fmul+0x19c>
 800094a:	003d      	movs	r5, r7
 800094c:	4646      	mov	r6, r8
 800094e:	4682      	mov	sl, r0
 8000950:	e767      	b.n	8000822 <__aeabi_fmul+0x14e>
 8000952:	23ff      	movs	r3, #255	@ 0xff
 8000954:	2200      	movs	r2, #0
 8000956:	e78b      	b.n	8000870 <__aeabi_fmul+0x19c>
 8000958:	2280      	movs	r2, #128	@ 0x80
 800095a:	2500      	movs	r5, #0
 800095c:	03d2      	lsls	r2, r2, #15
 800095e:	e786      	b.n	800086e <__aeabi_fmul+0x19a>
 8000960:	003d      	movs	r5, r7
 8000962:	431a      	orrs	r2, r3
 8000964:	e783      	b.n	800086e <__aeabi_fmul+0x19a>
 8000966:	0192      	lsls	r2, r2, #6
 8000968:	2300      	movs	r3, #0
 800096a:	0a52      	lsrs	r2, r2, #9
 800096c:	e780      	b.n	8000870 <__aeabi_fmul+0x19c>
 800096e:	003d      	movs	r5, r7
 8000970:	4646      	mov	r6, r8
 8000972:	e777      	b.n	8000864 <__aeabi_fmul+0x190>
 8000974:	002a      	movs	r2, r5
 8000976:	2301      	movs	r3, #1
 8000978:	407a      	eors	r2, r7
 800097a:	408b      	lsls	r3, r1
 800097c:	2003      	movs	r0, #3
 800097e:	b2d2      	uxtb	r2, r2
 8000980:	e6e9      	b.n	8000756 <__aeabi_fmul+0x82>
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	f7ffffff 	.word	0xf7ffffff

08000988 <__aeabi_i2f>:
 8000988:	b570      	push	{r4, r5, r6, lr}
 800098a:	2800      	cmp	r0, #0
 800098c:	d012      	beq.n	80009b4 <__aeabi_i2f+0x2c>
 800098e:	17c3      	asrs	r3, r0, #31
 8000990:	18c5      	adds	r5, r0, r3
 8000992:	405d      	eors	r5, r3
 8000994:	0fc4      	lsrs	r4, r0, #31
 8000996:	0028      	movs	r0, r5
 8000998:	f002 f82e 	bl	80029f8 <__clzsi2>
 800099c:	239e      	movs	r3, #158	@ 0x9e
 800099e:	1a1b      	subs	r3, r3, r0
 80009a0:	2b96      	cmp	r3, #150	@ 0x96
 80009a2:	dc0f      	bgt.n	80009c4 <__aeabi_i2f+0x3c>
 80009a4:	2808      	cmp	r0, #8
 80009a6:	d038      	beq.n	8000a1a <__aeabi_i2f+0x92>
 80009a8:	3808      	subs	r0, #8
 80009aa:	4085      	lsls	r5, r0
 80009ac:	026d      	lsls	r5, r5, #9
 80009ae:	0a6d      	lsrs	r5, r5, #9
 80009b0:	b2d8      	uxtb	r0, r3
 80009b2:	e002      	b.n	80009ba <__aeabi_i2f+0x32>
 80009b4:	2400      	movs	r4, #0
 80009b6:	2000      	movs	r0, #0
 80009b8:	2500      	movs	r5, #0
 80009ba:	05c0      	lsls	r0, r0, #23
 80009bc:	4328      	orrs	r0, r5
 80009be:	07e4      	lsls	r4, r4, #31
 80009c0:	4320      	orrs	r0, r4
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	2b99      	cmp	r3, #153	@ 0x99
 80009c6:	dc14      	bgt.n	80009f2 <__aeabi_i2f+0x6a>
 80009c8:	1f42      	subs	r2, r0, #5
 80009ca:	4095      	lsls	r5, r2
 80009cc:	002a      	movs	r2, r5
 80009ce:	4915      	ldr	r1, [pc, #84]	@ (8000a24 <__aeabi_i2f+0x9c>)
 80009d0:	4011      	ands	r1, r2
 80009d2:	0755      	lsls	r5, r2, #29
 80009d4:	d01c      	beq.n	8000a10 <__aeabi_i2f+0x88>
 80009d6:	250f      	movs	r5, #15
 80009d8:	402a      	ands	r2, r5
 80009da:	2a04      	cmp	r2, #4
 80009dc:	d018      	beq.n	8000a10 <__aeabi_i2f+0x88>
 80009de:	3104      	adds	r1, #4
 80009e0:	08ca      	lsrs	r2, r1, #3
 80009e2:	0149      	lsls	r1, r1, #5
 80009e4:	d515      	bpl.n	8000a12 <__aeabi_i2f+0x8a>
 80009e6:	239f      	movs	r3, #159	@ 0x9f
 80009e8:	0252      	lsls	r2, r2, #9
 80009ea:	1a18      	subs	r0, r3, r0
 80009ec:	0a55      	lsrs	r5, r2, #9
 80009ee:	b2c0      	uxtb	r0, r0
 80009f0:	e7e3      	b.n	80009ba <__aeabi_i2f+0x32>
 80009f2:	2205      	movs	r2, #5
 80009f4:	0029      	movs	r1, r5
 80009f6:	1a12      	subs	r2, r2, r0
 80009f8:	40d1      	lsrs	r1, r2
 80009fa:	0002      	movs	r2, r0
 80009fc:	321b      	adds	r2, #27
 80009fe:	4095      	lsls	r5, r2
 8000a00:	002a      	movs	r2, r5
 8000a02:	1e55      	subs	r5, r2, #1
 8000a04:	41aa      	sbcs	r2, r5
 8000a06:	430a      	orrs	r2, r1
 8000a08:	4906      	ldr	r1, [pc, #24]	@ (8000a24 <__aeabi_i2f+0x9c>)
 8000a0a:	4011      	ands	r1, r2
 8000a0c:	0755      	lsls	r5, r2, #29
 8000a0e:	d1e2      	bne.n	80009d6 <__aeabi_i2f+0x4e>
 8000a10:	08ca      	lsrs	r2, r1, #3
 8000a12:	0252      	lsls	r2, r2, #9
 8000a14:	0a55      	lsrs	r5, r2, #9
 8000a16:	b2d8      	uxtb	r0, r3
 8000a18:	e7cf      	b.n	80009ba <__aeabi_i2f+0x32>
 8000a1a:	026d      	lsls	r5, r5, #9
 8000a1c:	0a6d      	lsrs	r5, r5, #9
 8000a1e:	308e      	adds	r0, #142	@ 0x8e
 8000a20:	e7cb      	b.n	80009ba <__aeabi_i2f+0x32>
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	fbffffff 	.word	0xfbffffff

08000a28 <__aeabi_dadd>:
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	464f      	mov	r7, r9
 8000a2c:	4646      	mov	r6, r8
 8000a2e:	46d6      	mov	lr, sl
 8000a30:	b5c0      	push	{r6, r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	9000      	str	r0, [sp, #0]
 8000a36:	9101      	str	r1, [sp, #4]
 8000a38:	030e      	lsls	r6, r1, #12
 8000a3a:	004c      	lsls	r4, r1, #1
 8000a3c:	0fcd      	lsrs	r5, r1, #31
 8000a3e:	0a71      	lsrs	r1, r6, #9
 8000a40:	9e00      	ldr	r6, [sp, #0]
 8000a42:	005f      	lsls	r7, r3, #1
 8000a44:	0f76      	lsrs	r6, r6, #29
 8000a46:	430e      	orrs	r6, r1
 8000a48:	9900      	ldr	r1, [sp, #0]
 8000a4a:	9200      	str	r2, [sp, #0]
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	00c9      	lsls	r1, r1, #3
 8000a50:	4689      	mov	r9, r1
 8000a52:	0319      	lsls	r1, r3, #12
 8000a54:	0d7b      	lsrs	r3, r7, #21
 8000a56:	4698      	mov	r8, r3
 8000a58:	9b01      	ldr	r3, [sp, #4]
 8000a5a:	0a49      	lsrs	r1, r1, #9
 8000a5c:	0fdb      	lsrs	r3, r3, #31
 8000a5e:	469c      	mov	ip, r3
 8000a60:	9b00      	ldr	r3, [sp, #0]
 8000a62:	9a00      	ldr	r2, [sp, #0]
 8000a64:	0f5b      	lsrs	r3, r3, #29
 8000a66:	430b      	orrs	r3, r1
 8000a68:	4641      	mov	r1, r8
 8000a6a:	0d64      	lsrs	r4, r4, #21
 8000a6c:	00d2      	lsls	r2, r2, #3
 8000a6e:	1a61      	subs	r1, r4, r1
 8000a70:	4565      	cmp	r5, ip
 8000a72:	d100      	bne.n	8000a76 <__aeabi_dadd+0x4e>
 8000a74:	e0a6      	b.n	8000bc4 <__aeabi_dadd+0x19c>
 8000a76:	2900      	cmp	r1, #0
 8000a78:	dd72      	ble.n	8000b60 <__aeabi_dadd+0x138>
 8000a7a:	4647      	mov	r7, r8
 8000a7c:	2f00      	cmp	r7, #0
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_dadd+0x5a>
 8000a80:	e0dd      	b.n	8000c3e <__aeabi_dadd+0x216>
 8000a82:	4fcc      	ldr	r7, [pc, #816]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000a84:	42bc      	cmp	r4, r7
 8000a86:	d100      	bne.n	8000a8a <__aeabi_dadd+0x62>
 8000a88:	e19a      	b.n	8000dc0 <__aeabi_dadd+0x398>
 8000a8a:	2701      	movs	r7, #1
 8000a8c:	2938      	cmp	r1, #56	@ 0x38
 8000a8e:	dc17      	bgt.n	8000ac0 <__aeabi_dadd+0x98>
 8000a90:	2780      	movs	r7, #128	@ 0x80
 8000a92:	043f      	lsls	r7, r7, #16
 8000a94:	433b      	orrs	r3, r7
 8000a96:	291f      	cmp	r1, #31
 8000a98:	dd00      	ble.n	8000a9c <__aeabi_dadd+0x74>
 8000a9a:	e1dd      	b.n	8000e58 <__aeabi_dadd+0x430>
 8000a9c:	2720      	movs	r7, #32
 8000a9e:	1a78      	subs	r0, r7, r1
 8000aa0:	001f      	movs	r7, r3
 8000aa2:	4087      	lsls	r7, r0
 8000aa4:	46ba      	mov	sl, r7
 8000aa6:	0017      	movs	r7, r2
 8000aa8:	40cf      	lsrs	r7, r1
 8000aaa:	4684      	mov	ip, r0
 8000aac:	0038      	movs	r0, r7
 8000aae:	4657      	mov	r7, sl
 8000ab0:	4307      	orrs	r7, r0
 8000ab2:	4660      	mov	r0, ip
 8000ab4:	4082      	lsls	r2, r0
 8000ab6:	40cb      	lsrs	r3, r1
 8000ab8:	1e50      	subs	r0, r2, #1
 8000aba:	4182      	sbcs	r2, r0
 8000abc:	1af6      	subs	r6, r6, r3
 8000abe:	4317      	orrs	r7, r2
 8000ac0:	464b      	mov	r3, r9
 8000ac2:	1bdf      	subs	r7, r3, r7
 8000ac4:	45b9      	cmp	r9, r7
 8000ac6:	4180      	sbcs	r0, r0
 8000ac8:	4240      	negs	r0, r0
 8000aca:	1a36      	subs	r6, r6, r0
 8000acc:	0233      	lsls	r3, r6, #8
 8000ace:	d400      	bmi.n	8000ad2 <__aeabi_dadd+0xaa>
 8000ad0:	e0ff      	b.n	8000cd2 <__aeabi_dadd+0x2aa>
 8000ad2:	0276      	lsls	r6, r6, #9
 8000ad4:	0a76      	lsrs	r6, r6, #9
 8000ad6:	2e00      	cmp	r6, #0
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dadd+0xb4>
 8000ada:	e13c      	b.n	8000d56 <__aeabi_dadd+0x32e>
 8000adc:	0030      	movs	r0, r6
 8000ade:	f001 ff8b 	bl	80029f8 <__clzsi2>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	3b08      	subs	r3, #8
 8000ae6:	2120      	movs	r1, #32
 8000ae8:	0038      	movs	r0, r7
 8000aea:	1aca      	subs	r2, r1, r3
 8000aec:	40d0      	lsrs	r0, r2
 8000aee:	409e      	lsls	r6, r3
 8000af0:	0002      	movs	r2, r0
 8000af2:	409f      	lsls	r7, r3
 8000af4:	4332      	orrs	r2, r6
 8000af6:	429c      	cmp	r4, r3
 8000af8:	dd00      	ble.n	8000afc <__aeabi_dadd+0xd4>
 8000afa:	e1a6      	b.n	8000e4a <__aeabi_dadd+0x422>
 8000afc:	1b18      	subs	r0, r3, r4
 8000afe:	3001      	adds	r0, #1
 8000b00:	1a09      	subs	r1, r1, r0
 8000b02:	003e      	movs	r6, r7
 8000b04:	408f      	lsls	r7, r1
 8000b06:	40c6      	lsrs	r6, r0
 8000b08:	1e7b      	subs	r3, r7, #1
 8000b0a:	419f      	sbcs	r7, r3
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	408b      	lsls	r3, r1
 8000b10:	4337      	orrs	r7, r6
 8000b12:	431f      	orrs	r7, r3
 8000b14:	40c2      	lsrs	r2, r0
 8000b16:	003b      	movs	r3, r7
 8000b18:	0016      	movs	r6, r2
 8000b1a:	2400      	movs	r4, #0
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dadd+0xfa>
 8000b20:	e1df      	b.n	8000ee2 <__aeabi_dadd+0x4ba>
 8000b22:	077b      	lsls	r3, r7, #29
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x100>
 8000b26:	e332      	b.n	800118e <__aeabi_dadd+0x766>
 8000b28:	230f      	movs	r3, #15
 8000b2a:	003a      	movs	r2, r7
 8000b2c:	403b      	ands	r3, r7
 8000b2e:	2b04      	cmp	r3, #4
 8000b30:	d004      	beq.n	8000b3c <__aeabi_dadd+0x114>
 8000b32:	1d3a      	adds	r2, r7, #4
 8000b34:	42ba      	cmp	r2, r7
 8000b36:	41bf      	sbcs	r7, r7
 8000b38:	427f      	negs	r7, r7
 8000b3a:	19f6      	adds	r6, r6, r7
 8000b3c:	0233      	lsls	r3, r6, #8
 8000b3e:	d400      	bmi.n	8000b42 <__aeabi_dadd+0x11a>
 8000b40:	e323      	b.n	800118a <__aeabi_dadd+0x762>
 8000b42:	4b9c      	ldr	r3, [pc, #624]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000b44:	3401      	adds	r4, #1
 8000b46:	429c      	cmp	r4, r3
 8000b48:	d100      	bne.n	8000b4c <__aeabi_dadd+0x124>
 8000b4a:	e0b4      	b.n	8000cb6 <__aeabi_dadd+0x28e>
 8000b4c:	4b9a      	ldr	r3, [pc, #616]	@ (8000db8 <__aeabi_dadd+0x390>)
 8000b4e:	0564      	lsls	r4, r4, #21
 8000b50:	401e      	ands	r6, r3
 8000b52:	0d64      	lsrs	r4, r4, #21
 8000b54:	0777      	lsls	r7, r6, #29
 8000b56:	08d2      	lsrs	r2, r2, #3
 8000b58:	0276      	lsls	r6, r6, #9
 8000b5a:	4317      	orrs	r7, r2
 8000b5c:	0b36      	lsrs	r6, r6, #12
 8000b5e:	e0ac      	b.n	8000cba <__aeabi_dadd+0x292>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	d100      	bne.n	8000b66 <__aeabi_dadd+0x13e>
 8000b64:	e07e      	b.n	8000c64 <__aeabi_dadd+0x23c>
 8000b66:	4641      	mov	r1, r8
 8000b68:	1b09      	subs	r1, r1, r4
 8000b6a:	2c00      	cmp	r4, #0
 8000b6c:	d000      	beq.n	8000b70 <__aeabi_dadd+0x148>
 8000b6e:	e160      	b.n	8000e32 <__aeabi_dadd+0x40a>
 8000b70:	0034      	movs	r4, r6
 8000b72:	4648      	mov	r0, r9
 8000b74:	4304      	orrs	r4, r0
 8000b76:	d100      	bne.n	8000b7a <__aeabi_dadd+0x152>
 8000b78:	e1c9      	b.n	8000f0e <__aeabi_dadd+0x4e6>
 8000b7a:	1e4c      	subs	r4, r1, #1
 8000b7c:	2901      	cmp	r1, #1
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_dadd+0x15a>
 8000b80:	e22e      	b.n	8000fe0 <__aeabi_dadd+0x5b8>
 8000b82:	4d8c      	ldr	r5, [pc, #560]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000b84:	42a9      	cmp	r1, r5
 8000b86:	d100      	bne.n	8000b8a <__aeabi_dadd+0x162>
 8000b88:	e224      	b.n	8000fd4 <__aeabi_dadd+0x5ac>
 8000b8a:	2701      	movs	r7, #1
 8000b8c:	2c38      	cmp	r4, #56	@ 0x38
 8000b8e:	dc11      	bgt.n	8000bb4 <__aeabi_dadd+0x18c>
 8000b90:	0021      	movs	r1, r4
 8000b92:	291f      	cmp	r1, #31
 8000b94:	dd00      	ble.n	8000b98 <__aeabi_dadd+0x170>
 8000b96:	e20b      	b.n	8000fb0 <__aeabi_dadd+0x588>
 8000b98:	2420      	movs	r4, #32
 8000b9a:	0037      	movs	r7, r6
 8000b9c:	4648      	mov	r0, r9
 8000b9e:	1a64      	subs	r4, r4, r1
 8000ba0:	40a7      	lsls	r7, r4
 8000ba2:	40c8      	lsrs	r0, r1
 8000ba4:	4307      	orrs	r7, r0
 8000ba6:	4648      	mov	r0, r9
 8000ba8:	40a0      	lsls	r0, r4
 8000baa:	40ce      	lsrs	r6, r1
 8000bac:	1e44      	subs	r4, r0, #1
 8000bae:	41a0      	sbcs	r0, r4
 8000bb0:	1b9b      	subs	r3, r3, r6
 8000bb2:	4307      	orrs	r7, r0
 8000bb4:	1bd7      	subs	r7, r2, r7
 8000bb6:	42ba      	cmp	r2, r7
 8000bb8:	4192      	sbcs	r2, r2
 8000bba:	4252      	negs	r2, r2
 8000bbc:	4665      	mov	r5, ip
 8000bbe:	4644      	mov	r4, r8
 8000bc0:	1a9e      	subs	r6, r3, r2
 8000bc2:	e783      	b.n	8000acc <__aeabi_dadd+0xa4>
 8000bc4:	2900      	cmp	r1, #0
 8000bc6:	dc00      	bgt.n	8000bca <__aeabi_dadd+0x1a2>
 8000bc8:	e09c      	b.n	8000d04 <__aeabi_dadd+0x2dc>
 8000bca:	4647      	mov	r7, r8
 8000bcc:	2f00      	cmp	r7, #0
 8000bce:	d167      	bne.n	8000ca0 <__aeabi_dadd+0x278>
 8000bd0:	001f      	movs	r7, r3
 8000bd2:	4317      	orrs	r7, r2
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x1b0>
 8000bd6:	e0e4      	b.n	8000da2 <__aeabi_dadd+0x37a>
 8000bd8:	1e48      	subs	r0, r1, #1
 8000bda:	2901      	cmp	r1, #1
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dadd+0x1b8>
 8000bde:	e19b      	b.n	8000f18 <__aeabi_dadd+0x4f0>
 8000be0:	4f74      	ldr	r7, [pc, #464]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000be2:	42b9      	cmp	r1, r7
 8000be4:	d100      	bne.n	8000be8 <__aeabi_dadd+0x1c0>
 8000be6:	e0eb      	b.n	8000dc0 <__aeabi_dadd+0x398>
 8000be8:	2701      	movs	r7, #1
 8000bea:	0001      	movs	r1, r0
 8000bec:	2838      	cmp	r0, #56	@ 0x38
 8000bee:	dc11      	bgt.n	8000c14 <__aeabi_dadd+0x1ec>
 8000bf0:	291f      	cmp	r1, #31
 8000bf2:	dd00      	ble.n	8000bf6 <__aeabi_dadd+0x1ce>
 8000bf4:	e1c7      	b.n	8000f86 <__aeabi_dadd+0x55e>
 8000bf6:	2720      	movs	r7, #32
 8000bf8:	1a78      	subs	r0, r7, r1
 8000bfa:	001f      	movs	r7, r3
 8000bfc:	4684      	mov	ip, r0
 8000bfe:	4087      	lsls	r7, r0
 8000c00:	0010      	movs	r0, r2
 8000c02:	40c8      	lsrs	r0, r1
 8000c04:	4307      	orrs	r7, r0
 8000c06:	4660      	mov	r0, ip
 8000c08:	4082      	lsls	r2, r0
 8000c0a:	40cb      	lsrs	r3, r1
 8000c0c:	1e50      	subs	r0, r2, #1
 8000c0e:	4182      	sbcs	r2, r0
 8000c10:	18f6      	adds	r6, r6, r3
 8000c12:	4317      	orrs	r7, r2
 8000c14:	444f      	add	r7, r9
 8000c16:	454f      	cmp	r7, r9
 8000c18:	4180      	sbcs	r0, r0
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	1836      	adds	r6, r6, r0
 8000c1e:	0233      	lsls	r3, r6, #8
 8000c20:	d557      	bpl.n	8000cd2 <__aeabi_dadd+0x2aa>
 8000c22:	4b64      	ldr	r3, [pc, #400]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000c24:	3401      	adds	r4, #1
 8000c26:	429c      	cmp	r4, r3
 8000c28:	d045      	beq.n	8000cb6 <__aeabi_dadd+0x28e>
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4b62      	ldr	r3, [pc, #392]	@ (8000db8 <__aeabi_dadd+0x390>)
 8000c2e:	087a      	lsrs	r2, r7, #1
 8000c30:	401e      	ands	r6, r3
 8000c32:	4039      	ands	r1, r7
 8000c34:	430a      	orrs	r2, r1
 8000c36:	07f7      	lsls	r7, r6, #31
 8000c38:	4317      	orrs	r7, r2
 8000c3a:	0876      	lsrs	r6, r6, #1
 8000c3c:	e771      	b.n	8000b22 <__aeabi_dadd+0xfa>
 8000c3e:	001f      	movs	r7, r3
 8000c40:	4317      	orrs	r7, r2
 8000c42:	d100      	bne.n	8000c46 <__aeabi_dadd+0x21e>
 8000c44:	e0ad      	b.n	8000da2 <__aeabi_dadd+0x37a>
 8000c46:	1e4f      	subs	r7, r1, #1
 8000c48:	46bc      	mov	ip, r7
 8000c4a:	2901      	cmp	r1, #1
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_dadd+0x228>
 8000c4e:	e182      	b.n	8000f56 <__aeabi_dadd+0x52e>
 8000c50:	4f58      	ldr	r7, [pc, #352]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000c52:	42b9      	cmp	r1, r7
 8000c54:	d100      	bne.n	8000c58 <__aeabi_dadd+0x230>
 8000c56:	e190      	b.n	8000f7a <__aeabi_dadd+0x552>
 8000c58:	4661      	mov	r1, ip
 8000c5a:	2701      	movs	r7, #1
 8000c5c:	2938      	cmp	r1, #56	@ 0x38
 8000c5e:	dd00      	ble.n	8000c62 <__aeabi_dadd+0x23a>
 8000c60:	e72e      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000c62:	e718      	b.n	8000a96 <__aeabi_dadd+0x6e>
 8000c64:	4f55      	ldr	r7, [pc, #340]	@ (8000dbc <__aeabi_dadd+0x394>)
 8000c66:	1c61      	adds	r1, r4, #1
 8000c68:	4239      	tst	r1, r7
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_dadd+0x246>
 8000c6c:	e0d0      	b.n	8000e10 <__aeabi_dadd+0x3e8>
 8000c6e:	0031      	movs	r1, r6
 8000c70:	4648      	mov	r0, r9
 8000c72:	001f      	movs	r7, r3
 8000c74:	4301      	orrs	r1, r0
 8000c76:	4317      	orrs	r7, r2
 8000c78:	2c00      	cmp	r4, #0
 8000c7a:	d000      	beq.n	8000c7e <__aeabi_dadd+0x256>
 8000c7c:	e13d      	b.n	8000efa <__aeabi_dadd+0x4d2>
 8000c7e:	2900      	cmp	r1, #0
 8000c80:	d100      	bne.n	8000c84 <__aeabi_dadd+0x25c>
 8000c82:	e1bc      	b.n	8000ffe <__aeabi_dadd+0x5d6>
 8000c84:	2f00      	cmp	r7, #0
 8000c86:	d000      	beq.n	8000c8a <__aeabi_dadd+0x262>
 8000c88:	e1bf      	b.n	800100a <__aeabi_dadd+0x5e2>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	08d8      	lsrs	r0, r3, #3
 8000c90:	0777      	lsls	r7, r6, #29
 8000c92:	4307      	orrs	r7, r0
 8000c94:	08f0      	lsrs	r0, r6, #3
 8000c96:	0306      	lsls	r6, r0, #12
 8000c98:	054c      	lsls	r4, r1, #21
 8000c9a:	0b36      	lsrs	r6, r6, #12
 8000c9c:	0d64      	lsrs	r4, r4, #21
 8000c9e:	e00c      	b.n	8000cba <__aeabi_dadd+0x292>
 8000ca0:	4f44      	ldr	r7, [pc, #272]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000ca2:	42bc      	cmp	r4, r7
 8000ca4:	d100      	bne.n	8000ca8 <__aeabi_dadd+0x280>
 8000ca6:	e08b      	b.n	8000dc0 <__aeabi_dadd+0x398>
 8000ca8:	2701      	movs	r7, #1
 8000caa:	2938      	cmp	r1, #56	@ 0x38
 8000cac:	dcb2      	bgt.n	8000c14 <__aeabi_dadd+0x1ec>
 8000cae:	2780      	movs	r7, #128	@ 0x80
 8000cb0:	043f      	lsls	r7, r7, #16
 8000cb2:	433b      	orrs	r3, r7
 8000cb4:	e79c      	b.n	8000bf0 <__aeabi_dadd+0x1c8>
 8000cb6:	2600      	movs	r6, #0
 8000cb8:	2700      	movs	r7, #0
 8000cba:	0524      	lsls	r4, r4, #20
 8000cbc:	4334      	orrs	r4, r6
 8000cbe:	07ed      	lsls	r5, r5, #31
 8000cc0:	432c      	orrs	r4, r5
 8000cc2:	0038      	movs	r0, r7
 8000cc4:	0021      	movs	r1, r4
 8000cc6:	b002      	add	sp, #8
 8000cc8:	bce0      	pop	{r5, r6, r7}
 8000cca:	46ba      	mov	sl, r7
 8000ccc:	46b1      	mov	r9, r6
 8000cce:	46a8      	mov	r8, r5
 8000cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cd2:	077b      	lsls	r3, r7, #29
 8000cd4:	d004      	beq.n	8000ce0 <__aeabi_dadd+0x2b8>
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	403b      	ands	r3, r7
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	d000      	beq.n	8000ce0 <__aeabi_dadd+0x2b8>
 8000cde:	e728      	b.n	8000b32 <__aeabi_dadd+0x10a>
 8000ce0:	08f8      	lsrs	r0, r7, #3
 8000ce2:	4b34      	ldr	r3, [pc, #208]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000ce4:	0777      	lsls	r7, r6, #29
 8000ce6:	4307      	orrs	r7, r0
 8000ce8:	08f0      	lsrs	r0, r6, #3
 8000cea:	429c      	cmp	r4, r3
 8000cec:	d000      	beq.n	8000cf0 <__aeabi_dadd+0x2c8>
 8000cee:	e24a      	b.n	8001186 <__aeabi_dadd+0x75e>
 8000cf0:	003b      	movs	r3, r7
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	d059      	beq.n	8000daa <__aeabi_dadd+0x382>
 8000cf6:	2680      	movs	r6, #128	@ 0x80
 8000cf8:	0336      	lsls	r6, r6, #12
 8000cfa:	4306      	orrs	r6, r0
 8000cfc:	0336      	lsls	r6, r6, #12
 8000cfe:	4c2d      	ldr	r4, [pc, #180]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000d00:	0b36      	lsrs	r6, r6, #12
 8000d02:	e7da      	b.n	8000cba <__aeabi_dadd+0x292>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	d061      	beq.n	8000dcc <__aeabi_dadd+0x3a4>
 8000d08:	4641      	mov	r1, r8
 8000d0a:	1b09      	subs	r1, r1, r4
 8000d0c:	2c00      	cmp	r4, #0
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_dadd+0x2ea>
 8000d10:	e0b9      	b.n	8000e86 <__aeabi_dadd+0x45e>
 8000d12:	4c28      	ldr	r4, [pc, #160]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dadd+0x2f2>
 8000d18:	e1a5      	b.n	8001066 <__aeabi_dadd+0x63e>
 8000d1a:	2701      	movs	r7, #1
 8000d1c:	2938      	cmp	r1, #56	@ 0x38
 8000d1e:	dc13      	bgt.n	8000d48 <__aeabi_dadd+0x320>
 8000d20:	2480      	movs	r4, #128	@ 0x80
 8000d22:	0424      	lsls	r4, r4, #16
 8000d24:	4326      	orrs	r6, r4
 8000d26:	291f      	cmp	r1, #31
 8000d28:	dd00      	ble.n	8000d2c <__aeabi_dadd+0x304>
 8000d2a:	e1c8      	b.n	80010be <__aeabi_dadd+0x696>
 8000d2c:	2420      	movs	r4, #32
 8000d2e:	0037      	movs	r7, r6
 8000d30:	4648      	mov	r0, r9
 8000d32:	1a64      	subs	r4, r4, r1
 8000d34:	40a7      	lsls	r7, r4
 8000d36:	40c8      	lsrs	r0, r1
 8000d38:	4307      	orrs	r7, r0
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	40a0      	lsls	r0, r4
 8000d3e:	40ce      	lsrs	r6, r1
 8000d40:	1e44      	subs	r4, r0, #1
 8000d42:	41a0      	sbcs	r0, r4
 8000d44:	199b      	adds	r3, r3, r6
 8000d46:	4307      	orrs	r7, r0
 8000d48:	18bf      	adds	r7, r7, r2
 8000d4a:	4297      	cmp	r7, r2
 8000d4c:	4192      	sbcs	r2, r2
 8000d4e:	4252      	negs	r2, r2
 8000d50:	4644      	mov	r4, r8
 8000d52:	18d6      	adds	r6, r2, r3
 8000d54:	e763      	b.n	8000c1e <__aeabi_dadd+0x1f6>
 8000d56:	0038      	movs	r0, r7
 8000d58:	f001 fe4e 	bl	80029f8 <__clzsi2>
 8000d5c:	0003      	movs	r3, r0
 8000d5e:	3318      	adds	r3, #24
 8000d60:	2b1f      	cmp	r3, #31
 8000d62:	dc00      	bgt.n	8000d66 <__aeabi_dadd+0x33e>
 8000d64:	e6bf      	b.n	8000ae6 <__aeabi_dadd+0xbe>
 8000d66:	003a      	movs	r2, r7
 8000d68:	3808      	subs	r0, #8
 8000d6a:	4082      	lsls	r2, r0
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	dd00      	ble.n	8000d72 <__aeabi_dadd+0x34a>
 8000d70:	e083      	b.n	8000e7a <__aeabi_dadd+0x452>
 8000d72:	1b1b      	subs	r3, r3, r4
 8000d74:	1c58      	adds	r0, r3, #1
 8000d76:	281f      	cmp	r0, #31
 8000d78:	dc00      	bgt.n	8000d7c <__aeabi_dadd+0x354>
 8000d7a:	e1b4      	b.n	80010e6 <__aeabi_dadd+0x6be>
 8000d7c:	0017      	movs	r7, r2
 8000d7e:	3b1f      	subs	r3, #31
 8000d80:	40df      	lsrs	r7, r3
 8000d82:	2820      	cmp	r0, #32
 8000d84:	d005      	beq.n	8000d92 <__aeabi_dadd+0x36a>
 8000d86:	2340      	movs	r3, #64	@ 0x40
 8000d88:	1a1b      	subs	r3, r3, r0
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	1e53      	subs	r3, r2, #1
 8000d8e:	419a      	sbcs	r2, r3
 8000d90:	4317      	orrs	r7, r2
 8000d92:	2400      	movs	r4, #0
 8000d94:	2f00      	cmp	r7, #0
 8000d96:	d00a      	beq.n	8000dae <__aeabi_dadd+0x386>
 8000d98:	077b      	lsls	r3, r7, #29
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dadd+0x376>
 8000d9c:	e6c4      	b.n	8000b28 <__aeabi_dadd+0x100>
 8000d9e:	0026      	movs	r6, r4
 8000da0:	e79e      	b.n	8000ce0 <__aeabi_dadd+0x2b8>
 8000da2:	464b      	mov	r3, r9
 8000da4:	000c      	movs	r4, r1
 8000da6:	08d8      	lsrs	r0, r3, #3
 8000da8:	e79b      	b.n	8000ce2 <__aeabi_dadd+0x2ba>
 8000daa:	2700      	movs	r7, #0
 8000dac:	4c01      	ldr	r4, [pc, #4]	@ (8000db4 <__aeabi_dadd+0x38c>)
 8000dae:	2600      	movs	r6, #0
 8000db0:	e783      	b.n	8000cba <__aeabi_dadd+0x292>
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	000007ff 	.word	0x000007ff
 8000db8:	ff7fffff 	.word	0xff7fffff
 8000dbc:	000007fe 	.word	0x000007fe
 8000dc0:	464b      	mov	r3, r9
 8000dc2:	0777      	lsls	r7, r6, #29
 8000dc4:	08d8      	lsrs	r0, r3, #3
 8000dc6:	4307      	orrs	r7, r0
 8000dc8:	08f0      	lsrs	r0, r6, #3
 8000dca:	e791      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8000dcc:	4fcd      	ldr	r7, [pc, #820]	@ (8001104 <__aeabi_dadd+0x6dc>)
 8000dce:	1c61      	adds	r1, r4, #1
 8000dd0:	4239      	tst	r1, r7
 8000dd2:	d16b      	bne.n	8000eac <__aeabi_dadd+0x484>
 8000dd4:	0031      	movs	r1, r6
 8000dd6:	4648      	mov	r0, r9
 8000dd8:	4301      	orrs	r1, r0
 8000dda:	2c00      	cmp	r4, #0
 8000ddc:	d000      	beq.n	8000de0 <__aeabi_dadd+0x3b8>
 8000dde:	e14b      	b.n	8001078 <__aeabi_dadd+0x650>
 8000de0:	001f      	movs	r7, r3
 8000de2:	4317      	orrs	r7, r2
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d100      	bne.n	8000dea <__aeabi_dadd+0x3c2>
 8000de8:	e181      	b.n	80010ee <__aeabi_dadd+0x6c6>
 8000dea:	2f00      	cmp	r7, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_dadd+0x3c8>
 8000dee:	e74c      	b.n	8000c8a <__aeabi_dadd+0x262>
 8000df0:	444a      	add	r2, r9
 8000df2:	454a      	cmp	r2, r9
 8000df4:	4180      	sbcs	r0, r0
 8000df6:	18f6      	adds	r6, r6, r3
 8000df8:	4240      	negs	r0, r0
 8000dfa:	1836      	adds	r6, r6, r0
 8000dfc:	0233      	lsls	r3, r6, #8
 8000dfe:	d500      	bpl.n	8000e02 <__aeabi_dadd+0x3da>
 8000e00:	e1b0      	b.n	8001164 <__aeabi_dadd+0x73c>
 8000e02:	0017      	movs	r7, r2
 8000e04:	4691      	mov	r9, r2
 8000e06:	4337      	orrs	r7, r6
 8000e08:	d000      	beq.n	8000e0c <__aeabi_dadd+0x3e4>
 8000e0a:	e73e      	b.n	8000c8a <__aeabi_dadd+0x262>
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	e754      	b.n	8000cba <__aeabi_dadd+0x292>
 8000e10:	4649      	mov	r1, r9
 8000e12:	1a89      	subs	r1, r1, r2
 8000e14:	4688      	mov	r8, r1
 8000e16:	45c1      	cmp	r9, r8
 8000e18:	41bf      	sbcs	r7, r7
 8000e1a:	1af1      	subs	r1, r6, r3
 8000e1c:	427f      	negs	r7, r7
 8000e1e:	1bc9      	subs	r1, r1, r7
 8000e20:	020f      	lsls	r7, r1, #8
 8000e22:	d461      	bmi.n	8000ee8 <__aeabi_dadd+0x4c0>
 8000e24:	4647      	mov	r7, r8
 8000e26:	430f      	orrs	r7, r1
 8000e28:	d100      	bne.n	8000e2c <__aeabi_dadd+0x404>
 8000e2a:	e0bd      	b.n	8000fa8 <__aeabi_dadd+0x580>
 8000e2c:	000e      	movs	r6, r1
 8000e2e:	4647      	mov	r7, r8
 8000e30:	e651      	b.n	8000ad6 <__aeabi_dadd+0xae>
 8000e32:	4cb5      	ldr	r4, [pc, #724]	@ (8001108 <__aeabi_dadd+0x6e0>)
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x412>
 8000e38:	e100      	b.n	800103c <__aeabi_dadd+0x614>
 8000e3a:	2701      	movs	r7, #1
 8000e3c:	2938      	cmp	r1, #56	@ 0x38
 8000e3e:	dd00      	ble.n	8000e42 <__aeabi_dadd+0x41a>
 8000e40:	e6b8      	b.n	8000bb4 <__aeabi_dadd+0x18c>
 8000e42:	2480      	movs	r4, #128	@ 0x80
 8000e44:	0424      	lsls	r4, r4, #16
 8000e46:	4326      	orrs	r6, r4
 8000e48:	e6a3      	b.n	8000b92 <__aeabi_dadd+0x16a>
 8000e4a:	4eb0      	ldr	r6, [pc, #704]	@ (800110c <__aeabi_dadd+0x6e4>)
 8000e4c:	1ae4      	subs	r4, r4, r3
 8000e4e:	4016      	ands	r6, r2
 8000e50:	077b      	lsls	r3, r7, #29
 8000e52:	d000      	beq.n	8000e56 <__aeabi_dadd+0x42e>
 8000e54:	e73f      	b.n	8000cd6 <__aeabi_dadd+0x2ae>
 8000e56:	e743      	b.n	8000ce0 <__aeabi_dadd+0x2b8>
 8000e58:	000f      	movs	r7, r1
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	3f20      	subs	r7, #32
 8000e5e:	40f8      	lsrs	r0, r7
 8000e60:	4684      	mov	ip, r0
 8000e62:	2920      	cmp	r1, #32
 8000e64:	d003      	beq.n	8000e6e <__aeabi_dadd+0x446>
 8000e66:	2740      	movs	r7, #64	@ 0x40
 8000e68:	1a79      	subs	r1, r7, r1
 8000e6a:	408b      	lsls	r3, r1
 8000e6c:	431a      	orrs	r2, r3
 8000e6e:	1e53      	subs	r3, r2, #1
 8000e70:	419a      	sbcs	r2, r3
 8000e72:	4663      	mov	r3, ip
 8000e74:	0017      	movs	r7, r2
 8000e76:	431f      	orrs	r7, r3
 8000e78:	e622      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000e7a:	48a4      	ldr	r0, [pc, #656]	@ (800110c <__aeabi_dadd+0x6e4>)
 8000e7c:	1ae1      	subs	r1, r4, r3
 8000e7e:	4010      	ands	r0, r2
 8000e80:	0747      	lsls	r7, r0, #29
 8000e82:	08c0      	lsrs	r0, r0, #3
 8000e84:	e707      	b.n	8000c96 <__aeabi_dadd+0x26e>
 8000e86:	0034      	movs	r4, r6
 8000e88:	4648      	mov	r0, r9
 8000e8a:	4304      	orrs	r4, r0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_dadd+0x468>
 8000e8e:	e0fa      	b.n	8001086 <__aeabi_dadd+0x65e>
 8000e90:	1e4c      	subs	r4, r1, #1
 8000e92:	2901      	cmp	r1, #1
 8000e94:	d100      	bne.n	8000e98 <__aeabi_dadd+0x470>
 8000e96:	e0d7      	b.n	8001048 <__aeabi_dadd+0x620>
 8000e98:	4f9b      	ldr	r7, [pc, #620]	@ (8001108 <__aeabi_dadd+0x6e0>)
 8000e9a:	42b9      	cmp	r1, r7
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_dadd+0x478>
 8000e9e:	e0e2      	b.n	8001066 <__aeabi_dadd+0x63e>
 8000ea0:	2701      	movs	r7, #1
 8000ea2:	2c38      	cmp	r4, #56	@ 0x38
 8000ea4:	dd00      	ble.n	8000ea8 <__aeabi_dadd+0x480>
 8000ea6:	e74f      	b.n	8000d48 <__aeabi_dadd+0x320>
 8000ea8:	0021      	movs	r1, r4
 8000eaa:	e73c      	b.n	8000d26 <__aeabi_dadd+0x2fe>
 8000eac:	4c96      	ldr	r4, [pc, #600]	@ (8001108 <__aeabi_dadd+0x6e0>)
 8000eae:	42a1      	cmp	r1, r4
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_dadd+0x48c>
 8000eb2:	e0dd      	b.n	8001070 <__aeabi_dadd+0x648>
 8000eb4:	444a      	add	r2, r9
 8000eb6:	454a      	cmp	r2, r9
 8000eb8:	4180      	sbcs	r0, r0
 8000eba:	18f3      	adds	r3, r6, r3
 8000ebc:	4240      	negs	r0, r0
 8000ebe:	1818      	adds	r0, r3, r0
 8000ec0:	07c7      	lsls	r7, r0, #31
 8000ec2:	0852      	lsrs	r2, r2, #1
 8000ec4:	4317      	orrs	r7, r2
 8000ec6:	0846      	lsrs	r6, r0, #1
 8000ec8:	0752      	lsls	r2, r2, #29
 8000eca:	d005      	beq.n	8000ed8 <__aeabi_dadd+0x4b0>
 8000ecc:	220f      	movs	r2, #15
 8000ece:	000c      	movs	r4, r1
 8000ed0:	403a      	ands	r2, r7
 8000ed2:	2a04      	cmp	r2, #4
 8000ed4:	d000      	beq.n	8000ed8 <__aeabi_dadd+0x4b0>
 8000ed6:	e62c      	b.n	8000b32 <__aeabi_dadd+0x10a>
 8000ed8:	0776      	lsls	r6, r6, #29
 8000eda:	08ff      	lsrs	r7, r7, #3
 8000edc:	4337      	orrs	r7, r6
 8000ede:	0900      	lsrs	r0, r0, #4
 8000ee0:	e6d9      	b.n	8000c96 <__aeabi_dadd+0x26e>
 8000ee2:	2700      	movs	r7, #0
 8000ee4:	2600      	movs	r6, #0
 8000ee6:	e6e8      	b.n	8000cba <__aeabi_dadd+0x292>
 8000ee8:	4649      	mov	r1, r9
 8000eea:	1a57      	subs	r7, r2, r1
 8000eec:	42ba      	cmp	r2, r7
 8000eee:	4192      	sbcs	r2, r2
 8000ef0:	1b9e      	subs	r6, r3, r6
 8000ef2:	4252      	negs	r2, r2
 8000ef4:	4665      	mov	r5, ip
 8000ef6:	1ab6      	subs	r6, r6, r2
 8000ef8:	e5ed      	b.n	8000ad6 <__aeabi_dadd+0xae>
 8000efa:	2900      	cmp	r1, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_dadd+0x4d8>
 8000efe:	e0c6      	b.n	800108e <__aeabi_dadd+0x666>
 8000f00:	2f00      	cmp	r7, #0
 8000f02:	d167      	bne.n	8000fd4 <__aeabi_dadd+0x5ac>
 8000f04:	2680      	movs	r6, #128	@ 0x80
 8000f06:	2500      	movs	r5, #0
 8000f08:	4c7f      	ldr	r4, [pc, #508]	@ (8001108 <__aeabi_dadd+0x6e0>)
 8000f0a:	0336      	lsls	r6, r6, #12
 8000f0c:	e6d5      	b.n	8000cba <__aeabi_dadd+0x292>
 8000f0e:	4665      	mov	r5, ip
 8000f10:	000c      	movs	r4, r1
 8000f12:	001e      	movs	r6, r3
 8000f14:	08d0      	lsrs	r0, r2, #3
 8000f16:	e6e4      	b.n	8000ce2 <__aeabi_dadd+0x2ba>
 8000f18:	444a      	add	r2, r9
 8000f1a:	454a      	cmp	r2, r9
 8000f1c:	4180      	sbcs	r0, r0
 8000f1e:	18f3      	adds	r3, r6, r3
 8000f20:	4240      	negs	r0, r0
 8000f22:	1818      	adds	r0, r3, r0
 8000f24:	0011      	movs	r1, r2
 8000f26:	0203      	lsls	r3, r0, #8
 8000f28:	d400      	bmi.n	8000f2c <__aeabi_dadd+0x504>
 8000f2a:	e096      	b.n	800105a <__aeabi_dadd+0x632>
 8000f2c:	4b77      	ldr	r3, [pc, #476]	@ (800110c <__aeabi_dadd+0x6e4>)
 8000f2e:	0849      	lsrs	r1, r1, #1
 8000f30:	4018      	ands	r0, r3
 8000f32:	07c3      	lsls	r3, r0, #31
 8000f34:	430b      	orrs	r3, r1
 8000f36:	0844      	lsrs	r4, r0, #1
 8000f38:	0749      	lsls	r1, r1, #29
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_dadd+0x516>
 8000f3c:	e129      	b.n	8001192 <__aeabi_dadd+0x76a>
 8000f3e:	220f      	movs	r2, #15
 8000f40:	401a      	ands	r2, r3
 8000f42:	2a04      	cmp	r2, #4
 8000f44:	d100      	bne.n	8000f48 <__aeabi_dadd+0x520>
 8000f46:	e0ea      	b.n	800111e <__aeabi_dadd+0x6f6>
 8000f48:	1d1f      	adds	r7, r3, #4
 8000f4a:	429f      	cmp	r7, r3
 8000f4c:	41b6      	sbcs	r6, r6
 8000f4e:	4276      	negs	r6, r6
 8000f50:	1936      	adds	r6, r6, r4
 8000f52:	2402      	movs	r4, #2
 8000f54:	e6c4      	b.n	8000ce0 <__aeabi_dadd+0x2b8>
 8000f56:	4649      	mov	r1, r9
 8000f58:	1a8f      	subs	r7, r1, r2
 8000f5a:	45b9      	cmp	r9, r7
 8000f5c:	4180      	sbcs	r0, r0
 8000f5e:	1af6      	subs	r6, r6, r3
 8000f60:	4240      	negs	r0, r0
 8000f62:	1a36      	subs	r6, r6, r0
 8000f64:	0233      	lsls	r3, r6, #8
 8000f66:	d406      	bmi.n	8000f76 <__aeabi_dadd+0x54e>
 8000f68:	0773      	lsls	r3, r6, #29
 8000f6a:	08ff      	lsrs	r7, r7, #3
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	431f      	orrs	r7, r3
 8000f70:	08f0      	lsrs	r0, r6, #3
 8000f72:	e690      	b.n	8000c96 <__aeabi_dadd+0x26e>
 8000f74:	4665      	mov	r5, ip
 8000f76:	2401      	movs	r4, #1
 8000f78:	e5ab      	b.n	8000ad2 <__aeabi_dadd+0xaa>
 8000f7a:	464b      	mov	r3, r9
 8000f7c:	0777      	lsls	r7, r6, #29
 8000f7e:	08d8      	lsrs	r0, r3, #3
 8000f80:	4307      	orrs	r7, r0
 8000f82:	08f0      	lsrs	r0, r6, #3
 8000f84:	e6b4      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8000f86:	000f      	movs	r7, r1
 8000f88:	0018      	movs	r0, r3
 8000f8a:	3f20      	subs	r7, #32
 8000f8c:	40f8      	lsrs	r0, r7
 8000f8e:	4684      	mov	ip, r0
 8000f90:	2920      	cmp	r1, #32
 8000f92:	d003      	beq.n	8000f9c <__aeabi_dadd+0x574>
 8000f94:	2740      	movs	r7, #64	@ 0x40
 8000f96:	1a79      	subs	r1, r7, r1
 8000f98:	408b      	lsls	r3, r1
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	1e53      	subs	r3, r2, #1
 8000f9e:	419a      	sbcs	r2, r3
 8000fa0:	4663      	mov	r3, ip
 8000fa2:	0017      	movs	r7, r2
 8000fa4:	431f      	orrs	r7, r3
 8000fa6:	e635      	b.n	8000c14 <__aeabi_dadd+0x1ec>
 8000fa8:	2500      	movs	r5, #0
 8000faa:	2400      	movs	r4, #0
 8000fac:	2600      	movs	r6, #0
 8000fae:	e684      	b.n	8000cba <__aeabi_dadd+0x292>
 8000fb0:	000c      	movs	r4, r1
 8000fb2:	0035      	movs	r5, r6
 8000fb4:	3c20      	subs	r4, #32
 8000fb6:	40e5      	lsrs	r5, r4
 8000fb8:	2920      	cmp	r1, #32
 8000fba:	d005      	beq.n	8000fc8 <__aeabi_dadd+0x5a0>
 8000fbc:	2440      	movs	r4, #64	@ 0x40
 8000fbe:	1a61      	subs	r1, r4, r1
 8000fc0:	408e      	lsls	r6, r1
 8000fc2:	4649      	mov	r1, r9
 8000fc4:	4331      	orrs	r1, r6
 8000fc6:	4689      	mov	r9, r1
 8000fc8:	4648      	mov	r0, r9
 8000fca:	1e41      	subs	r1, r0, #1
 8000fcc:	4188      	sbcs	r0, r1
 8000fce:	0007      	movs	r7, r0
 8000fd0:	432f      	orrs	r7, r5
 8000fd2:	e5ef      	b.n	8000bb4 <__aeabi_dadd+0x18c>
 8000fd4:	08d2      	lsrs	r2, r2, #3
 8000fd6:	075f      	lsls	r7, r3, #29
 8000fd8:	4665      	mov	r5, ip
 8000fda:	4317      	orrs	r7, r2
 8000fdc:	08d8      	lsrs	r0, r3, #3
 8000fde:	e687      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8000fe0:	1a17      	subs	r7, r2, r0
 8000fe2:	42ba      	cmp	r2, r7
 8000fe4:	4192      	sbcs	r2, r2
 8000fe6:	1b9e      	subs	r6, r3, r6
 8000fe8:	4252      	negs	r2, r2
 8000fea:	1ab6      	subs	r6, r6, r2
 8000fec:	0233      	lsls	r3, r6, #8
 8000fee:	d4c1      	bmi.n	8000f74 <__aeabi_dadd+0x54c>
 8000ff0:	0773      	lsls	r3, r6, #29
 8000ff2:	08ff      	lsrs	r7, r7, #3
 8000ff4:	4665      	mov	r5, ip
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	431f      	orrs	r7, r3
 8000ffa:	08f0      	lsrs	r0, r6, #3
 8000ffc:	e64b      	b.n	8000c96 <__aeabi_dadd+0x26e>
 8000ffe:	2f00      	cmp	r7, #0
 8001000:	d07b      	beq.n	80010fa <__aeabi_dadd+0x6d2>
 8001002:	4665      	mov	r5, ip
 8001004:	001e      	movs	r6, r3
 8001006:	4691      	mov	r9, r2
 8001008:	e63f      	b.n	8000c8a <__aeabi_dadd+0x262>
 800100a:	1a81      	subs	r1, r0, r2
 800100c:	4688      	mov	r8, r1
 800100e:	45c1      	cmp	r9, r8
 8001010:	41a4      	sbcs	r4, r4
 8001012:	1af1      	subs	r1, r6, r3
 8001014:	4264      	negs	r4, r4
 8001016:	1b09      	subs	r1, r1, r4
 8001018:	2480      	movs	r4, #128	@ 0x80
 800101a:	0424      	lsls	r4, r4, #16
 800101c:	4221      	tst	r1, r4
 800101e:	d077      	beq.n	8001110 <__aeabi_dadd+0x6e8>
 8001020:	1a10      	subs	r0, r2, r0
 8001022:	4282      	cmp	r2, r0
 8001024:	4192      	sbcs	r2, r2
 8001026:	0007      	movs	r7, r0
 8001028:	1b9e      	subs	r6, r3, r6
 800102a:	4252      	negs	r2, r2
 800102c:	1ab6      	subs	r6, r6, r2
 800102e:	4337      	orrs	r7, r6
 8001030:	d000      	beq.n	8001034 <__aeabi_dadd+0x60c>
 8001032:	e0a0      	b.n	8001176 <__aeabi_dadd+0x74e>
 8001034:	4665      	mov	r5, ip
 8001036:	2400      	movs	r4, #0
 8001038:	2600      	movs	r6, #0
 800103a:	e63e      	b.n	8000cba <__aeabi_dadd+0x292>
 800103c:	075f      	lsls	r7, r3, #29
 800103e:	08d2      	lsrs	r2, r2, #3
 8001040:	4665      	mov	r5, ip
 8001042:	4317      	orrs	r7, r2
 8001044:	08d8      	lsrs	r0, r3, #3
 8001046:	e653      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8001048:	1881      	adds	r1, r0, r2
 800104a:	4291      	cmp	r1, r2
 800104c:	4192      	sbcs	r2, r2
 800104e:	18f0      	adds	r0, r6, r3
 8001050:	4252      	negs	r2, r2
 8001052:	1880      	adds	r0, r0, r2
 8001054:	0203      	lsls	r3, r0, #8
 8001056:	d500      	bpl.n	800105a <__aeabi_dadd+0x632>
 8001058:	e768      	b.n	8000f2c <__aeabi_dadd+0x504>
 800105a:	0747      	lsls	r7, r0, #29
 800105c:	08c9      	lsrs	r1, r1, #3
 800105e:	430f      	orrs	r7, r1
 8001060:	08c0      	lsrs	r0, r0, #3
 8001062:	2101      	movs	r1, #1
 8001064:	e617      	b.n	8000c96 <__aeabi_dadd+0x26e>
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	075f      	lsls	r7, r3, #29
 800106a:	4317      	orrs	r7, r2
 800106c:	08d8      	lsrs	r0, r3, #3
 800106e:	e63f      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8001070:	000c      	movs	r4, r1
 8001072:	2600      	movs	r6, #0
 8001074:	2700      	movs	r7, #0
 8001076:	e620      	b.n	8000cba <__aeabi_dadd+0x292>
 8001078:	2900      	cmp	r1, #0
 800107a:	d156      	bne.n	800112a <__aeabi_dadd+0x702>
 800107c:	075f      	lsls	r7, r3, #29
 800107e:	08d2      	lsrs	r2, r2, #3
 8001080:	4317      	orrs	r7, r2
 8001082:	08d8      	lsrs	r0, r3, #3
 8001084:	e634      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8001086:	000c      	movs	r4, r1
 8001088:	001e      	movs	r6, r3
 800108a:	08d0      	lsrs	r0, r2, #3
 800108c:	e629      	b.n	8000ce2 <__aeabi_dadd+0x2ba>
 800108e:	08c1      	lsrs	r1, r0, #3
 8001090:	0770      	lsls	r0, r6, #29
 8001092:	4301      	orrs	r1, r0
 8001094:	08f0      	lsrs	r0, r6, #3
 8001096:	2f00      	cmp	r7, #0
 8001098:	d062      	beq.n	8001160 <__aeabi_dadd+0x738>
 800109a:	2480      	movs	r4, #128	@ 0x80
 800109c:	0324      	lsls	r4, r4, #12
 800109e:	4220      	tst	r0, r4
 80010a0:	d007      	beq.n	80010b2 <__aeabi_dadd+0x68a>
 80010a2:	08de      	lsrs	r6, r3, #3
 80010a4:	4226      	tst	r6, r4
 80010a6:	d104      	bne.n	80010b2 <__aeabi_dadd+0x68a>
 80010a8:	4665      	mov	r5, ip
 80010aa:	0030      	movs	r0, r6
 80010ac:	08d1      	lsrs	r1, r2, #3
 80010ae:	075b      	lsls	r3, r3, #29
 80010b0:	4319      	orrs	r1, r3
 80010b2:	0f4f      	lsrs	r7, r1, #29
 80010b4:	00c9      	lsls	r1, r1, #3
 80010b6:	08c9      	lsrs	r1, r1, #3
 80010b8:	077f      	lsls	r7, r7, #29
 80010ba:	430f      	orrs	r7, r1
 80010bc:	e618      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 80010be:	000c      	movs	r4, r1
 80010c0:	0030      	movs	r0, r6
 80010c2:	3c20      	subs	r4, #32
 80010c4:	40e0      	lsrs	r0, r4
 80010c6:	4684      	mov	ip, r0
 80010c8:	2920      	cmp	r1, #32
 80010ca:	d005      	beq.n	80010d8 <__aeabi_dadd+0x6b0>
 80010cc:	2440      	movs	r4, #64	@ 0x40
 80010ce:	1a61      	subs	r1, r4, r1
 80010d0:	408e      	lsls	r6, r1
 80010d2:	4649      	mov	r1, r9
 80010d4:	4331      	orrs	r1, r6
 80010d6:	4689      	mov	r9, r1
 80010d8:	4648      	mov	r0, r9
 80010da:	1e41      	subs	r1, r0, #1
 80010dc:	4188      	sbcs	r0, r1
 80010de:	4661      	mov	r1, ip
 80010e0:	0007      	movs	r7, r0
 80010e2:	430f      	orrs	r7, r1
 80010e4:	e630      	b.n	8000d48 <__aeabi_dadd+0x320>
 80010e6:	2120      	movs	r1, #32
 80010e8:	2700      	movs	r7, #0
 80010ea:	1a09      	subs	r1, r1, r0
 80010ec:	e50e      	b.n	8000b0c <__aeabi_dadd+0xe4>
 80010ee:	001e      	movs	r6, r3
 80010f0:	2f00      	cmp	r7, #0
 80010f2:	d000      	beq.n	80010f6 <__aeabi_dadd+0x6ce>
 80010f4:	e522      	b.n	8000b3c <__aeabi_dadd+0x114>
 80010f6:	2400      	movs	r4, #0
 80010f8:	e758      	b.n	8000fac <__aeabi_dadd+0x584>
 80010fa:	2500      	movs	r5, #0
 80010fc:	2400      	movs	r4, #0
 80010fe:	2600      	movs	r6, #0
 8001100:	e5db      	b.n	8000cba <__aeabi_dadd+0x292>
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	000007fe 	.word	0x000007fe
 8001108:	000007ff 	.word	0x000007ff
 800110c:	ff7fffff 	.word	0xff7fffff
 8001110:	4647      	mov	r7, r8
 8001112:	430f      	orrs	r7, r1
 8001114:	d100      	bne.n	8001118 <__aeabi_dadd+0x6f0>
 8001116:	e747      	b.n	8000fa8 <__aeabi_dadd+0x580>
 8001118:	000e      	movs	r6, r1
 800111a:	46c1      	mov	r9, r8
 800111c:	e5b5      	b.n	8000c8a <__aeabi_dadd+0x262>
 800111e:	08df      	lsrs	r7, r3, #3
 8001120:	0764      	lsls	r4, r4, #29
 8001122:	2102      	movs	r1, #2
 8001124:	4327      	orrs	r7, r4
 8001126:	0900      	lsrs	r0, r0, #4
 8001128:	e5b5      	b.n	8000c96 <__aeabi_dadd+0x26e>
 800112a:	0019      	movs	r1, r3
 800112c:	08c0      	lsrs	r0, r0, #3
 800112e:	0777      	lsls	r7, r6, #29
 8001130:	4307      	orrs	r7, r0
 8001132:	4311      	orrs	r1, r2
 8001134:	08f0      	lsrs	r0, r6, #3
 8001136:	2900      	cmp	r1, #0
 8001138:	d100      	bne.n	800113c <__aeabi_dadd+0x714>
 800113a:	e5d9      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 800113c:	2180      	movs	r1, #128	@ 0x80
 800113e:	0309      	lsls	r1, r1, #12
 8001140:	4208      	tst	r0, r1
 8001142:	d007      	beq.n	8001154 <__aeabi_dadd+0x72c>
 8001144:	08dc      	lsrs	r4, r3, #3
 8001146:	420c      	tst	r4, r1
 8001148:	d104      	bne.n	8001154 <__aeabi_dadd+0x72c>
 800114a:	08d2      	lsrs	r2, r2, #3
 800114c:	075b      	lsls	r3, r3, #29
 800114e:	431a      	orrs	r2, r3
 8001150:	0017      	movs	r7, r2
 8001152:	0020      	movs	r0, r4
 8001154:	0f7b      	lsrs	r3, r7, #29
 8001156:	00ff      	lsls	r7, r7, #3
 8001158:	08ff      	lsrs	r7, r7, #3
 800115a:	075b      	lsls	r3, r3, #29
 800115c:	431f      	orrs	r7, r3
 800115e:	e5c7      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8001160:	000f      	movs	r7, r1
 8001162:	e5c5      	b.n	8000cf0 <__aeabi_dadd+0x2c8>
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <__aeabi_dadd+0x788>)
 8001166:	08d2      	lsrs	r2, r2, #3
 8001168:	4033      	ands	r3, r6
 800116a:	075f      	lsls	r7, r3, #29
 800116c:	025b      	lsls	r3, r3, #9
 800116e:	2401      	movs	r4, #1
 8001170:	4317      	orrs	r7, r2
 8001172:	0b1e      	lsrs	r6, r3, #12
 8001174:	e5a1      	b.n	8000cba <__aeabi_dadd+0x292>
 8001176:	4226      	tst	r6, r4
 8001178:	d012      	beq.n	80011a0 <__aeabi_dadd+0x778>
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <__aeabi_dadd+0x788>)
 800117c:	4665      	mov	r5, ip
 800117e:	0002      	movs	r2, r0
 8001180:	2401      	movs	r4, #1
 8001182:	401e      	ands	r6, r3
 8001184:	e4e6      	b.n	8000b54 <__aeabi_dadd+0x12c>
 8001186:	0021      	movs	r1, r4
 8001188:	e585      	b.n	8000c96 <__aeabi_dadd+0x26e>
 800118a:	0017      	movs	r7, r2
 800118c:	e5a8      	b.n	8000ce0 <__aeabi_dadd+0x2b8>
 800118e:	003a      	movs	r2, r7
 8001190:	e4d4      	b.n	8000b3c <__aeabi_dadd+0x114>
 8001192:	08db      	lsrs	r3, r3, #3
 8001194:	0764      	lsls	r4, r4, #29
 8001196:	431c      	orrs	r4, r3
 8001198:	0027      	movs	r7, r4
 800119a:	2102      	movs	r1, #2
 800119c:	0900      	lsrs	r0, r0, #4
 800119e:	e57a      	b.n	8000c96 <__aeabi_dadd+0x26e>
 80011a0:	08c0      	lsrs	r0, r0, #3
 80011a2:	0777      	lsls	r7, r6, #29
 80011a4:	4307      	orrs	r7, r0
 80011a6:	4665      	mov	r5, ip
 80011a8:	2100      	movs	r1, #0
 80011aa:	08f0      	lsrs	r0, r6, #3
 80011ac:	e573      	b.n	8000c96 <__aeabi_dadd+0x26e>
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	ff7fffff 	.word	0xff7fffff

080011b4 <__aeabi_ddiv>:
 80011b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b6:	46de      	mov	lr, fp
 80011b8:	4645      	mov	r5, r8
 80011ba:	4657      	mov	r7, sl
 80011bc:	464e      	mov	r6, r9
 80011be:	b5e0      	push	{r5, r6, r7, lr}
 80011c0:	b087      	sub	sp, #28
 80011c2:	9200      	str	r2, [sp, #0]
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	030b      	lsls	r3, r1, #12
 80011c8:	0b1b      	lsrs	r3, r3, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	0fca      	lsrs	r2, r1, #31
 80011ce:	004b      	lsls	r3, r1, #1
 80011d0:	0004      	movs	r4, r0
 80011d2:	4680      	mov	r8, r0
 80011d4:	0d5b      	lsrs	r3, r3, #21
 80011d6:	9202      	str	r2, [sp, #8]
 80011d8:	d100      	bne.n	80011dc <__aeabi_ddiv+0x28>
 80011da:	e098      	b.n	800130e <__aeabi_ddiv+0x15a>
 80011dc:	4a7c      	ldr	r2, [pc, #496]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d037      	beq.n	8001252 <__aeabi_ddiv+0x9e>
 80011e2:	4659      	mov	r1, fp
 80011e4:	0f42      	lsrs	r2, r0, #29
 80011e6:	00c9      	lsls	r1, r1, #3
 80011e8:	430a      	orrs	r2, r1
 80011ea:	2180      	movs	r1, #128	@ 0x80
 80011ec:	0409      	lsls	r1, r1, #16
 80011ee:	4311      	orrs	r1, r2
 80011f0:	00c2      	lsls	r2, r0, #3
 80011f2:	4690      	mov	r8, r2
 80011f4:	4a77      	ldr	r2, [pc, #476]	@ (80013d4 <__aeabi_ddiv+0x220>)
 80011f6:	4689      	mov	r9, r1
 80011f8:	4692      	mov	sl, r2
 80011fa:	449a      	add	sl, r3
 80011fc:	2300      	movs	r3, #0
 80011fe:	2400      	movs	r4, #0
 8001200:	9303      	str	r3, [sp, #12]
 8001202:	9e00      	ldr	r6, [sp, #0]
 8001204:	9f01      	ldr	r7, [sp, #4]
 8001206:	033b      	lsls	r3, r7, #12
 8001208:	0b1b      	lsrs	r3, r3, #12
 800120a:	469b      	mov	fp, r3
 800120c:	007b      	lsls	r3, r7, #1
 800120e:	0030      	movs	r0, r6
 8001210:	0d5b      	lsrs	r3, r3, #21
 8001212:	0ffd      	lsrs	r5, r7, #31
 8001214:	2b00      	cmp	r3, #0
 8001216:	d059      	beq.n	80012cc <__aeabi_ddiv+0x118>
 8001218:	4a6d      	ldr	r2, [pc, #436]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d048      	beq.n	80012b0 <__aeabi_ddiv+0xfc>
 800121e:	4659      	mov	r1, fp
 8001220:	0f72      	lsrs	r2, r6, #29
 8001222:	00c9      	lsls	r1, r1, #3
 8001224:	430a      	orrs	r2, r1
 8001226:	2180      	movs	r1, #128	@ 0x80
 8001228:	0409      	lsls	r1, r1, #16
 800122a:	4311      	orrs	r1, r2
 800122c:	468b      	mov	fp, r1
 800122e:	4969      	ldr	r1, [pc, #420]	@ (80013d4 <__aeabi_ddiv+0x220>)
 8001230:	00f2      	lsls	r2, r6, #3
 8001232:	468c      	mov	ip, r1
 8001234:	4651      	mov	r1, sl
 8001236:	4463      	add	r3, ip
 8001238:	1acb      	subs	r3, r1, r3
 800123a:	469a      	mov	sl, r3
 800123c:	2100      	movs	r1, #0
 800123e:	9e02      	ldr	r6, [sp, #8]
 8001240:	406e      	eors	r6, r5
 8001242:	b2f6      	uxtb	r6, r6
 8001244:	2c0f      	cmp	r4, #15
 8001246:	d900      	bls.n	800124a <__aeabi_ddiv+0x96>
 8001248:	e0ce      	b.n	80013e8 <__aeabi_ddiv+0x234>
 800124a:	4b63      	ldr	r3, [pc, #396]	@ (80013d8 <__aeabi_ddiv+0x224>)
 800124c:	00a4      	lsls	r4, r4, #2
 800124e:	591b      	ldr	r3, [r3, r4]
 8001250:	469f      	mov	pc, r3
 8001252:	465a      	mov	r2, fp
 8001254:	4302      	orrs	r2, r0
 8001256:	4691      	mov	r9, r2
 8001258:	d000      	beq.n	800125c <__aeabi_ddiv+0xa8>
 800125a:	e090      	b.n	800137e <__aeabi_ddiv+0x1ca>
 800125c:	469a      	mov	sl, r3
 800125e:	2302      	movs	r3, #2
 8001260:	4690      	mov	r8, r2
 8001262:	2408      	movs	r4, #8
 8001264:	9303      	str	r3, [sp, #12]
 8001266:	e7cc      	b.n	8001202 <__aeabi_ddiv+0x4e>
 8001268:	46cb      	mov	fp, r9
 800126a:	4642      	mov	r2, r8
 800126c:	9d02      	ldr	r5, [sp, #8]
 800126e:	9903      	ldr	r1, [sp, #12]
 8001270:	2902      	cmp	r1, #2
 8001272:	d100      	bne.n	8001276 <__aeabi_ddiv+0xc2>
 8001274:	e1de      	b.n	8001634 <__aeabi_ddiv+0x480>
 8001276:	2903      	cmp	r1, #3
 8001278:	d100      	bne.n	800127c <__aeabi_ddiv+0xc8>
 800127a:	e08d      	b.n	8001398 <__aeabi_ddiv+0x1e4>
 800127c:	2901      	cmp	r1, #1
 800127e:	d000      	beq.n	8001282 <__aeabi_ddiv+0xce>
 8001280:	e179      	b.n	8001576 <__aeabi_ddiv+0x3c2>
 8001282:	002e      	movs	r6, r5
 8001284:	2200      	movs	r2, #0
 8001286:	2300      	movs	r3, #0
 8001288:	2400      	movs	r4, #0
 800128a:	4690      	mov	r8, r2
 800128c:	051b      	lsls	r3, r3, #20
 800128e:	4323      	orrs	r3, r4
 8001290:	07f6      	lsls	r6, r6, #31
 8001292:	4333      	orrs	r3, r6
 8001294:	4640      	mov	r0, r8
 8001296:	0019      	movs	r1, r3
 8001298:	b007      	add	sp, #28
 800129a:	bcf0      	pop	{r4, r5, r6, r7}
 800129c:	46bb      	mov	fp, r7
 800129e:	46b2      	mov	sl, r6
 80012a0:	46a9      	mov	r9, r5
 80012a2:	46a0      	mov	r8, r4
 80012a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a6:	2200      	movs	r2, #0
 80012a8:	2400      	movs	r4, #0
 80012aa:	4690      	mov	r8, r2
 80012ac:	4b48      	ldr	r3, [pc, #288]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 80012ae:	e7ed      	b.n	800128c <__aeabi_ddiv+0xd8>
 80012b0:	465a      	mov	r2, fp
 80012b2:	9b00      	ldr	r3, [sp, #0]
 80012b4:	431a      	orrs	r2, r3
 80012b6:	4b49      	ldr	r3, [pc, #292]	@ (80013dc <__aeabi_ddiv+0x228>)
 80012b8:	469c      	mov	ip, r3
 80012ba:	44e2      	add	sl, ip
 80012bc:	2a00      	cmp	r2, #0
 80012be:	d159      	bne.n	8001374 <__aeabi_ddiv+0x1c0>
 80012c0:	2302      	movs	r3, #2
 80012c2:	431c      	orrs	r4, r3
 80012c4:	2300      	movs	r3, #0
 80012c6:	2102      	movs	r1, #2
 80012c8:	469b      	mov	fp, r3
 80012ca:	e7b8      	b.n	800123e <__aeabi_ddiv+0x8a>
 80012cc:	465a      	mov	r2, fp
 80012ce:	9b00      	ldr	r3, [sp, #0]
 80012d0:	431a      	orrs	r2, r3
 80012d2:	d049      	beq.n	8001368 <__aeabi_ddiv+0x1b4>
 80012d4:	465b      	mov	r3, fp
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d100      	bne.n	80012dc <__aeabi_ddiv+0x128>
 80012da:	e19c      	b.n	8001616 <__aeabi_ddiv+0x462>
 80012dc:	4658      	mov	r0, fp
 80012de:	f001 fb8b 	bl	80029f8 <__clzsi2>
 80012e2:	0002      	movs	r2, r0
 80012e4:	0003      	movs	r3, r0
 80012e6:	3a0b      	subs	r2, #11
 80012e8:	271d      	movs	r7, #29
 80012ea:	9e00      	ldr	r6, [sp, #0]
 80012ec:	1aba      	subs	r2, r7, r2
 80012ee:	0019      	movs	r1, r3
 80012f0:	4658      	mov	r0, fp
 80012f2:	40d6      	lsrs	r6, r2
 80012f4:	3908      	subs	r1, #8
 80012f6:	4088      	lsls	r0, r1
 80012f8:	0032      	movs	r2, r6
 80012fa:	4302      	orrs	r2, r0
 80012fc:	4693      	mov	fp, r2
 80012fe:	9a00      	ldr	r2, [sp, #0]
 8001300:	408a      	lsls	r2, r1
 8001302:	4937      	ldr	r1, [pc, #220]	@ (80013e0 <__aeabi_ddiv+0x22c>)
 8001304:	4453      	add	r3, sl
 8001306:	468a      	mov	sl, r1
 8001308:	2100      	movs	r1, #0
 800130a:	449a      	add	sl, r3
 800130c:	e797      	b.n	800123e <__aeabi_ddiv+0x8a>
 800130e:	465b      	mov	r3, fp
 8001310:	4303      	orrs	r3, r0
 8001312:	4699      	mov	r9, r3
 8001314:	d021      	beq.n	800135a <__aeabi_ddiv+0x1a6>
 8001316:	465b      	mov	r3, fp
 8001318:	2b00      	cmp	r3, #0
 800131a:	d100      	bne.n	800131e <__aeabi_ddiv+0x16a>
 800131c:	e169      	b.n	80015f2 <__aeabi_ddiv+0x43e>
 800131e:	4658      	mov	r0, fp
 8001320:	f001 fb6a 	bl	80029f8 <__clzsi2>
 8001324:	230b      	movs	r3, #11
 8001326:	425b      	negs	r3, r3
 8001328:	469c      	mov	ip, r3
 800132a:	0002      	movs	r2, r0
 800132c:	4484      	add	ip, r0
 800132e:	4666      	mov	r6, ip
 8001330:	231d      	movs	r3, #29
 8001332:	1b9b      	subs	r3, r3, r6
 8001334:	0026      	movs	r6, r4
 8001336:	0011      	movs	r1, r2
 8001338:	4658      	mov	r0, fp
 800133a:	40de      	lsrs	r6, r3
 800133c:	3908      	subs	r1, #8
 800133e:	4088      	lsls	r0, r1
 8001340:	0033      	movs	r3, r6
 8001342:	4303      	orrs	r3, r0
 8001344:	4699      	mov	r9, r3
 8001346:	0023      	movs	r3, r4
 8001348:	408b      	lsls	r3, r1
 800134a:	4698      	mov	r8, r3
 800134c:	4b25      	ldr	r3, [pc, #148]	@ (80013e4 <__aeabi_ddiv+0x230>)
 800134e:	2400      	movs	r4, #0
 8001350:	1a9b      	subs	r3, r3, r2
 8001352:	469a      	mov	sl, r3
 8001354:	2300      	movs	r3, #0
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	e753      	b.n	8001202 <__aeabi_ddiv+0x4e>
 800135a:	2300      	movs	r3, #0
 800135c:	4698      	mov	r8, r3
 800135e:	469a      	mov	sl, r3
 8001360:	3301      	adds	r3, #1
 8001362:	2404      	movs	r4, #4
 8001364:	9303      	str	r3, [sp, #12]
 8001366:	e74c      	b.n	8001202 <__aeabi_ddiv+0x4e>
 8001368:	2301      	movs	r3, #1
 800136a:	431c      	orrs	r4, r3
 800136c:	2300      	movs	r3, #0
 800136e:	2101      	movs	r1, #1
 8001370:	469b      	mov	fp, r3
 8001372:	e764      	b.n	800123e <__aeabi_ddiv+0x8a>
 8001374:	2303      	movs	r3, #3
 8001376:	0032      	movs	r2, r6
 8001378:	2103      	movs	r1, #3
 800137a:	431c      	orrs	r4, r3
 800137c:	e75f      	b.n	800123e <__aeabi_ddiv+0x8a>
 800137e:	469a      	mov	sl, r3
 8001380:	2303      	movs	r3, #3
 8001382:	46d9      	mov	r9, fp
 8001384:	240c      	movs	r4, #12
 8001386:	9303      	str	r3, [sp, #12]
 8001388:	e73b      	b.n	8001202 <__aeabi_ddiv+0x4e>
 800138a:	2300      	movs	r3, #0
 800138c:	2480      	movs	r4, #128	@ 0x80
 800138e:	4698      	mov	r8, r3
 8001390:	2600      	movs	r6, #0
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 8001394:	0324      	lsls	r4, r4, #12
 8001396:	e779      	b.n	800128c <__aeabi_ddiv+0xd8>
 8001398:	2480      	movs	r4, #128	@ 0x80
 800139a:	465b      	mov	r3, fp
 800139c:	0324      	lsls	r4, r4, #12
 800139e:	431c      	orrs	r4, r3
 80013a0:	0324      	lsls	r4, r4, #12
 80013a2:	002e      	movs	r6, r5
 80013a4:	4690      	mov	r8, r2
 80013a6:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 80013a8:	0b24      	lsrs	r4, r4, #12
 80013aa:	e76f      	b.n	800128c <__aeabi_ddiv+0xd8>
 80013ac:	2480      	movs	r4, #128	@ 0x80
 80013ae:	464b      	mov	r3, r9
 80013b0:	0324      	lsls	r4, r4, #12
 80013b2:	4223      	tst	r3, r4
 80013b4:	d002      	beq.n	80013bc <__aeabi_ddiv+0x208>
 80013b6:	465b      	mov	r3, fp
 80013b8:	4223      	tst	r3, r4
 80013ba:	d0f0      	beq.n	800139e <__aeabi_ddiv+0x1ea>
 80013bc:	2480      	movs	r4, #128	@ 0x80
 80013be:	464b      	mov	r3, r9
 80013c0:	0324      	lsls	r4, r4, #12
 80013c2:	431c      	orrs	r4, r3
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	9e02      	ldr	r6, [sp, #8]
 80013c8:	4b01      	ldr	r3, [pc, #4]	@ (80013d0 <__aeabi_ddiv+0x21c>)
 80013ca:	0b24      	lsrs	r4, r4, #12
 80013cc:	e75e      	b.n	800128c <__aeabi_ddiv+0xd8>
 80013ce:	46c0      	nop			@ (mov r8, r8)
 80013d0:	000007ff 	.word	0x000007ff
 80013d4:	fffffc01 	.word	0xfffffc01
 80013d8:	080078ec 	.word	0x080078ec
 80013dc:	fffff801 	.word	0xfffff801
 80013e0:	000003f3 	.word	0x000003f3
 80013e4:	fffffc0d 	.word	0xfffffc0d
 80013e8:	45cb      	cmp	fp, r9
 80013ea:	d200      	bcs.n	80013ee <__aeabi_ddiv+0x23a>
 80013ec:	e0f8      	b.n	80015e0 <__aeabi_ddiv+0x42c>
 80013ee:	d100      	bne.n	80013f2 <__aeabi_ddiv+0x23e>
 80013f0:	e0f3      	b.n	80015da <__aeabi_ddiv+0x426>
 80013f2:	2301      	movs	r3, #1
 80013f4:	425b      	negs	r3, r3
 80013f6:	469c      	mov	ip, r3
 80013f8:	4644      	mov	r4, r8
 80013fa:	4648      	mov	r0, r9
 80013fc:	2500      	movs	r5, #0
 80013fe:	44e2      	add	sl, ip
 8001400:	465b      	mov	r3, fp
 8001402:	0e17      	lsrs	r7, r2, #24
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	431f      	orrs	r7, r3
 8001408:	0c19      	lsrs	r1, r3, #16
 800140a:	043b      	lsls	r3, r7, #16
 800140c:	0212      	lsls	r2, r2, #8
 800140e:	9700      	str	r7, [sp, #0]
 8001410:	0c1f      	lsrs	r7, r3, #16
 8001412:	4691      	mov	r9, r2
 8001414:	9102      	str	r1, [sp, #8]
 8001416:	9703      	str	r7, [sp, #12]
 8001418:	f7fe ff18 	bl	800024c <__aeabi_uidivmod>
 800141c:	0002      	movs	r2, r0
 800141e:	437a      	muls	r2, r7
 8001420:	040b      	lsls	r3, r1, #16
 8001422:	0c21      	lsrs	r1, r4, #16
 8001424:	4680      	mov	r8, r0
 8001426:	4319      	orrs	r1, r3
 8001428:	428a      	cmp	r2, r1
 800142a:	d909      	bls.n	8001440 <__aeabi_ddiv+0x28c>
 800142c:	9f00      	ldr	r7, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	46bc      	mov	ip, r7
 8001432:	425b      	negs	r3, r3
 8001434:	4461      	add	r1, ip
 8001436:	469c      	mov	ip, r3
 8001438:	44e0      	add	r8, ip
 800143a:	428f      	cmp	r7, r1
 800143c:	d800      	bhi.n	8001440 <__aeabi_ddiv+0x28c>
 800143e:	e15c      	b.n	80016fa <__aeabi_ddiv+0x546>
 8001440:	1a88      	subs	r0, r1, r2
 8001442:	9902      	ldr	r1, [sp, #8]
 8001444:	f7fe ff02 	bl	800024c <__aeabi_uidivmod>
 8001448:	9a03      	ldr	r2, [sp, #12]
 800144a:	0424      	lsls	r4, r4, #16
 800144c:	4342      	muls	r2, r0
 800144e:	0409      	lsls	r1, r1, #16
 8001450:	0c24      	lsrs	r4, r4, #16
 8001452:	0003      	movs	r3, r0
 8001454:	430c      	orrs	r4, r1
 8001456:	42a2      	cmp	r2, r4
 8001458:	d906      	bls.n	8001468 <__aeabi_ddiv+0x2b4>
 800145a:	9900      	ldr	r1, [sp, #0]
 800145c:	3b01      	subs	r3, #1
 800145e:	468c      	mov	ip, r1
 8001460:	4464      	add	r4, ip
 8001462:	42a1      	cmp	r1, r4
 8001464:	d800      	bhi.n	8001468 <__aeabi_ddiv+0x2b4>
 8001466:	e142      	b.n	80016ee <__aeabi_ddiv+0x53a>
 8001468:	1aa0      	subs	r0, r4, r2
 800146a:	4642      	mov	r2, r8
 800146c:	0412      	lsls	r2, r2, #16
 800146e:	431a      	orrs	r2, r3
 8001470:	4693      	mov	fp, r2
 8001472:	464b      	mov	r3, r9
 8001474:	4659      	mov	r1, fp
 8001476:	0c1b      	lsrs	r3, r3, #16
 8001478:	001f      	movs	r7, r3
 800147a:	9304      	str	r3, [sp, #16]
 800147c:	040b      	lsls	r3, r1, #16
 800147e:	4649      	mov	r1, r9
 8001480:	0409      	lsls	r1, r1, #16
 8001482:	0c09      	lsrs	r1, r1, #16
 8001484:	000c      	movs	r4, r1
 8001486:	0c1b      	lsrs	r3, r3, #16
 8001488:	435c      	muls	r4, r3
 800148a:	0c12      	lsrs	r2, r2, #16
 800148c:	437b      	muls	r3, r7
 800148e:	4688      	mov	r8, r1
 8001490:	4351      	muls	r1, r2
 8001492:	437a      	muls	r2, r7
 8001494:	0c27      	lsrs	r7, r4, #16
 8001496:	46bc      	mov	ip, r7
 8001498:	185b      	adds	r3, r3, r1
 800149a:	4463      	add	r3, ip
 800149c:	4299      	cmp	r1, r3
 800149e:	d903      	bls.n	80014a8 <__aeabi_ddiv+0x2f4>
 80014a0:	2180      	movs	r1, #128	@ 0x80
 80014a2:	0249      	lsls	r1, r1, #9
 80014a4:	468c      	mov	ip, r1
 80014a6:	4462      	add	r2, ip
 80014a8:	0c19      	lsrs	r1, r3, #16
 80014aa:	0424      	lsls	r4, r4, #16
 80014ac:	041b      	lsls	r3, r3, #16
 80014ae:	0c24      	lsrs	r4, r4, #16
 80014b0:	188a      	adds	r2, r1, r2
 80014b2:	191c      	adds	r4, r3, r4
 80014b4:	4290      	cmp	r0, r2
 80014b6:	d302      	bcc.n	80014be <__aeabi_ddiv+0x30a>
 80014b8:	d116      	bne.n	80014e8 <__aeabi_ddiv+0x334>
 80014ba:	42a5      	cmp	r5, r4
 80014bc:	d214      	bcs.n	80014e8 <__aeabi_ddiv+0x334>
 80014be:	465b      	mov	r3, fp
 80014c0:	9f00      	ldr	r7, [sp, #0]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	444d      	add	r5, r9
 80014c6:	9305      	str	r3, [sp, #20]
 80014c8:	454d      	cmp	r5, r9
 80014ca:	419b      	sbcs	r3, r3
 80014cc:	46bc      	mov	ip, r7
 80014ce:	425b      	negs	r3, r3
 80014d0:	4463      	add	r3, ip
 80014d2:	18c0      	adds	r0, r0, r3
 80014d4:	4287      	cmp	r7, r0
 80014d6:	d300      	bcc.n	80014da <__aeabi_ddiv+0x326>
 80014d8:	e102      	b.n	80016e0 <__aeabi_ddiv+0x52c>
 80014da:	4282      	cmp	r2, r0
 80014dc:	d900      	bls.n	80014e0 <__aeabi_ddiv+0x32c>
 80014de:	e129      	b.n	8001734 <__aeabi_ddiv+0x580>
 80014e0:	d100      	bne.n	80014e4 <__aeabi_ddiv+0x330>
 80014e2:	e124      	b.n	800172e <__aeabi_ddiv+0x57a>
 80014e4:	9b05      	ldr	r3, [sp, #20]
 80014e6:	469b      	mov	fp, r3
 80014e8:	1b2c      	subs	r4, r5, r4
 80014ea:	42a5      	cmp	r5, r4
 80014ec:	41ad      	sbcs	r5, r5
 80014ee:	9b00      	ldr	r3, [sp, #0]
 80014f0:	1a80      	subs	r0, r0, r2
 80014f2:	426d      	negs	r5, r5
 80014f4:	1b40      	subs	r0, r0, r5
 80014f6:	4283      	cmp	r3, r0
 80014f8:	d100      	bne.n	80014fc <__aeabi_ddiv+0x348>
 80014fa:	e10f      	b.n	800171c <__aeabi_ddiv+0x568>
 80014fc:	9902      	ldr	r1, [sp, #8]
 80014fe:	f7fe fea5 	bl	800024c <__aeabi_uidivmod>
 8001502:	9a03      	ldr	r2, [sp, #12]
 8001504:	040b      	lsls	r3, r1, #16
 8001506:	4342      	muls	r2, r0
 8001508:	0c21      	lsrs	r1, r4, #16
 800150a:	0005      	movs	r5, r0
 800150c:	4319      	orrs	r1, r3
 800150e:	428a      	cmp	r2, r1
 8001510:	d900      	bls.n	8001514 <__aeabi_ddiv+0x360>
 8001512:	e0cb      	b.n	80016ac <__aeabi_ddiv+0x4f8>
 8001514:	1a88      	subs	r0, r1, r2
 8001516:	9902      	ldr	r1, [sp, #8]
 8001518:	f7fe fe98 	bl	800024c <__aeabi_uidivmod>
 800151c:	9a03      	ldr	r2, [sp, #12]
 800151e:	0424      	lsls	r4, r4, #16
 8001520:	4342      	muls	r2, r0
 8001522:	0409      	lsls	r1, r1, #16
 8001524:	0c24      	lsrs	r4, r4, #16
 8001526:	0003      	movs	r3, r0
 8001528:	430c      	orrs	r4, r1
 800152a:	42a2      	cmp	r2, r4
 800152c:	d900      	bls.n	8001530 <__aeabi_ddiv+0x37c>
 800152e:	e0ca      	b.n	80016c6 <__aeabi_ddiv+0x512>
 8001530:	4641      	mov	r1, r8
 8001532:	1aa4      	subs	r4, r4, r2
 8001534:	042a      	lsls	r2, r5, #16
 8001536:	431a      	orrs	r2, r3
 8001538:	9f04      	ldr	r7, [sp, #16]
 800153a:	0413      	lsls	r3, r2, #16
 800153c:	0c1b      	lsrs	r3, r3, #16
 800153e:	4359      	muls	r1, r3
 8001540:	4640      	mov	r0, r8
 8001542:	437b      	muls	r3, r7
 8001544:	469c      	mov	ip, r3
 8001546:	0c15      	lsrs	r5, r2, #16
 8001548:	4368      	muls	r0, r5
 800154a:	0c0b      	lsrs	r3, r1, #16
 800154c:	4484      	add	ip, r0
 800154e:	4463      	add	r3, ip
 8001550:	437d      	muls	r5, r7
 8001552:	4298      	cmp	r0, r3
 8001554:	d903      	bls.n	800155e <__aeabi_ddiv+0x3aa>
 8001556:	2080      	movs	r0, #128	@ 0x80
 8001558:	0240      	lsls	r0, r0, #9
 800155a:	4684      	mov	ip, r0
 800155c:	4465      	add	r5, ip
 800155e:	0c18      	lsrs	r0, r3, #16
 8001560:	0409      	lsls	r1, r1, #16
 8001562:	041b      	lsls	r3, r3, #16
 8001564:	0c09      	lsrs	r1, r1, #16
 8001566:	1940      	adds	r0, r0, r5
 8001568:	185b      	adds	r3, r3, r1
 800156a:	4284      	cmp	r4, r0
 800156c:	d327      	bcc.n	80015be <__aeabi_ddiv+0x40a>
 800156e:	d023      	beq.n	80015b8 <__aeabi_ddiv+0x404>
 8001570:	2301      	movs	r3, #1
 8001572:	0035      	movs	r5, r6
 8001574:	431a      	orrs	r2, r3
 8001576:	4b94      	ldr	r3, [pc, #592]	@ (80017c8 <__aeabi_ddiv+0x614>)
 8001578:	4453      	add	r3, sl
 800157a:	2b00      	cmp	r3, #0
 800157c:	dd60      	ble.n	8001640 <__aeabi_ddiv+0x48c>
 800157e:	0751      	lsls	r1, r2, #29
 8001580:	d000      	beq.n	8001584 <__aeabi_ddiv+0x3d0>
 8001582:	e086      	b.n	8001692 <__aeabi_ddiv+0x4de>
 8001584:	002e      	movs	r6, r5
 8001586:	08d1      	lsrs	r1, r2, #3
 8001588:	465a      	mov	r2, fp
 800158a:	01d2      	lsls	r2, r2, #7
 800158c:	d506      	bpl.n	800159c <__aeabi_ddiv+0x3e8>
 800158e:	465a      	mov	r2, fp
 8001590:	4b8e      	ldr	r3, [pc, #568]	@ (80017cc <__aeabi_ddiv+0x618>)
 8001592:	401a      	ands	r2, r3
 8001594:	2380      	movs	r3, #128	@ 0x80
 8001596:	4693      	mov	fp, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	4453      	add	r3, sl
 800159c:	4a8c      	ldr	r2, [pc, #560]	@ (80017d0 <__aeabi_ddiv+0x61c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	dd00      	ble.n	80015a4 <__aeabi_ddiv+0x3f0>
 80015a2:	e680      	b.n	80012a6 <__aeabi_ddiv+0xf2>
 80015a4:	465a      	mov	r2, fp
 80015a6:	0752      	lsls	r2, r2, #29
 80015a8:	430a      	orrs	r2, r1
 80015aa:	4690      	mov	r8, r2
 80015ac:	465a      	mov	r2, fp
 80015ae:	055b      	lsls	r3, r3, #21
 80015b0:	0254      	lsls	r4, r2, #9
 80015b2:	0b24      	lsrs	r4, r4, #12
 80015b4:	0d5b      	lsrs	r3, r3, #21
 80015b6:	e669      	b.n	800128c <__aeabi_ddiv+0xd8>
 80015b8:	0035      	movs	r5, r6
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0db      	beq.n	8001576 <__aeabi_ddiv+0x3c2>
 80015be:	9d00      	ldr	r5, [sp, #0]
 80015c0:	1e51      	subs	r1, r2, #1
 80015c2:	46ac      	mov	ip, r5
 80015c4:	4464      	add	r4, ip
 80015c6:	42ac      	cmp	r4, r5
 80015c8:	d200      	bcs.n	80015cc <__aeabi_ddiv+0x418>
 80015ca:	e09e      	b.n	800170a <__aeabi_ddiv+0x556>
 80015cc:	4284      	cmp	r4, r0
 80015ce:	d200      	bcs.n	80015d2 <__aeabi_ddiv+0x41e>
 80015d0:	e0e1      	b.n	8001796 <__aeabi_ddiv+0x5e2>
 80015d2:	d100      	bne.n	80015d6 <__aeabi_ddiv+0x422>
 80015d4:	e0ee      	b.n	80017b4 <__aeabi_ddiv+0x600>
 80015d6:	000a      	movs	r2, r1
 80015d8:	e7ca      	b.n	8001570 <__aeabi_ddiv+0x3bc>
 80015da:	4542      	cmp	r2, r8
 80015dc:	d900      	bls.n	80015e0 <__aeabi_ddiv+0x42c>
 80015de:	e708      	b.n	80013f2 <__aeabi_ddiv+0x23e>
 80015e0:	464b      	mov	r3, r9
 80015e2:	07dc      	lsls	r4, r3, #31
 80015e4:	0858      	lsrs	r0, r3, #1
 80015e6:	4643      	mov	r3, r8
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	431c      	orrs	r4, r3
 80015ec:	4643      	mov	r3, r8
 80015ee:	07dd      	lsls	r5, r3, #31
 80015f0:	e706      	b.n	8001400 <__aeabi_ddiv+0x24c>
 80015f2:	f001 fa01 	bl	80029f8 <__clzsi2>
 80015f6:	2315      	movs	r3, #21
 80015f8:	469c      	mov	ip, r3
 80015fa:	4484      	add	ip, r0
 80015fc:	0002      	movs	r2, r0
 80015fe:	4663      	mov	r3, ip
 8001600:	3220      	adds	r2, #32
 8001602:	2b1c      	cmp	r3, #28
 8001604:	dc00      	bgt.n	8001608 <__aeabi_ddiv+0x454>
 8001606:	e692      	b.n	800132e <__aeabi_ddiv+0x17a>
 8001608:	0023      	movs	r3, r4
 800160a:	3808      	subs	r0, #8
 800160c:	4083      	lsls	r3, r0
 800160e:	4699      	mov	r9, r3
 8001610:	2300      	movs	r3, #0
 8001612:	4698      	mov	r8, r3
 8001614:	e69a      	b.n	800134c <__aeabi_ddiv+0x198>
 8001616:	f001 f9ef 	bl	80029f8 <__clzsi2>
 800161a:	0002      	movs	r2, r0
 800161c:	0003      	movs	r3, r0
 800161e:	3215      	adds	r2, #21
 8001620:	3320      	adds	r3, #32
 8001622:	2a1c      	cmp	r2, #28
 8001624:	dc00      	bgt.n	8001628 <__aeabi_ddiv+0x474>
 8001626:	e65f      	b.n	80012e8 <__aeabi_ddiv+0x134>
 8001628:	9900      	ldr	r1, [sp, #0]
 800162a:	3808      	subs	r0, #8
 800162c:	4081      	lsls	r1, r0
 800162e:	2200      	movs	r2, #0
 8001630:	468b      	mov	fp, r1
 8001632:	e666      	b.n	8001302 <__aeabi_ddiv+0x14e>
 8001634:	2200      	movs	r2, #0
 8001636:	002e      	movs	r6, r5
 8001638:	2400      	movs	r4, #0
 800163a:	4690      	mov	r8, r2
 800163c:	4b65      	ldr	r3, [pc, #404]	@ (80017d4 <__aeabi_ddiv+0x620>)
 800163e:	e625      	b.n	800128c <__aeabi_ddiv+0xd8>
 8001640:	002e      	movs	r6, r5
 8001642:	2101      	movs	r1, #1
 8001644:	1ac9      	subs	r1, r1, r3
 8001646:	2938      	cmp	r1, #56	@ 0x38
 8001648:	dd00      	ble.n	800164c <__aeabi_ddiv+0x498>
 800164a:	e61b      	b.n	8001284 <__aeabi_ddiv+0xd0>
 800164c:	291f      	cmp	r1, #31
 800164e:	dc7e      	bgt.n	800174e <__aeabi_ddiv+0x59a>
 8001650:	4861      	ldr	r0, [pc, #388]	@ (80017d8 <__aeabi_ddiv+0x624>)
 8001652:	0014      	movs	r4, r2
 8001654:	4450      	add	r0, sl
 8001656:	465b      	mov	r3, fp
 8001658:	4082      	lsls	r2, r0
 800165a:	4083      	lsls	r3, r0
 800165c:	40cc      	lsrs	r4, r1
 800165e:	1e50      	subs	r0, r2, #1
 8001660:	4182      	sbcs	r2, r0
 8001662:	4323      	orrs	r3, r4
 8001664:	431a      	orrs	r2, r3
 8001666:	465b      	mov	r3, fp
 8001668:	40cb      	lsrs	r3, r1
 800166a:	0751      	lsls	r1, r2, #29
 800166c:	d009      	beq.n	8001682 <__aeabi_ddiv+0x4ce>
 800166e:	210f      	movs	r1, #15
 8001670:	4011      	ands	r1, r2
 8001672:	2904      	cmp	r1, #4
 8001674:	d005      	beq.n	8001682 <__aeabi_ddiv+0x4ce>
 8001676:	1d11      	adds	r1, r2, #4
 8001678:	4291      	cmp	r1, r2
 800167a:	4192      	sbcs	r2, r2
 800167c:	4252      	negs	r2, r2
 800167e:	189b      	adds	r3, r3, r2
 8001680:	000a      	movs	r2, r1
 8001682:	0219      	lsls	r1, r3, #8
 8001684:	d400      	bmi.n	8001688 <__aeabi_ddiv+0x4d4>
 8001686:	e09b      	b.n	80017c0 <__aeabi_ddiv+0x60c>
 8001688:	2200      	movs	r2, #0
 800168a:	2301      	movs	r3, #1
 800168c:	2400      	movs	r4, #0
 800168e:	4690      	mov	r8, r2
 8001690:	e5fc      	b.n	800128c <__aeabi_ddiv+0xd8>
 8001692:	210f      	movs	r1, #15
 8001694:	4011      	ands	r1, r2
 8001696:	2904      	cmp	r1, #4
 8001698:	d100      	bne.n	800169c <__aeabi_ddiv+0x4e8>
 800169a:	e773      	b.n	8001584 <__aeabi_ddiv+0x3d0>
 800169c:	1d11      	adds	r1, r2, #4
 800169e:	4291      	cmp	r1, r2
 80016a0:	4192      	sbcs	r2, r2
 80016a2:	4252      	negs	r2, r2
 80016a4:	002e      	movs	r6, r5
 80016a6:	08c9      	lsrs	r1, r1, #3
 80016a8:	4493      	add	fp, r2
 80016aa:	e76d      	b.n	8001588 <__aeabi_ddiv+0x3d4>
 80016ac:	9b00      	ldr	r3, [sp, #0]
 80016ae:	3d01      	subs	r5, #1
 80016b0:	469c      	mov	ip, r3
 80016b2:	4461      	add	r1, ip
 80016b4:	428b      	cmp	r3, r1
 80016b6:	d900      	bls.n	80016ba <__aeabi_ddiv+0x506>
 80016b8:	e72c      	b.n	8001514 <__aeabi_ddiv+0x360>
 80016ba:	428a      	cmp	r2, r1
 80016bc:	d800      	bhi.n	80016c0 <__aeabi_ddiv+0x50c>
 80016be:	e729      	b.n	8001514 <__aeabi_ddiv+0x360>
 80016c0:	1e85      	subs	r5, r0, #2
 80016c2:	4461      	add	r1, ip
 80016c4:	e726      	b.n	8001514 <__aeabi_ddiv+0x360>
 80016c6:	9900      	ldr	r1, [sp, #0]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	468c      	mov	ip, r1
 80016cc:	4464      	add	r4, ip
 80016ce:	42a1      	cmp	r1, r4
 80016d0:	d900      	bls.n	80016d4 <__aeabi_ddiv+0x520>
 80016d2:	e72d      	b.n	8001530 <__aeabi_ddiv+0x37c>
 80016d4:	42a2      	cmp	r2, r4
 80016d6:	d800      	bhi.n	80016da <__aeabi_ddiv+0x526>
 80016d8:	e72a      	b.n	8001530 <__aeabi_ddiv+0x37c>
 80016da:	1e83      	subs	r3, r0, #2
 80016dc:	4464      	add	r4, ip
 80016de:	e727      	b.n	8001530 <__aeabi_ddiv+0x37c>
 80016e0:	4287      	cmp	r7, r0
 80016e2:	d000      	beq.n	80016e6 <__aeabi_ddiv+0x532>
 80016e4:	e6fe      	b.n	80014e4 <__aeabi_ddiv+0x330>
 80016e6:	45a9      	cmp	r9, r5
 80016e8:	d900      	bls.n	80016ec <__aeabi_ddiv+0x538>
 80016ea:	e6fb      	b.n	80014e4 <__aeabi_ddiv+0x330>
 80016ec:	e6f5      	b.n	80014da <__aeabi_ddiv+0x326>
 80016ee:	42a2      	cmp	r2, r4
 80016f0:	d800      	bhi.n	80016f4 <__aeabi_ddiv+0x540>
 80016f2:	e6b9      	b.n	8001468 <__aeabi_ddiv+0x2b4>
 80016f4:	1e83      	subs	r3, r0, #2
 80016f6:	4464      	add	r4, ip
 80016f8:	e6b6      	b.n	8001468 <__aeabi_ddiv+0x2b4>
 80016fa:	428a      	cmp	r2, r1
 80016fc:	d800      	bhi.n	8001700 <__aeabi_ddiv+0x54c>
 80016fe:	e69f      	b.n	8001440 <__aeabi_ddiv+0x28c>
 8001700:	46bc      	mov	ip, r7
 8001702:	1e83      	subs	r3, r0, #2
 8001704:	4698      	mov	r8, r3
 8001706:	4461      	add	r1, ip
 8001708:	e69a      	b.n	8001440 <__aeabi_ddiv+0x28c>
 800170a:	000a      	movs	r2, r1
 800170c:	4284      	cmp	r4, r0
 800170e:	d000      	beq.n	8001712 <__aeabi_ddiv+0x55e>
 8001710:	e72e      	b.n	8001570 <__aeabi_ddiv+0x3bc>
 8001712:	454b      	cmp	r3, r9
 8001714:	d000      	beq.n	8001718 <__aeabi_ddiv+0x564>
 8001716:	e72b      	b.n	8001570 <__aeabi_ddiv+0x3bc>
 8001718:	0035      	movs	r5, r6
 800171a:	e72c      	b.n	8001576 <__aeabi_ddiv+0x3c2>
 800171c:	4b2a      	ldr	r3, [pc, #168]	@ (80017c8 <__aeabi_ddiv+0x614>)
 800171e:	4a2f      	ldr	r2, [pc, #188]	@ (80017dc <__aeabi_ddiv+0x628>)
 8001720:	4453      	add	r3, sl
 8001722:	4592      	cmp	sl, r2
 8001724:	db43      	blt.n	80017ae <__aeabi_ddiv+0x5fa>
 8001726:	2201      	movs	r2, #1
 8001728:	2100      	movs	r1, #0
 800172a:	4493      	add	fp, r2
 800172c:	e72c      	b.n	8001588 <__aeabi_ddiv+0x3d4>
 800172e:	42ac      	cmp	r4, r5
 8001730:	d800      	bhi.n	8001734 <__aeabi_ddiv+0x580>
 8001732:	e6d7      	b.n	80014e4 <__aeabi_ddiv+0x330>
 8001734:	2302      	movs	r3, #2
 8001736:	425b      	negs	r3, r3
 8001738:	469c      	mov	ip, r3
 800173a:	9900      	ldr	r1, [sp, #0]
 800173c:	444d      	add	r5, r9
 800173e:	454d      	cmp	r5, r9
 8001740:	419b      	sbcs	r3, r3
 8001742:	44e3      	add	fp, ip
 8001744:	468c      	mov	ip, r1
 8001746:	425b      	negs	r3, r3
 8001748:	4463      	add	r3, ip
 800174a:	18c0      	adds	r0, r0, r3
 800174c:	e6cc      	b.n	80014e8 <__aeabi_ddiv+0x334>
 800174e:	201f      	movs	r0, #31
 8001750:	4240      	negs	r0, r0
 8001752:	1ac3      	subs	r3, r0, r3
 8001754:	4658      	mov	r0, fp
 8001756:	40d8      	lsrs	r0, r3
 8001758:	2920      	cmp	r1, #32
 800175a:	d004      	beq.n	8001766 <__aeabi_ddiv+0x5b2>
 800175c:	4659      	mov	r1, fp
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <__aeabi_ddiv+0x62c>)
 8001760:	4453      	add	r3, sl
 8001762:	4099      	lsls	r1, r3
 8001764:	430a      	orrs	r2, r1
 8001766:	1e53      	subs	r3, r2, #1
 8001768:	419a      	sbcs	r2, r3
 800176a:	2307      	movs	r3, #7
 800176c:	0019      	movs	r1, r3
 800176e:	4302      	orrs	r2, r0
 8001770:	2400      	movs	r4, #0
 8001772:	4011      	ands	r1, r2
 8001774:	4213      	tst	r3, r2
 8001776:	d009      	beq.n	800178c <__aeabi_ddiv+0x5d8>
 8001778:	3308      	adds	r3, #8
 800177a:	4013      	ands	r3, r2
 800177c:	2b04      	cmp	r3, #4
 800177e:	d01d      	beq.n	80017bc <__aeabi_ddiv+0x608>
 8001780:	1d13      	adds	r3, r2, #4
 8001782:	4293      	cmp	r3, r2
 8001784:	4189      	sbcs	r1, r1
 8001786:	001a      	movs	r2, r3
 8001788:	4249      	negs	r1, r1
 800178a:	0749      	lsls	r1, r1, #29
 800178c:	08d2      	lsrs	r2, r2, #3
 800178e:	430a      	orrs	r2, r1
 8001790:	4690      	mov	r8, r2
 8001792:	2300      	movs	r3, #0
 8001794:	e57a      	b.n	800128c <__aeabi_ddiv+0xd8>
 8001796:	4649      	mov	r1, r9
 8001798:	9f00      	ldr	r7, [sp, #0]
 800179a:	004d      	lsls	r5, r1, #1
 800179c:	454d      	cmp	r5, r9
 800179e:	4189      	sbcs	r1, r1
 80017a0:	46bc      	mov	ip, r7
 80017a2:	4249      	negs	r1, r1
 80017a4:	4461      	add	r1, ip
 80017a6:	46a9      	mov	r9, r5
 80017a8:	3a02      	subs	r2, #2
 80017aa:	1864      	adds	r4, r4, r1
 80017ac:	e7ae      	b.n	800170c <__aeabi_ddiv+0x558>
 80017ae:	2201      	movs	r2, #1
 80017b0:	4252      	negs	r2, r2
 80017b2:	e746      	b.n	8001642 <__aeabi_ddiv+0x48e>
 80017b4:	4599      	cmp	r9, r3
 80017b6:	d3ee      	bcc.n	8001796 <__aeabi_ddiv+0x5e2>
 80017b8:	000a      	movs	r2, r1
 80017ba:	e7aa      	b.n	8001712 <__aeabi_ddiv+0x55e>
 80017bc:	2100      	movs	r1, #0
 80017be:	e7e5      	b.n	800178c <__aeabi_ddiv+0x5d8>
 80017c0:	0759      	lsls	r1, r3, #29
 80017c2:	025b      	lsls	r3, r3, #9
 80017c4:	0b1c      	lsrs	r4, r3, #12
 80017c6:	e7e1      	b.n	800178c <__aeabi_ddiv+0x5d8>
 80017c8:	000003ff 	.word	0x000003ff
 80017cc:	feffffff 	.word	0xfeffffff
 80017d0:	000007fe 	.word	0x000007fe
 80017d4:	000007ff 	.word	0x000007ff
 80017d8:	0000041e 	.word	0x0000041e
 80017dc:	fffffc02 	.word	0xfffffc02
 80017e0:	0000043e 	.word	0x0000043e

080017e4 <__eqdf2>:
 80017e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e6:	4657      	mov	r7, sl
 80017e8:	46de      	mov	lr, fp
 80017ea:	464e      	mov	r6, r9
 80017ec:	4645      	mov	r5, r8
 80017ee:	b5e0      	push	{r5, r6, r7, lr}
 80017f0:	000d      	movs	r5, r1
 80017f2:	0004      	movs	r4, r0
 80017f4:	0fe8      	lsrs	r0, r5, #31
 80017f6:	4683      	mov	fp, r0
 80017f8:	0309      	lsls	r1, r1, #12
 80017fa:	0fd8      	lsrs	r0, r3, #31
 80017fc:	0b09      	lsrs	r1, r1, #12
 80017fe:	4682      	mov	sl, r0
 8001800:	4819      	ldr	r0, [pc, #100]	@ (8001868 <__eqdf2+0x84>)
 8001802:	468c      	mov	ip, r1
 8001804:	031f      	lsls	r7, r3, #12
 8001806:	0069      	lsls	r1, r5, #1
 8001808:	005e      	lsls	r6, r3, #1
 800180a:	0d49      	lsrs	r1, r1, #21
 800180c:	0b3f      	lsrs	r7, r7, #12
 800180e:	0d76      	lsrs	r6, r6, #21
 8001810:	4281      	cmp	r1, r0
 8001812:	d018      	beq.n	8001846 <__eqdf2+0x62>
 8001814:	4286      	cmp	r6, r0
 8001816:	d00f      	beq.n	8001838 <__eqdf2+0x54>
 8001818:	2001      	movs	r0, #1
 800181a:	42b1      	cmp	r1, r6
 800181c:	d10d      	bne.n	800183a <__eqdf2+0x56>
 800181e:	45bc      	cmp	ip, r7
 8001820:	d10b      	bne.n	800183a <__eqdf2+0x56>
 8001822:	4294      	cmp	r4, r2
 8001824:	d109      	bne.n	800183a <__eqdf2+0x56>
 8001826:	45d3      	cmp	fp, sl
 8001828:	d01c      	beq.n	8001864 <__eqdf2+0x80>
 800182a:	2900      	cmp	r1, #0
 800182c:	d105      	bne.n	800183a <__eqdf2+0x56>
 800182e:	4660      	mov	r0, ip
 8001830:	4320      	orrs	r0, r4
 8001832:	1e43      	subs	r3, r0, #1
 8001834:	4198      	sbcs	r0, r3
 8001836:	e000      	b.n	800183a <__eqdf2+0x56>
 8001838:	2001      	movs	r0, #1
 800183a:	bcf0      	pop	{r4, r5, r6, r7}
 800183c:	46bb      	mov	fp, r7
 800183e:	46b2      	mov	sl, r6
 8001840:	46a9      	mov	r9, r5
 8001842:	46a0      	mov	r8, r4
 8001844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001846:	2001      	movs	r0, #1
 8001848:	428e      	cmp	r6, r1
 800184a:	d1f6      	bne.n	800183a <__eqdf2+0x56>
 800184c:	4661      	mov	r1, ip
 800184e:	4339      	orrs	r1, r7
 8001850:	000f      	movs	r7, r1
 8001852:	4317      	orrs	r7, r2
 8001854:	4327      	orrs	r7, r4
 8001856:	d1f0      	bne.n	800183a <__eqdf2+0x56>
 8001858:	465b      	mov	r3, fp
 800185a:	4652      	mov	r2, sl
 800185c:	1a98      	subs	r0, r3, r2
 800185e:	1e43      	subs	r3, r0, #1
 8001860:	4198      	sbcs	r0, r3
 8001862:	e7ea      	b.n	800183a <__eqdf2+0x56>
 8001864:	2000      	movs	r0, #0
 8001866:	e7e8      	b.n	800183a <__eqdf2+0x56>
 8001868:	000007ff 	.word	0x000007ff

0800186c <__gedf2>:
 800186c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186e:	4657      	mov	r7, sl
 8001870:	464e      	mov	r6, r9
 8001872:	4645      	mov	r5, r8
 8001874:	46de      	mov	lr, fp
 8001876:	b5e0      	push	{r5, r6, r7, lr}
 8001878:	000d      	movs	r5, r1
 800187a:	030e      	lsls	r6, r1, #12
 800187c:	0049      	lsls	r1, r1, #1
 800187e:	0d49      	lsrs	r1, r1, #21
 8001880:	468a      	mov	sl, r1
 8001882:	0fdf      	lsrs	r7, r3, #31
 8001884:	0fe9      	lsrs	r1, r5, #31
 8001886:	46bc      	mov	ip, r7
 8001888:	b083      	sub	sp, #12
 800188a:	4f2f      	ldr	r7, [pc, #188]	@ (8001948 <__gedf2+0xdc>)
 800188c:	0004      	movs	r4, r0
 800188e:	4680      	mov	r8, r0
 8001890:	9101      	str	r1, [sp, #4]
 8001892:	0058      	lsls	r0, r3, #1
 8001894:	0319      	lsls	r1, r3, #12
 8001896:	4691      	mov	r9, r2
 8001898:	0b36      	lsrs	r6, r6, #12
 800189a:	0b09      	lsrs	r1, r1, #12
 800189c:	0d40      	lsrs	r0, r0, #21
 800189e:	45ba      	cmp	sl, r7
 80018a0:	d01d      	beq.n	80018de <__gedf2+0x72>
 80018a2:	42b8      	cmp	r0, r7
 80018a4:	d00d      	beq.n	80018c2 <__gedf2+0x56>
 80018a6:	4657      	mov	r7, sl
 80018a8:	2f00      	cmp	r7, #0
 80018aa:	d12a      	bne.n	8001902 <__gedf2+0x96>
 80018ac:	4334      	orrs	r4, r6
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d124      	bne.n	80018fc <__gedf2+0x90>
 80018b2:	430a      	orrs	r2, r1
 80018b4:	d036      	beq.n	8001924 <__gedf2+0xb8>
 80018b6:	2c00      	cmp	r4, #0
 80018b8:	d141      	bne.n	800193e <__gedf2+0xd2>
 80018ba:	4663      	mov	r3, ip
 80018bc:	0058      	lsls	r0, r3, #1
 80018be:	3801      	subs	r0, #1
 80018c0:	e015      	b.n	80018ee <__gedf2+0x82>
 80018c2:	4311      	orrs	r1, r2
 80018c4:	d138      	bne.n	8001938 <__gedf2+0xcc>
 80018c6:	4653      	mov	r3, sl
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <__gedf2+0x64>
 80018cc:	4326      	orrs	r6, r4
 80018ce:	d0f4      	beq.n	80018ba <__gedf2+0x4e>
 80018d0:	9b01      	ldr	r3, [sp, #4]
 80018d2:	4563      	cmp	r3, ip
 80018d4:	d107      	bne.n	80018e6 <__gedf2+0x7a>
 80018d6:	9b01      	ldr	r3, [sp, #4]
 80018d8:	0058      	lsls	r0, r3, #1
 80018da:	3801      	subs	r0, #1
 80018dc:	e007      	b.n	80018ee <__gedf2+0x82>
 80018de:	4326      	orrs	r6, r4
 80018e0:	d12a      	bne.n	8001938 <__gedf2+0xcc>
 80018e2:	4550      	cmp	r0, sl
 80018e4:	d021      	beq.n	800192a <__gedf2+0xbe>
 80018e6:	2001      	movs	r0, #1
 80018e8:	9b01      	ldr	r3, [sp, #4]
 80018ea:	425f      	negs	r7, r3
 80018ec:	4338      	orrs	r0, r7
 80018ee:	b003      	add	sp, #12
 80018f0:	bcf0      	pop	{r4, r5, r6, r7}
 80018f2:	46bb      	mov	fp, r7
 80018f4:	46b2      	mov	sl, r6
 80018f6:	46a9      	mov	r9, r5
 80018f8:	46a0      	mov	r8, r4
 80018fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018fc:	2c00      	cmp	r4, #0
 80018fe:	d0dc      	beq.n	80018ba <__gedf2+0x4e>
 8001900:	e7e6      	b.n	80018d0 <__gedf2+0x64>
 8001902:	2800      	cmp	r0, #0
 8001904:	d0ef      	beq.n	80018e6 <__gedf2+0x7a>
 8001906:	9b01      	ldr	r3, [sp, #4]
 8001908:	4563      	cmp	r3, ip
 800190a:	d1ec      	bne.n	80018e6 <__gedf2+0x7a>
 800190c:	4582      	cmp	sl, r0
 800190e:	dcea      	bgt.n	80018e6 <__gedf2+0x7a>
 8001910:	dbe1      	blt.n	80018d6 <__gedf2+0x6a>
 8001912:	428e      	cmp	r6, r1
 8001914:	d8e7      	bhi.n	80018e6 <__gedf2+0x7a>
 8001916:	d1de      	bne.n	80018d6 <__gedf2+0x6a>
 8001918:	45c8      	cmp	r8, r9
 800191a:	d8e4      	bhi.n	80018e6 <__gedf2+0x7a>
 800191c:	2000      	movs	r0, #0
 800191e:	45c8      	cmp	r8, r9
 8001920:	d2e5      	bcs.n	80018ee <__gedf2+0x82>
 8001922:	e7d8      	b.n	80018d6 <__gedf2+0x6a>
 8001924:	2c00      	cmp	r4, #0
 8001926:	d0e2      	beq.n	80018ee <__gedf2+0x82>
 8001928:	e7dd      	b.n	80018e6 <__gedf2+0x7a>
 800192a:	4311      	orrs	r1, r2
 800192c:	d104      	bne.n	8001938 <__gedf2+0xcc>
 800192e:	9b01      	ldr	r3, [sp, #4]
 8001930:	4563      	cmp	r3, ip
 8001932:	d1d8      	bne.n	80018e6 <__gedf2+0x7a>
 8001934:	2000      	movs	r0, #0
 8001936:	e7da      	b.n	80018ee <__gedf2+0x82>
 8001938:	2002      	movs	r0, #2
 800193a:	4240      	negs	r0, r0
 800193c:	e7d7      	b.n	80018ee <__gedf2+0x82>
 800193e:	9b01      	ldr	r3, [sp, #4]
 8001940:	4563      	cmp	r3, ip
 8001942:	d0e6      	beq.n	8001912 <__gedf2+0xa6>
 8001944:	e7cf      	b.n	80018e6 <__gedf2+0x7a>
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	000007ff 	.word	0x000007ff

0800194c <__ledf2>:
 800194c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194e:	4657      	mov	r7, sl
 8001950:	464e      	mov	r6, r9
 8001952:	4645      	mov	r5, r8
 8001954:	46de      	mov	lr, fp
 8001956:	b5e0      	push	{r5, r6, r7, lr}
 8001958:	000d      	movs	r5, r1
 800195a:	030e      	lsls	r6, r1, #12
 800195c:	0049      	lsls	r1, r1, #1
 800195e:	0d49      	lsrs	r1, r1, #21
 8001960:	468a      	mov	sl, r1
 8001962:	0fdf      	lsrs	r7, r3, #31
 8001964:	0fe9      	lsrs	r1, r5, #31
 8001966:	46bc      	mov	ip, r7
 8001968:	b083      	sub	sp, #12
 800196a:	4f2e      	ldr	r7, [pc, #184]	@ (8001a24 <__ledf2+0xd8>)
 800196c:	0004      	movs	r4, r0
 800196e:	4680      	mov	r8, r0
 8001970:	9101      	str	r1, [sp, #4]
 8001972:	0058      	lsls	r0, r3, #1
 8001974:	0319      	lsls	r1, r3, #12
 8001976:	4691      	mov	r9, r2
 8001978:	0b36      	lsrs	r6, r6, #12
 800197a:	0b09      	lsrs	r1, r1, #12
 800197c:	0d40      	lsrs	r0, r0, #21
 800197e:	45ba      	cmp	sl, r7
 8001980:	d01e      	beq.n	80019c0 <__ledf2+0x74>
 8001982:	42b8      	cmp	r0, r7
 8001984:	d00d      	beq.n	80019a2 <__ledf2+0x56>
 8001986:	4657      	mov	r7, sl
 8001988:	2f00      	cmp	r7, #0
 800198a:	d127      	bne.n	80019dc <__ledf2+0x90>
 800198c:	4334      	orrs	r4, r6
 800198e:	2800      	cmp	r0, #0
 8001990:	d133      	bne.n	80019fa <__ledf2+0xae>
 8001992:	430a      	orrs	r2, r1
 8001994:	d034      	beq.n	8001a00 <__ledf2+0xb4>
 8001996:	2c00      	cmp	r4, #0
 8001998:	d140      	bne.n	8001a1c <__ledf2+0xd0>
 800199a:	4663      	mov	r3, ip
 800199c:	0058      	lsls	r0, r3, #1
 800199e:	3801      	subs	r0, #1
 80019a0:	e015      	b.n	80019ce <__ledf2+0x82>
 80019a2:	4311      	orrs	r1, r2
 80019a4:	d112      	bne.n	80019cc <__ledf2+0x80>
 80019a6:	4653      	mov	r3, sl
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <__ledf2+0x64>
 80019ac:	4326      	orrs	r6, r4
 80019ae:	d0f4      	beq.n	800199a <__ledf2+0x4e>
 80019b0:	9b01      	ldr	r3, [sp, #4]
 80019b2:	4563      	cmp	r3, ip
 80019b4:	d01d      	beq.n	80019f2 <__ledf2+0xa6>
 80019b6:	2001      	movs	r0, #1
 80019b8:	9b01      	ldr	r3, [sp, #4]
 80019ba:	425f      	negs	r7, r3
 80019bc:	4338      	orrs	r0, r7
 80019be:	e006      	b.n	80019ce <__ledf2+0x82>
 80019c0:	4326      	orrs	r6, r4
 80019c2:	d103      	bne.n	80019cc <__ledf2+0x80>
 80019c4:	4550      	cmp	r0, sl
 80019c6:	d1f6      	bne.n	80019b6 <__ledf2+0x6a>
 80019c8:	4311      	orrs	r1, r2
 80019ca:	d01c      	beq.n	8001a06 <__ledf2+0xba>
 80019cc:	2002      	movs	r0, #2
 80019ce:	b003      	add	sp, #12
 80019d0:	bcf0      	pop	{r4, r5, r6, r7}
 80019d2:	46bb      	mov	fp, r7
 80019d4:	46b2      	mov	sl, r6
 80019d6:	46a9      	mov	r9, r5
 80019d8:	46a0      	mov	r8, r4
 80019da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019dc:	2800      	cmp	r0, #0
 80019de:	d0ea      	beq.n	80019b6 <__ledf2+0x6a>
 80019e0:	9b01      	ldr	r3, [sp, #4]
 80019e2:	4563      	cmp	r3, ip
 80019e4:	d1e7      	bne.n	80019b6 <__ledf2+0x6a>
 80019e6:	4582      	cmp	sl, r0
 80019e8:	dce5      	bgt.n	80019b6 <__ledf2+0x6a>
 80019ea:	db02      	blt.n	80019f2 <__ledf2+0xa6>
 80019ec:	428e      	cmp	r6, r1
 80019ee:	d8e2      	bhi.n	80019b6 <__ledf2+0x6a>
 80019f0:	d00e      	beq.n	8001a10 <__ledf2+0xc4>
 80019f2:	9b01      	ldr	r3, [sp, #4]
 80019f4:	0058      	lsls	r0, r3, #1
 80019f6:	3801      	subs	r0, #1
 80019f8:	e7e9      	b.n	80019ce <__ledf2+0x82>
 80019fa:	2c00      	cmp	r4, #0
 80019fc:	d0cd      	beq.n	800199a <__ledf2+0x4e>
 80019fe:	e7d7      	b.n	80019b0 <__ledf2+0x64>
 8001a00:	2c00      	cmp	r4, #0
 8001a02:	d0e4      	beq.n	80019ce <__ledf2+0x82>
 8001a04:	e7d7      	b.n	80019b6 <__ledf2+0x6a>
 8001a06:	9b01      	ldr	r3, [sp, #4]
 8001a08:	2000      	movs	r0, #0
 8001a0a:	4563      	cmp	r3, ip
 8001a0c:	d0df      	beq.n	80019ce <__ledf2+0x82>
 8001a0e:	e7d2      	b.n	80019b6 <__ledf2+0x6a>
 8001a10:	45c8      	cmp	r8, r9
 8001a12:	d8d0      	bhi.n	80019b6 <__ledf2+0x6a>
 8001a14:	2000      	movs	r0, #0
 8001a16:	45c8      	cmp	r8, r9
 8001a18:	d2d9      	bcs.n	80019ce <__ledf2+0x82>
 8001a1a:	e7ea      	b.n	80019f2 <__ledf2+0xa6>
 8001a1c:	9b01      	ldr	r3, [sp, #4]
 8001a1e:	4563      	cmp	r3, ip
 8001a20:	d0e4      	beq.n	80019ec <__ledf2+0xa0>
 8001a22:	e7c8      	b.n	80019b6 <__ledf2+0x6a>
 8001a24:	000007ff 	.word	0x000007ff

08001a28 <__aeabi_dmul>:
 8001a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2a:	4657      	mov	r7, sl
 8001a2c:	464e      	mov	r6, r9
 8001a2e:	46de      	mov	lr, fp
 8001a30:	4645      	mov	r5, r8
 8001a32:	b5e0      	push	{r5, r6, r7, lr}
 8001a34:	001f      	movs	r7, r3
 8001a36:	030b      	lsls	r3, r1, #12
 8001a38:	0b1b      	lsrs	r3, r3, #12
 8001a3a:	0016      	movs	r6, r2
 8001a3c:	469a      	mov	sl, r3
 8001a3e:	0fca      	lsrs	r2, r1, #31
 8001a40:	004b      	lsls	r3, r1, #1
 8001a42:	0004      	movs	r4, r0
 8001a44:	4691      	mov	r9, r2
 8001a46:	b085      	sub	sp, #20
 8001a48:	0d5b      	lsrs	r3, r3, #21
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dmul+0x26>
 8001a4c:	e1cf      	b.n	8001dee <__aeabi_dmul+0x3c6>
 8001a4e:	4acd      	ldr	r2, [pc, #820]	@ (8001d84 <__aeabi_dmul+0x35c>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d055      	beq.n	8001b00 <__aeabi_dmul+0xd8>
 8001a54:	4651      	mov	r1, sl
 8001a56:	0f42      	lsrs	r2, r0, #29
 8001a58:	00c9      	lsls	r1, r1, #3
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	2180      	movs	r1, #128	@ 0x80
 8001a5e:	0409      	lsls	r1, r1, #16
 8001a60:	4311      	orrs	r1, r2
 8001a62:	00c2      	lsls	r2, r0, #3
 8001a64:	4690      	mov	r8, r2
 8001a66:	4ac8      	ldr	r2, [pc, #800]	@ (8001d88 <__aeabi_dmul+0x360>)
 8001a68:	468a      	mov	sl, r1
 8001a6a:	4693      	mov	fp, r2
 8001a6c:	449b      	add	fp, r3
 8001a6e:	2300      	movs	r3, #0
 8001a70:	2500      	movs	r5, #0
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	033c      	lsls	r4, r7, #12
 8001a76:	007b      	lsls	r3, r7, #1
 8001a78:	0ffa      	lsrs	r2, r7, #31
 8001a7a:	9601      	str	r6, [sp, #4]
 8001a7c:	0b24      	lsrs	r4, r4, #12
 8001a7e:	0d5b      	lsrs	r3, r3, #21
 8001a80:	9200      	str	r2, [sp, #0]
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dmul+0x5e>
 8001a84:	e188      	b.n	8001d98 <__aeabi_dmul+0x370>
 8001a86:	4abf      	ldr	r2, [pc, #764]	@ (8001d84 <__aeabi_dmul+0x35c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dmul+0x66>
 8001a8c:	e092      	b.n	8001bb4 <__aeabi_dmul+0x18c>
 8001a8e:	4abe      	ldr	r2, [pc, #760]	@ (8001d88 <__aeabi_dmul+0x360>)
 8001a90:	4694      	mov	ip, r2
 8001a92:	4463      	add	r3, ip
 8001a94:	449b      	add	fp, r3
 8001a96:	2d0a      	cmp	r5, #10
 8001a98:	dc42      	bgt.n	8001b20 <__aeabi_dmul+0xf8>
 8001a9a:	00e4      	lsls	r4, r4, #3
 8001a9c:	0f73      	lsrs	r3, r6, #29
 8001a9e:	4323      	orrs	r3, r4
 8001aa0:	2480      	movs	r4, #128	@ 0x80
 8001aa2:	4649      	mov	r1, r9
 8001aa4:	0424      	lsls	r4, r4, #16
 8001aa6:	431c      	orrs	r4, r3
 8001aa8:	00f3      	lsls	r3, r6, #3
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	9b00      	ldr	r3, [sp, #0]
 8001aae:	2000      	movs	r0, #0
 8001ab0:	4059      	eors	r1, r3
 8001ab2:	b2cb      	uxtb	r3, r1
 8001ab4:	9303      	str	r3, [sp, #12]
 8001ab6:	2d02      	cmp	r5, #2
 8001ab8:	dc00      	bgt.n	8001abc <__aeabi_dmul+0x94>
 8001aba:	e094      	b.n	8001be6 <__aeabi_dmul+0x1be>
 8001abc:	2301      	movs	r3, #1
 8001abe:	40ab      	lsls	r3, r5
 8001ac0:	001d      	movs	r5, r3
 8001ac2:	23a6      	movs	r3, #166	@ 0xa6
 8001ac4:	002a      	movs	r2, r5
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	401a      	ands	r2, r3
 8001aca:	421d      	tst	r5, r3
 8001acc:	d000      	beq.n	8001ad0 <__aeabi_dmul+0xa8>
 8001ace:	e229      	b.n	8001f24 <__aeabi_dmul+0x4fc>
 8001ad0:	2390      	movs	r3, #144	@ 0x90
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	421d      	tst	r5, r3
 8001ad6:	d100      	bne.n	8001ada <__aeabi_dmul+0xb2>
 8001ad8:	e24d      	b.n	8001f76 <__aeabi_dmul+0x54e>
 8001ada:	2300      	movs	r3, #0
 8001adc:	2480      	movs	r4, #128	@ 0x80
 8001ade:	4699      	mov	r9, r3
 8001ae0:	0324      	lsls	r4, r4, #12
 8001ae2:	4ba8      	ldr	r3, [pc, #672]	@ (8001d84 <__aeabi_dmul+0x35c>)
 8001ae4:	0010      	movs	r0, r2
 8001ae6:	464a      	mov	r2, r9
 8001ae8:	051b      	lsls	r3, r3, #20
 8001aea:	4323      	orrs	r3, r4
 8001aec:	07d2      	lsls	r2, r2, #31
 8001aee:	4313      	orrs	r3, r2
 8001af0:	0019      	movs	r1, r3
 8001af2:	b005      	add	sp, #20
 8001af4:	bcf0      	pop	{r4, r5, r6, r7}
 8001af6:	46bb      	mov	fp, r7
 8001af8:	46b2      	mov	sl, r6
 8001afa:	46a9      	mov	r9, r5
 8001afc:	46a0      	mov	r8, r4
 8001afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b00:	4652      	mov	r2, sl
 8001b02:	4302      	orrs	r2, r0
 8001b04:	4690      	mov	r8, r2
 8001b06:	d000      	beq.n	8001b0a <__aeabi_dmul+0xe2>
 8001b08:	e1ac      	b.n	8001e64 <__aeabi_dmul+0x43c>
 8001b0a:	469b      	mov	fp, r3
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	4692      	mov	sl, r2
 8001b10:	2508      	movs	r5, #8
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	e7ae      	b.n	8001a74 <__aeabi_dmul+0x4c>
 8001b16:	9b00      	ldr	r3, [sp, #0]
 8001b18:	46a2      	mov	sl, r4
 8001b1a:	4699      	mov	r9, r3
 8001b1c:	9b01      	ldr	r3, [sp, #4]
 8001b1e:	4698      	mov	r8, r3
 8001b20:	9b02      	ldr	r3, [sp, #8]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dmul+0x100>
 8001b26:	e1ca      	b.n	8001ebe <__aeabi_dmul+0x496>
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dmul+0x106>
 8001b2c:	e192      	b.n	8001e54 <__aeabi_dmul+0x42c>
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d110      	bne.n	8001b54 <__aeabi_dmul+0x12c>
 8001b32:	2300      	movs	r3, #0
 8001b34:	2400      	movs	r4, #0
 8001b36:	2200      	movs	r2, #0
 8001b38:	e7d4      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	087b      	lsrs	r3, r7, #1
 8001b3e:	403a      	ands	r2, r7
 8001b40:	4313      	orrs	r3, r2
 8001b42:	4652      	mov	r2, sl
 8001b44:	07d2      	lsls	r2, r2, #31
 8001b46:	4313      	orrs	r3, r2
 8001b48:	4698      	mov	r8, r3
 8001b4a:	4653      	mov	r3, sl
 8001b4c:	085b      	lsrs	r3, r3, #1
 8001b4e:	469a      	mov	sl, r3
 8001b50:	9b03      	ldr	r3, [sp, #12]
 8001b52:	4699      	mov	r9, r3
 8001b54:	465b      	mov	r3, fp
 8001b56:	1c58      	adds	r0, r3, #1
 8001b58:	2380      	movs	r3, #128	@ 0x80
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	445b      	add	r3, fp
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	dc00      	bgt.n	8001b64 <__aeabi_dmul+0x13c>
 8001b62:	e1b1      	b.n	8001ec8 <__aeabi_dmul+0x4a0>
 8001b64:	4642      	mov	r2, r8
 8001b66:	0752      	lsls	r2, r2, #29
 8001b68:	d00b      	beq.n	8001b82 <__aeabi_dmul+0x15a>
 8001b6a:	220f      	movs	r2, #15
 8001b6c:	4641      	mov	r1, r8
 8001b6e:	400a      	ands	r2, r1
 8001b70:	2a04      	cmp	r2, #4
 8001b72:	d006      	beq.n	8001b82 <__aeabi_dmul+0x15a>
 8001b74:	4642      	mov	r2, r8
 8001b76:	1d11      	adds	r1, r2, #4
 8001b78:	4541      	cmp	r1, r8
 8001b7a:	4192      	sbcs	r2, r2
 8001b7c:	4688      	mov	r8, r1
 8001b7e:	4252      	negs	r2, r2
 8001b80:	4492      	add	sl, r2
 8001b82:	4652      	mov	r2, sl
 8001b84:	01d2      	lsls	r2, r2, #7
 8001b86:	d506      	bpl.n	8001b96 <__aeabi_dmul+0x16e>
 8001b88:	4652      	mov	r2, sl
 8001b8a:	4b80      	ldr	r3, [pc, #512]	@ (8001d8c <__aeabi_dmul+0x364>)
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	2380      	movs	r3, #128	@ 0x80
 8001b90:	4692      	mov	sl, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	18c3      	adds	r3, r0, r3
 8001b96:	4a7e      	ldr	r2, [pc, #504]	@ (8001d90 <__aeabi_dmul+0x368>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	dd00      	ble.n	8001b9e <__aeabi_dmul+0x176>
 8001b9c:	e18f      	b.n	8001ebe <__aeabi_dmul+0x496>
 8001b9e:	4642      	mov	r2, r8
 8001ba0:	08d1      	lsrs	r1, r2, #3
 8001ba2:	4652      	mov	r2, sl
 8001ba4:	0752      	lsls	r2, r2, #29
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	4651      	mov	r1, sl
 8001baa:	055b      	lsls	r3, r3, #21
 8001bac:	024c      	lsls	r4, r1, #9
 8001bae:	0b24      	lsrs	r4, r4, #12
 8001bb0:	0d5b      	lsrs	r3, r3, #21
 8001bb2:	e797      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001bb4:	4b73      	ldr	r3, [pc, #460]	@ (8001d84 <__aeabi_dmul+0x35c>)
 8001bb6:	4326      	orrs	r6, r4
 8001bb8:	469c      	mov	ip, r3
 8001bba:	44e3      	add	fp, ip
 8001bbc:	2e00      	cmp	r6, #0
 8001bbe:	d100      	bne.n	8001bc2 <__aeabi_dmul+0x19a>
 8001bc0:	e16f      	b.n	8001ea2 <__aeabi_dmul+0x47a>
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	4649      	mov	r1, r9
 8001bc6:	431d      	orrs	r5, r3
 8001bc8:	9b00      	ldr	r3, [sp, #0]
 8001bca:	4059      	eors	r1, r3
 8001bcc:	b2cb      	uxtb	r3, r1
 8001bce:	9303      	str	r3, [sp, #12]
 8001bd0:	2d0a      	cmp	r5, #10
 8001bd2:	dd00      	ble.n	8001bd6 <__aeabi_dmul+0x1ae>
 8001bd4:	e133      	b.n	8001e3e <__aeabi_dmul+0x416>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	40ab      	lsls	r3, r5
 8001bda:	001d      	movs	r5, r3
 8001bdc:	2303      	movs	r3, #3
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2288      	movs	r2, #136	@ 0x88
 8001be2:	422a      	tst	r2, r5
 8001be4:	d197      	bne.n	8001b16 <__aeabi_dmul+0xee>
 8001be6:	4642      	mov	r2, r8
 8001be8:	4643      	mov	r3, r8
 8001bea:	0412      	lsls	r2, r2, #16
 8001bec:	0c12      	lsrs	r2, r2, #16
 8001bee:	0016      	movs	r6, r2
 8001bf0:	9801      	ldr	r0, [sp, #4]
 8001bf2:	0c1d      	lsrs	r5, r3, #16
 8001bf4:	0c03      	lsrs	r3, r0, #16
 8001bf6:	0400      	lsls	r0, r0, #16
 8001bf8:	0c00      	lsrs	r0, r0, #16
 8001bfa:	4346      	muls	r6, r0
 8001bfc:	46b4      	mov	ip, r6
 8001bfe:	001e      	movs	r6, r3
 8001c00:	436e      	muls	r6, r5
 8001c02:	9600      	str	r6, [sp, #0]
 8001c04:	0016      	movs	r6, r2
 8001c06:	0007      	movs	r7, r0
 8001c08:	435e      	muls	r6, r3
 8001c0a:	4661      	mov	r1, ip
 8001c0c:	46b0      	mov	r8, r6
 8001c0e:	436f      	muls	r7, r5
 8001c10:	0c0e      	lsrs	r6, r1, #16
 8001c12:	44b8      	add	r8, r7
 8001c14:	4446      	add	r6, r8
 8001c16:	42b7      	cmp	r7, r6
 8001c18:	d905      	bls.n	8001c26 <__aeabi_dmul+0x1fe>
 8001c1a:	2180      	movs	r1, #128	@ 0x80
 8001c1c:	0249      	lsls	r1, r1, #9
 8001c1e:	4688      	mov	r8, r1
 8001c20:	9f00      	ldr	r7, [sp, #0]
 8001c22:	4447      	add	r7, r8
 8001c24:	9700      	str	r7, [sp, #0]
 8001c26:	4661      	mov	r1, ip
 8001c28:	0409      	lsls	r1, r1, #16
 8001c2a:	0c09      	lsrs	r1, r1, #16
 8001c2c:	0c37      	lsrs	r7, r6, #16
 8001c2e:	0436      	lsls	r6, r6, #16
 8001c30:	468c      	mov	ip, r1
 8001c32:	0031      	movs	r1, r6
 8001c34:	4461      	add	r1, ip
 8001c36:	9101      	str	r1, [sp, #4]
 8001c38:	0011      	movs	r1, r2
 8001c3a:	0c26      	lsrs	r6, r4, #16
 8001c3c:	0424      	lsls	r4, r4, #16
 8001c3e:	0c24      	lsrs	r4, r4, #16
 8001c40:	4361      	muls	r1, r4
 8001c42:	468c      	mov	ip, r1
 8001c44:	0021      	movs	r1, r4
 8001c46:	4369      	muls	r1, r5
 8001c48:	4689      	mov	r9, r1
 8001c4a:	4661      	mov	r1, ip
 8001c4c:	0c09      	lsrs	r1, r1, #16
 8001c4e:	4688      	mov	r8, r1
 8001c50:	4372      	muls	r2, r6
 8001c52:	444a      	add	r2, r9
 8001c54:	4442      	add	r2, r8
 8001c56:	4375      	muls	r5, r6
 8001c58:	4591      	cmp	r9, r2
 8001c5a:	d903      	bls.n	8001c64 <__aeabi_dmul+0x23c>
 8001c5c:	2180      	movs	r1, #128	@ 0x80
 8001c5e:	0249      	lsls	r1, r1, #9
 8001c60:	4688      	mov	r8, r1
 8001c62:	4445      	add	r5, r8
 8001c64:	0c11      	lsrs	r1, r2, #16
 8001c66:	4688      	mov	r8, r1
 8001c68:	4661      	mov	r1, ip
 8001c6a:	0409      	lsls	r1, r1, #16
 8001c6c:	0c09      	lsrs	r1, r1, #16
 8001c6e:	468c      	mov	ip, r1
 8001c70:	0412      	lsls	r2, r2, #16
 8001c72:	4462      	add	r2, ip
 8001c74:	18b9      	adds	r1, r7, r2
 8001c76:	9102      	str	r1, [sp, #8]
 8001c78:	4651      	mov	r1, sl
 8001c7a:	0c09      	lsrs	r1, r1, #16
 8001c7c:	468c      	mov	ip, r1
 8001c7e:	4651      	mov	r1, sl
 8001c80:	040f      	lsls	r7, r1, #16
 8001c82:	0c3f      	lsrs	r7, r7, #16
 8001c84:	0039      	movs	r1, r7
 8001c86:	4341      	muls	r1, r0
 8001c88:	4445      	add	r5, r8
 8001c8a:	4688      	mov	r8, r1
 8001c8c:	4661      	mov	r1, ip
 8001c8e:	4341      	muls	r1, r0
 8001c90:	468a      	mov	sl, r1
 8001c92:	4641      	mov	r1, r8
 8001c94:	4660      	mov	r0, ip
 8001c96:	0c09      	lsrs	r1, r1, #16
 8001c98:	4689      	mov	r9, r1
 8001c9a:	4358      	muls	r0, r3
 8001c9c:	437b      	muls	r3, r7
 8001c9e:	4453      	add	r3, sl
 8001ca0:	444b      	add	r3, r9
 8001ca2:	459a      	cmp	sl, r3
 8001ca4:	d903      	bls.n	8001cae <__aeabi_dmul+0x286>
 8001ca6:	2180      	movs	r1, #128	@ 0x80
 8001ca8:	0249      	lsls	r1, r1, #9
 8001caa:	4689      	mov	r9, r1
 8001cac:	4448      	add	r0, r9
 8001cae:	0c19      	lsrs	r1, r3, #16
 8001cb0:	4689      	mov	r9, r1
 8001cb2:	4641      	mov	r1, r8
 8001cb4:	0409      	lsls	r1, r1, #16
 8001cb6:	0c09      	lsrs	r1, r1, #16
 8001cb8:	4688      	mov	r8, r1
 8001cba:	0039      	movs	r1, r7
 8001cbc:	4361      	muls	r1, r4
 8001cbe:	041b      	lsls	r3, r3, #16
 8001cc0:	4443      	add	r3, r8
 8001cc2:	4688      	mov	r8, r1
 8001cc4:	4661      	mov	r1, ip
 8001cc6:	434c      	muls	r4, r1
 8001cc8:	4371      	muls	r1, r6
 8001cca:	468c      	mov	ip, r1
 8001ccc:	4641      	mov	r1, r8
 8001cce:	4377      	muls	r7, r6
 8001cd0:	0c0e      	lsrs	r6, r1, #16
 8001cd2:	193f      	adds	r7, r7, r4
 8001cd4:	19f6      	adds	r6, r6, r7
 8001cd6:	4448      	add	r0, r9
 8001cd8:	42b4      	cmp	r4, r6
 8001cda:	d903      	bls.n	8001ce4 <__aeabi_dmul+0x2bc>
 8001cdc:	2180      	movs	r1, #128	@ 0x80
 8001cde:	0249      	lsls	r1, r1, #9
 8001ce0:	4689      	mov	r9, r1
 8001ce2:	44cc      	add	ip, r9
 8001ce4:	9902      	ldr	r1, [sp, #8]
 8001ce6:	9f00      	ldr	r7, [sp, #0]
 8001ce8:	4689      	mov	r9, r1
 8001cea:	0431      	lsls	r1, r6, #16
 8001cec:	444f      	add	r7, r9
 8001cee:	4689      	mov	r9, r1
 8001cf0:	4641      	mov	r1, r8
 8001cf2:	4297      	cmp	r7, r2
 8001cf4:	4192      	sbcs	r2, r2
 8001cf6:	040c      	lsls	r4, r1, #16
 8001cf8:	0c24      	lsrs	r4, r4, #16
 8001cfa:	444c      	add	r4, r9
 8001cfc:	18ff      	adds	r7, r7, r3
 8001cfe:	4252      	negs	r2, r2
 8001d00:	1964      	adds	r4, r4, r5
 8001d02:	18a1      	adds	r1, r4, r2
 8001d04:	429f      	cmp	r7, r3
 8001d06:	419b      	sbcs	r3, r3
 8001d08:	4688      	mov	r8, r1
 8001d0a:	4682      	mov	sl, r0
 8001d0c:	425b      	negs	r3, r3
 8001d0e:	4699      	mov	r9, r3
 8001d10:	4590      	cmp	r8, r2
 8001d12:	4192      	sbcs	r2, r2
 8001d14:	42ac      	cmp	r4, r5
 8001d16:	41a4      	sbcs	r4, r4
 8001d18:	44c2      	add	sl, r8
 8001d1a:	44d1      	add	r9, sl
 8001d1c:	4252      	negs	r2, r2
 8001d1e:	4264      	negs	r4, r4
 8001d20:	4314      	orrs	r4, r2
 8001d22:	4599      	cmp	r9, r3
 8001d24:	419b      	sbcs	r3, r3
 8001d26:	4582      	cmp	sl, r0
 8001d28:	4192      	sbcs	r2, r2
 8001d2a:	425b      	negs	r3, r3
 8001d2c:	4252      	negs	r2, r2
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	464a      	mov	r2, r9
 8001d32:	0c36      	lsrs	r6, r6, #16
 8001d34:	19a4      	adds	r4, r4, r6
 8001d36:	18e3      	adds	r3, r4, r3
 8001d38:	4463      	add	r3, ip
 8001d3a:	025b      	lsls	r3, r3, #9
 8001d3c:	0dd2      	lsrs	r2, r2, #23
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	9901      	ldr	r1, [sp, #4]
 8001d42:	4692      	mov	sl, r2
 8001d44:	027a      	lsls	r2, r7, #9
 8001d46:	430a      	orrs	r2, r1
 8001d48:	1e50      	subs	r0, r2, #1
 8001d4a:	4182      	sbcs	r2, r0
 8001d4c:	0dff      	lsrs	r7, r7, #23
 8001d4e:	4317      	orrs	r7, r2
 8001d50:	464a      	mov	r2, r9
 8001d52:	0252      	lsls	r2, r2, #9
 8001d54:	4317      	orrs	r7, r2
 8001d56:	46b8      	mov	r8, r7
 8001d58:	01db      	lsls	r3, r3, #7
 8001d5a:	d500      	bpl.n	8001d5e <__aeabi_dmul+0x336>
 8001d5c:	e6ed      	b.n	8001b3a <__aeabi_dmul+0x112>
 8001d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <__aeabi_dmul+0x36c>)
 8001d60:	9a03      	ldr	r2, [sp, #12]
 8001d62:	445b      	add	r3, fp
 8001d64:	4691      	mov	r9, r2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	dc00      	bgt.n	8001d6c <__aeabi_dmul+0x344>
 8001d6a:	e0ac      	b.n	8001ec6 <__aeabi_dmul+0x49e>
 8001d6c:	003a      	movs	r2, r7
 8001d6e:	0752      	lsls	r2, r2, #29
 8001d70:	d100      	bne.n	8001d74 <__aeabi_dmul+0x34c>
 8001d72:	e710      	b.n	8001b96 <__aeabi_dmul+0x16e>
 8001d74:	220f      	movs	r2, #15
 8001d76:	4658      	mov	r0, fp
 8001d78:	403a      	ands	r2, r7
 8001d7a:	2a04      	cmp	r2, #4
 8001d7c:	d000      	beq.n	8001d80 <__aeabi_dmul+0x358>
 8001d7e:	e6f9      	b.n	8001b74 <__aeabi_dmul+0x14c>
 8001d80:	e709      	b.n	8001b96 <__aeabi_dmul+0x16e>
 8001d82:	46c0      	nop			@ (mov r8, r8)
 8001d84:	000007ff 	.word	0x000007ff
 8001d88:	fffffc01 	.word	0xfffffc01
 8001d8c:	feffffff 	.word	0xfeffffff
 8001d90:	000007fe 	.word	0x000007fe
 8001d94:	000003ff 	.word	0x000003ff
 8001d98:	0022      	movs	r2, r4
 8001d9a:	4332      	orrs	r2, r6
 8001d9c:	d06f      	beq.n	8001e7e <__aeabi_dmul+0x456>
 8001d9e:	2c00      	cmp	r4, #0
 8001da0:	d100      	bne.n	8001da4 <__aeabi_dmul+0x37c>
 8001da2:	e0c2      	b.n	8001f2a <__aeabi_dmul+0x502>
 8001da4:	0020      	movs	r0, r4
 8001da6:	f000 fe27 	bl	80029f8 <__clzsi2>
 8001daa:	0002      	movs	r2, r0
 8001dac:	0003      	movs	r3, r0
 8001dae:	3a0b      	subs	r2, #11
 8001db0:	201d      	movs	r0, #29
 8001db2:	1a82      	subs	r2, r0, r2
 8001db4:	0030      	movs	r0, r6
 8001db6:	0019      	movs	r1, r3
 8001db8:	40d0      	lsrs	r0, r2
 8001dba:	3908      	subs	r1, #8
 8001dbc:	408c      	lsls	r4, r1
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	4322      	orrs	r2, r4
 8001dc2:	0034      	movs	r4, r6
 8001dc4:	408c      	lsls	r4, r1
 8001dc6:	4659      	mov	r1, fp
 8001dc8:	1acb      	subs	r3, r1, r3
 8001dca:	4986      	ldr	r1, [pc, #536]	@ (8001fe4 <__aeabi_dmul+0x5bc>)
 8001dcc:	468b      	mov	fp, r1
 8001dce:	449b      	add	fp, r3
 8001dd0:	2d0a      	cmp	r5, #10
 8001dd2:	dd00      	ble.n	8001dd6 <__aeabi_dmul+0x3ae>
 8001dd4:	e6a4      	b.n	8001b20 <__aeabi_dmul+0xf8>
 8001dd6:	4649      	mov	r1, r9
 8001dd8:	9b00      	ldr	r3, [sp, #0]
 8001dda:	9401      	str	r4, [sp, #4]
 8001ddc:	4059      	eors	r1, r3
 8001dde:	b2cb      	uxtb	r3, r1
 8001de0:	0014      	movs	r4, r2
 8001de2:	2000      	movs	r0, #0
 8001de4:	9303      	str	r3, [sp, #12]
 8001de6:	2d02      	cmp	r5, #2
 8001de8:	dd00      	ble.n	8001dec <__aeabi_dmul+0x3c4>
 8001dea:	e667      	b.n	8001abc <__aeabi_dmul+0x94>
 8001dec:	e6fb      	b.n	8001be6 <__aeabi_dmul+0x1be>
 8001dee:	4653      	mov	r3, sl
 8001df0:	4303      	orrs	r3, r0
 8001df2:	4698      	mov	r8, r3
 8001df4:	d03c      	beq.n	8001e70 <__aeabi_dmul+0x448>
 8001df6:	4653      	mov	r3, sl
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d100      	bne.n	8001dfe <__aeabi_dmul+0x3d6>
 8001dfc:	e0a3      	b.n	8001f46 <__aeabi_dmul+0x51e>
 8001dfe:	4650      	mov	r0, sl
 8001e00:	f000 fdfa 	bl	80029f8 <__clzsi2>
 8001e04:	230b      	movs	r3, #11
 8001e06:	425b      	negs	r3, r3
 8001e08:	469c      	mov	ip, r3
 8001e0a:	0002      	movs	r2, r0
 8001e0c:	4484      	add	ip, r0
 8001e0e:	0011      	movs	r1, r2
 8001e10:	4650      	mov	r0, sl
 8001e12:	3908      	subs	r1, #8
 8001e14:	4088      	lsls	r0, r1
 8001e16:	231d      	movs	r3, #29
 8001e18:	4680      	mov	r8, r0
 8001e1a:	4660      	mov	r0, ip
 8001e1c:	1a1b      	subs	r3, r3, r0
 8001e1e:	0020      	movs	r0, r4
 8001e20:	40d8      	lsrs	r0, r3
 8001e22:	0003      	movs	r3, r0
 8001e24:	4640      	mov	r0, r8
 8001e26:	4303      	orrs	r3, r0
 8001e28:	469a      	mov	sl, r3
 8001e2a:	0023      	movs	r3, r4
 8001e2c:	408b      	lsls	r3, r1
 8001e2e:	4698      	mov	r8, r3
 8001e30:	4b6c      	ldr	r3, [pc, #432]	@ (8001fe4 <__aeabi_dmul+0x5bc>)
 8001e32:	2500      	movs	r5, #0
 8001e34:	1a9b      	subs	r3, r3, r2
 8001e36:	469b      	mov	fp, r3
 8001e38:	2300      	movs	r3, #0
 8001e3a:	9302      	str	r3, [sp, #8]
 8001e3c:	e61a      	b.n	8001a74 <__aeabi_dmul+0x4c>
 8001e3e:	2d0f      	cmp	r5, #15
 8001e40:	d000      	beq.n	8001e44 <__aeabi_dmul+0x41c>
 8001e42:	e0c9      	b.n	8001fd8 <__aeabi_dmul+0x5b0>
 8001e44:	2380      	movs	r3, #128	@ 0x80
 8001e46:	4652      	mov	r2, sl
 8001e48:	031b      	lsls	r3, r3, #12
 8001e4a:	421a      	tst	r2, r3
 8001e4c:	d002      	beq.n	8001e54 <__aeabi_dmul+0x42c>
 8001e4e:	421c      	tst	r4, r3
 8001e50:	d100      	bne.n	8001e54 <__aeabi_dmul+0x42c>
 8001e52:	e092      	b.n	8001f7a <__aeabi_dmul+0x552>
 8001e54:	2480      	movs	r4, #128	@ 0x80
 8001e56:	4653      	mov	r3, sl
 8001e58:	0324      	lsls	r4, r4, #12
 8001e5a:	431c      	orrs	r4, r3
 8001e5c:	0324      	lsls	r4, r4, #12
 8001e5e:	4642      	mov	r2, r8
 8001e60:	0b24      	lsrs	r4, r4, #12
 8001e62:	e63e      	b.n	8001ae2 <__aeabi_dmul+0xba>
 8001e64:	469b      	mov	fp, r3
 8001e66:	2303      	movs	r3, #3
 8001e68:	4680      	mov	r8, r0
 8001e6a:	250c      	movs	r5, #12
 8001e6c:	9302      	str	r3, [sp, #8]
 8001e6e:	e601      	b.n	8001a74 <__aeabi_dmul+0x4c>
 8001e70:	2300      	movs	r3, #0
 8001e72:	469a      	mov	sl, r3
 8001e74:	469b      	mov	fp, r3
 8001e76:	3301      	adds	r3, #1
 8001e78:	2504      	movs	r5, #4
 8001e7a:	9302      	str	r3, [sp, #8]
 8001e7c:	e5fa      	b.n	8001a74 <__aeabi_dmul+0x4c>
 8001e7e:	2101      	movs	r1, #1
 8001e80:	430d      	orrs	r5, r1
 8001e82:	2d0a      	cmp	r5, #10
 8001e84:	dd00      	ble.n	8001e88 <__aeabi_dmul+0x460>
 8001e86:	e64b      	b.n	8001b20 <__aeabi_dmul+0xf8>
 8001e88:	4649      	mov	r1, r9
 8001e8a:	9800      	ldr	r0, [sp, #0]
 8001e8c:	4041      	eors	r1, r0
 8001e8e:	b2c9      	uxtb	r1, r1
 8001e90:	9103      	str	r1, [sp, #12]
 8001e92:	2d02      	cmp	r5, #2
 8001e94:	dc00      	bgt.n	8001e98 <__aeabi_dmul+0x470>
 8001e96:	e096      	b.n	8001fc6 <__aeabi_dmul+0x59e>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2400      	movs	r4, #0
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	9301      	str	r3, [sp, #4]
 8001ea0:	e60c      	b.n	8001abc <__aeabi_dmul+0x94>
 8001ea2:	4649      	mov	r1, r9
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	9a00      	ldr	r2, [sp, #0]
 8001ea8:	432b      	orrs	r3, r5
 8001eaa:	4051      	eors	r1, r2
 8001eac:	b2ca      	uxtb	r2, r1
 8001eae:	9203      	str	r2, [sp, #12]
 8001eb0:	2b0a      	cmp	r3, #10
 8001eb2:	dd00      	ble.n	8001eb6 <__aeabi_dmul+0x48e>
 8001eb4:	e634      	b.n	8001b20 <__aeabi_dmul+0xf8>
 8001eb6:	2d00      	cmp	r5, #0
 8001eb8:	d157      	bne.n	8001f6a <__aeabi_dmul+0x542>
 8001eba:	9b03      	ldr	r3, [sp, #12]
 8001ebc:	4699      	mov	r9, r3
 8001ebe:	2400      	movs	r4, #0
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	4b49      	ldr	r3, [pc, #292]	@ (8001fe8 <__aeabi_dmul+0x5c0>)
 8001ec4:	e60e      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001ec6:	4658      	mov	r0, fp
 8001ec8:	2101      	movs	r1, #1
 8001eca:	1ac9      	subs	r1, r1, r3
 8001ecc:	2938      	cmp	r1, #56	@ 0x38
 8001ece:	dd00      	ble.n	8001ed2 <__aeabi_dmul+0x4aa>
 8001ed0:	e62f      	b.n	8001b32 <__aeabi_dmul+0x10a>
 8001ed2:	291f      	cmp	r1, #31
 8001ed4:	dd56      	ble.n	8001f84 <__aeabi_dmul+0x55c>
 8001ed6:	221f      	movs	r2, #31
 8001ed8:	4654      	mov	r4, sl
 8001eda:	4252      	negs	r2, r2
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	40dc      	lsrs	r4, r3
 8001ee0:	2920      	cmp	r1, #32
 8001ee2:	d007      	beq.n	8001ef4 <__aeabi_dmul+0x4cc>
 8001ee4:	4b41      	ldr	r3, [pc, #260]	@ (8001fec <__aeabi_dmul+0x5c4>)
 8001ee6:	4642      	mov	r2, r8
 8001ee8:	469c      	mov	ip, r3
 8001eea:	4653      	mov	r3, sl
 8001eec:	4460      	add	r0, ip
 8001eee:	4083      	lsls	r3, r0
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	4690      	mov	r8, r2
 8001ef4:	4642      	mov	r2, r8
 8001ef6:	2107      	movs	r1, #7
 8001ef8:	1e53      	subs	r3, r2, #1
 8001efa:	419a      	sbcs	r2, r3
 8001efc:	000b      	movs	r3, r1
 8001efe:	4322      	orrs	r2, r4
 8001f00:	4013      	ands	r3, r2
 8001f02:	2400      	movs	r4, #0
 8001f04:	4211      	tst	r1, r2
 8001f06:	d009      	beq.n	8001f1c <__aeabi_dmul+0x4f4>
 8001f08:	230f      	movs	r3, #15
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b04      	cmp	r3, #4
 8001f0e:	d05d      	beq.n	8001fcc <__aeabi_dmul+0x5a4>
 8001f10:	1d11      	adds	r1, r2, #4
 8001f12:	4291      	cmp	r1, r2
 8001f14:	419b      	sbcs	r3, r3
 8001f16:	000a      	movs	r2, r1
 8001f18:	425b      	negs	r3, r3
 8001f1a:	075b      	lsls	r3, r3, #29
 8001f1c:	08d2      	lsrs	r2, r2, #3
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	e5df      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001f24:	9b03      	ldr	r3, [sp, #12]
 8001f26:	4699      	mov	r9, r3
 8001f28:	e5fa      	b.n	8001b20 <__aeabi_dmul+0xf8>
 8001f2a:	9801      	ldr	r0, [sp, #4]
 8001f2c:	f000 fd64 	bl	80029f8 <__clzsi2>
 8001f30:	0002      	movs	r2, r0
 8001f32:	0003      	movs	r3, r0
 8001f34:	3215      	adds	r2, #21
 8001f36:	3320      	adds	r3, #32
 8001f38:	2a1c      	cmp	r2, #28
 8001f3a:	dc00      	bgt.n	8001f3e <__aeabi_dmul+0x516>
 8001f3c:	e738      	b.n	8001db0 <__aeabi_dmul+0x388>
 8001f3e:	9a01      	ldr	r2, [sp, #4]
 8001f40:	3808      	subs	r0, #8
 8001f42:	4082      	lsls	r2, r0
 8001f44:	e73f      	b.n	8001dc6 <__aeabi_dmul+0x39e>
 8001f46:	f000 fd57 	bl	80029f8 <__clzsi2>
 8001f4a:	2315      	movs	r3, #21
 8001f4c:	469c      	mov	ip, r3
 8001f4e:	4484      	add	ip, r0
 8001f50:	0002      	movs	r2, r0
 8001f52:	4663      	mov	r3, ip
 8001f54:	3220      	adds	r2, #32
 8001f56:	2b1c      	cmp	r3, #28
 8001f58:	dc00      	bgt.n	8001f5c <__aeabi_dmul+0x534>
 8001f5a:	e758      	b.n	8001e0e <__aeabi_dmul+0x3e6>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	4698      	mov	r8, r3
 8001f60:	0023      	movs	r3, r4
 8001f62:	3808      	subs	r0, #8
 8001f64:	4083      	lsls	r3, r0
 8001f66:	469a      	mov	sl, r3
 8001f68:	e762      	b.n	8001e30 <__aeabi_dmul+0x408>
 8001f6a:	001d      	movs	r5, r3
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	2400      	movs	r4, #0
 8001f70:	2002      	movs	r0, #2
 8001f72:	9301      	str	r3, [sp, #4]
 8001f74:	e5a2      	b.n	8001abc <__aeabi_dmul+0x94>
 8001f76:	9002      	str	r0, [sp, #8]
 8001f78:	e632      	b.n	8001be0 <__aeabi_dmul+0x1b8>
 8001f7a:	431c      	orrs	r4, r3
 8001f7c:	9b00      	ldr	r3, [sp, #0]
 8001f7e:	9a01      	ldr	r2, [sp, #4]
 8001f80:	4699      	mov	r9, r3
 8001f82:	e5ae      	b.n	8001ae2 <__aeabi_dmul+0xba>
 8001f84:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <__aeabi_dmul+0x5c8>)
 8001f86:	4652      	mov	r2, sl
 8001f88:	18c3      	adds	r3, r0, r3
 8001f8a:	4640      	mov	r0, r8
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	40c8      	lsrs	r0, r1
 8001f90:	4302      	orrs	r2, r0
 8001f92:	4640      	mov	r0, r8
 8001f94:	4098      	lsls	r0, r3
 8001f96:	0003      	movs	r3, r0
 8001f98:	1e58      	subs	r0, r3, #1
 8001f9a:	4183      	sbcs	r3, r0
 8001f9c:	4654      	mov	r4, sl
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	40cc      	lsrs	r4, r1
 8001fa2:	0753      	lsls	r3, r2, #29
 8001fa4:	d009      	beq.n	8001fba <__aeabi_dmul+0x592>
 8001fa6:	230f      	movs	r3, #15
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d005      	beq.n	8001fba <__aeabi_dmul+0x592>
 8001fae:	1d13      	adds	r3, r2, #4
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	4192      	sbcs	r2, r2
 8001fb4:	4252      	negs	r2, r2
 8001fb6:	18a4      	adds	r4, r4, r2
 8001fb8:	001a      	movs	r2, r3
 8001fba:	0223      	lsls	r3, r4, #8
 8001fbc:	d508      	bpl.n	8001fd0 <__aeabi_dmul+0x5a8>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	e58e      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001fc6:	4689      	mov	r9, r1
 8001fc8:	2400      	movs	r4, #0
 8001fca:	e58b      	b.n	8001ae4 <__aeabi_dmul+0xbc>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	e7a5      	b.n	8001f1c <__aeabi_dmul+0x4f4>
 8001fd0:	0763      	lsls	r3, r4, #29
 8001fd2:	0264      	lsls	r4, r4, #9
 8001fd4:	0b24      	lsrs	r4, r4, #12
 8001fd6:	e7a1      	b.n	8001f1c <__aeabi_dmul+0x4f4>
 8001fd8:	9b00      	ldr	r3, [sp, #0]
 8001fda:	46a2      	mov	sl, r4
 8001fdc:	4699      	mov	r9, r3
 8001fde:	9b01      	ldr	r3, [sp, #4]
 8001fe0:	4698      	mov	r8, r3
 8001fe2:	e737      	b.n	8001e54 <__aeabi_dmul+0x42c>
 8001fe4:	fffffc0d 	.word	0xfffffc0d
 8001fe8:	000007ff 	.word	0x000007ff
 8001fec:	0000043e 	.word	0x0000043e
 8001ff0:	0000041e 	.word	0x0000041e

08001ff4 <__aeabi_dsub>:
 8001ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff6:	4657      	mov	r7, sl
 8001ff8:	464e      	mov	r6, r9
 8001ffa:	4645      	mov	r5, r8
 8001ffc:	46de      	mov	lr, fp
 8001ffe:	b5e0      	push	{r5, r6, r7, lr}
 8002000:	b083      	sub	sp, #12
 8002002:	9000      	str	r0, [sp, #0]
 8002004:	9101      	str	r1, [sp, #4]
 8002006:	030c      	lsls	r4, r1, #12
 8002008:	004d      	lsls	r5, r1, #1
 800200a:	0fce      	lsrs	r6, r1, #31
 800200c:	0a61      	lsrs	r1, r4, #9
 800200e:	9c00      	ldr	r4, [sp, #0]
 8002010:	005f      	lsls	r7, r3, #1
 8002012:	0f64      	lsrs	r4, r4, #29
 8002014:	430c      	orrs	r4, r1
 8002016:	9900      	ldr	r1, [sp, #0]
 8002018:	9200      	str	r2, [sp, #0]
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	00c8      	lsls	r0, r1, #3
 800201e:	0319      	lsls	r1, r3, #12
 8002020:	0d7b      	lsrs	r3, r7, #21
 8002022:	4699      	mov	r9, r3
 8002024:	9b01      	ldr	r3, [sp, #4]
 8002026:	4fcc      	ldr	r7, [pc, #816]	@ (8002358 <__aeabi_dsub+0x364>)
 8002028:	0fdb      	lsrs	r3, r3, #31
 800202a:	469c      	mov	ip, r3
 800202c:	0a4b      	lsrs	r3, r1, #9
 800202e:	9900      	ldr	r1, [sp, #0]
 8002030:	4680      	mov	r8, r0
 8002032:	0f49      	lsrs	r1, r1, #29
 8002034:	4319      	orrs	r1, r3
 8002036:	9b00      	ldr	r3, [sp, #0]
 8002038:	468b      	mov	fp, r1
 800203a:	00da      	lsls	r2, r3, #3
 800203c:	4692      	mov	sl, r2
 800203e:	0d6d      	lsrs	r5, r5, #21
 8002040:	45b9      	cmp	r9, r7
 8002042:	d100      	bne.n	8002046 <__aeabi_dsub+0x52>
 8002044:	e0bf      	b.n	80021c6 <__aeabi_dsub+0x1d2>
 8002046:	2301      	movs	r3, #1
 8002048:	4661      	mov	r1, ip
 800204a:	4059      	eors	r1, r3
 800204c:	464b      	mov	r3, r9
 800204e:	468c      	mov	ip, r1
 8002050:	1aeb      	subs	r3, r5, r3
 8002052:	428e      	cmp	r6, r1
 8002054:	d075      	beq.n	8002142 <__aeabi_dsub+0x14e>
 8002056:	2b00      	cmp	r3, #0
 8002058:	dc00      	bgt.n	800205c <__aeabi_dsub+0x68>
 800205a:	e2a3      	b.n	80025a4 <__aeabi_dsub+0x5b0>
 800205c:	4649      	mov	r1, r9
 800205e:	2900      	cmp	r1, #0
 8002060:	d100      	bne.n	8002064 <__aeabi_dsub+0x70>
 8002062:	e0ce      	b.n	8002202 <__aeabi_dsub+0x20e>
 8002064:	42bd      	cmp	r5, r7
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x76>
 8002068:	e200      	b.n	800246c <__aeabi_dsub+0x478>
 800206a:	2701      	movs	r7, #1
 800206c:	2b38      	cmp	r3, #56	@ 0x38
 800206e:	dc19      	bgt.n	80020a4 <__aeabi_dsub+0xb0>
 8002070:	2780      	movs	r7, #128	@ 0x80
 8002072:	4659      	mov	r1, fp
 8002074:	043f      	lsls	r7, r7, #16
 8002076:	4339      	orrs	r1, r7
 8002078:	468b      	mov	fp, r1
 800207a:	2b1f      	cmp	r3, #31
 800207c:	dd00      	ble.n	8002080 <__aeabi_dsub+0x8c>
 800207e:	e1fa      	b.n	8002476 <__aeabi_dsub+0x482>
 8002080:	2720      	movs	r7, #32
 8002082:	1af9      	subs	r1, r7, r3
 8002084:	468c      	mov	ip, r1
 8002086:	4659      	mov	r1, fp
 8002088:	4667      	mov	r7, ip
 800208a:	40b9      	lsls	r1, r7
 800208c:	000f      	movs	r7, r1
 800208e:	0011      	movs	r1, r2
 8002090:	40d9      	lsrs	r1, r3
 8002092:	430f      	orrs	r7, r1
 8002094:	4661      	mov	r1, ip
 8002096:	408a      	lsls	r2, r1
 8002098:	1e51      	subs	r1, r2, #1
 800209a:	418a      	sbcs	r2, r1
 800209c:	4659      	mov	r1, fp
 800209e:	40d9      	lsrs	r1, r3
 80020a0:	4317      	orrs	r7, r2
 80020a2:	1a64      	subs	r4, r4, r1
 80020a4:	1bc7      	subs	r7, r0, r7
 80020a6:	42b8      	cmp	r0, r7
 80020a8:	4180      	sbcs	r0, r0
 80020aa:	4240      	negs	r0, r0
 80020ac:	1a24      	subs	r4, r4, r0
 80020ae:	0223      	lsls	r3, r4, #8
 80020b0:	d400      	bmi.n	80020b4 <__aeabi_dsub+0xc0>
 80020b2:	e140      	b.n	8002336 <__aeabi_dsub+0x342>
 80020b4:	0264      	lsls	r4, r4, #9
 80020b6:	0a64      	lsrs	r4, r4, #9
 80020b8:	2c00      	cmp	r4, #0
 80020ba:	d100      	bne.n	80020be <__aeabi_dsub+0xca>
 80020bc:	e154      	b.n	8002368 <__aeabi_dsub+0x374>
 80020be:	0020      	movs	r0, r4
 80020c0:	f000 fc9a 	bl	80029f8 <__clzsi2>
 80020c4:	0003      	movs	r3, r0
 80020c6:	3b08      	subs	r3, #8
 80020c8:	2120      	movs	r1, #32
 80020ca:	0038      	movs	r0, r7
 80020cc:	1aca      	subs	r2, r1, r3
 80020ce:	40d0      	lsrs	r0, r2
 80020d0:	409c      	lsls	r4, r3
 80020d2:	0002      	movs	r2, r0
 80020d4:	409f      	lsls	r7, r3
 80020d6:	4322      	orrs	r2, r4
 80020d8:	429d      	cmp	r5, r3
 80020da:	dd00      	ble.n	80020de <__aeabi_dsub+0xea>
 80020dc:	e1a6      	b.n	800242c <__aeabi_dsub+0x438>
 80020de:	1b58      	subs	r0, r3, r5
 80020e0:	3001      	adds	r0, #1
 80020e2:	1a09      	subs	r1, r1, r0
 80020e4:	003c      	movs	r4, r7
 80020e6:	408f      	lsls	r7, r1
 80020e8:	40c4      	lsrs	r4, r0
 80020ea:	1e7b      	subs	r3, r7, #1
 80020ec:	419f      	sbcs	r7, r3
 80020ee:	0013      	movs	r3, r2
 80020f0:	408b      	lsls	r3, r1
 80020f2:	4327      	orrs	r7, r4
 80020f4:	431f      	orrs	r7, r3
 80020f6:	40c2      	lsrs	r2, r0
 80020f8:	003b      	movs	r3, r7
 80020fa:	0014      	movs	r4, r2
 80020fc:	2500      	movs	r5, #0
 80020fe:	4313      	orrs	r3, r2
 8002100:	d100      	bne.n	8002104 <__aeabi_dsub+0x110>
 8002102:	e1f7      	b.n	80024f4 <__aeabi_dsub+0x500>
 8002104:	077b      	lsls	r3, r7, #29
 8002106:	d100      	bne.n	800210a <__aeabi_dsub+0x116>
 8002108:	e377      	b.n	80027fa <__aeabi_dsub+0x806>
 800210a:	230f      	movs	r3, #15
 800210c:	0038      	movs	r0, r7
 800210e:	403b      	ands	r3, r7
 8002110:	2b04      	cmp	r3, #4
 8002112:	d004      	beq.n	800211e <__aeabi_dsub+0x12a>
 8002114:	1d38      	adds	r0, r7, #4
 8002116:	42b8      	cmp	r0, r7
 8002118:	41bf      	sbcs	r7, r7
 800211a:	427f      	negs	r7, r7
 800211c:	19e4      	adds	r4, r4, r7
 800211e:	0223      	lsls	r3, r4, #8
 8002120:	d400      	bmi.n	8002124 <__aeabi_dsub+0x130>
 8002122:	e368      	b.n	80027f6 <__aeabi_dsub+0x802>
 8002124:	4b8c      	ldr	r3, [pc, #560]	@ (8002358 <__aeabi_dsub+0x364>)
 8002126:	3501      	adds	r5, #1
 8002128:	429d      	cmp	r5, r3
 800212a:	d100      	bne.n	800212e <__aeabi_dsub+0x13a>
 800212c:	e0f4      	b.n	8002318 <__aeabi_dsub+0x324>
 800212e:	4b8b      	ldr	r3, [pc, #556]	@ (800235c <__aeabi_dsub+0x368>)
 8002130:	056d      	lsls	r5, r5, #21
 8002132:	401c      	ands	r4, r3
 8002134:	0d6d      	lsrs	r5, r5, #21
 8002136:	0767      	lsls	r7, r4, #29
 8002138:	08c0      	lsrs	r0, r0, #3
 800213a:	0264      	lsls	r4, r4, #9
 800213c:	4307      	orrs	r7, r0
 800213e:	0b24      	lsrs	r4, r4, #12
 8002140:	e0ec      	b.n	800231c <__aeabi_dsub+0x328>
 8002142:	2b00      	cmp	r3, #0
 8002144:	dc00      	bgt.n	8002148 <__aeabi_dsub+0x154>
 8002146:	e329      	b.n	800279c <__aeabi_dsub+0x7a8>
 8002148:	4649      	mov	r1, r9
 800214a:	2900      	cmp	r1, #0
 800214c:	d000      	beq.n	8002150 <__aeabi_dsub+0x15c>
 800214e:	e0d6      	b.n	80022fe <__aeabi_dsub+0x30a>
 8002150:	4659      	mov	r1, fp
 8002152:	4311      	orrs	r1, r2
 8002154:	d100      	bne.n	8002158 <__aeabi_dsub+0x164>
 8002156:	e12e      	b.n	80023b6 <__aeabi_dsub+0x3c2>
 8002158:	1e59      	subs	r1, r3, #1
 800215a:	2b01      	cmp	r3, #1
 800215c:	d100      	bne.n	8002160 <__aeabi_dsub+0x16c>
 800215e:	e1e6      	b.n	800252e <__aeabi_dsub+0x53a>
 8002160:	42bb      	cmp	r3, r7
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0x172>
 8002164:	e182      	b.n	800246c <__aeabi_dsub+0x478>
 8002166:	2701      	movs	r7, #1
 8002168:	000b      	movs	r3, r1
 800216a:	2938      	cmp	r1, #56	@ 0x38
 800216c:	dc14      	bgt.n	8002198 <__aeabi_dsub+0x1a4>
 800216e:	2b1f      	cmp	r3, #31
 8002170:	dd00      	ble.n	8002174 <__aeabi_dsub+0x180>
 8002172:	e23c      	b.n	80025ee <__aeabi_dsub+0x5fa>
 8002174:	2720      	movs	r7, #32
 8002176:	1af9      	subs	r1, r7, r3
 8002178:	468c      	mov	ip, r1
 800217a:	4659      	mov	r1, fp
 800217c:	4667      	mov	r7, ip
 800217e:	40b9      	lsls	r1, r7
 8002180:	000f      	movs	r7, r1
 8002182:	0011      	movs	r1, r2
 8002184:	40d9      	lsrs	r1, r3
 8002186:	430f      	orrs	r7, r1
 8002188:	4661      	mov	r1, ip
 800218a:	408a      	lsls	r2, r1
 800218c:	1e51      	subs	r1, r2, #1
 800218e:	418a      	sbcs	r2, r1
 8002190:	4659      	mov	r1, fp
 8002192:	40d9      	lsrs	r1, r3
 8002194:	4317      	orrs	r7, r2
 8002196:	1864      	adds	r4, r4, r1
 8002198:	183f      	adds	r7, r7, r0
 800219a:	4287      	cmp	r7, r0
 800219c:	4180      	sbcs	r0, r0
 800219e:	4240      	negs	r0, r0
 80021a0:	1824      	adds	r4, r4, r0
 80021a2:	0223      	lsls	r3, r4, #8
 80021a4:	d400      	bmi.n	80021a8 <__aeabi_dsub+0x1b4>
 80021a6:	e0c6      	b.n	8002336 <__aeabi_dsub+0x342>
 80021a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002358 <__aeabi_dsub+0x364>)
 80021aa:	3501      	adds	r5, #1
 80021ac:	429d      	cmp	r5, r3
 80021ae:	d100      	bne.n	80021b2 <__aeabi_dsub+0x1be>
 80021b0:	e0b2      	b.n	8002318 <__aeabi_dsub+0x324>
 80021b2:	2101      	movs	r1, #1
 80021b4:	4b69      	ldr	r3, [pc, #420]	@ (800235c <__aeabi_dsub+0x368>)
 80021b6:	087a      	lsrs	r2, r7, #1
 80021b8:	401c      	ands	r4, r3
 80021ba:	4039      	ands	r1, r7
 80021bc:	430a      	orrs	r2, r1
 80021be:	07e7      	lsls	r7, r4, #31
 80021c0:	4317      	orrs	r7, r2
 80021c2:	0864      	lsrs	r4, r4, #1
 80021c4:	e79e      	b.n	8002104 <__aeabi_dsub+0x110>
 80021c6:	4b66      	ldr	r3, [pc, #408]	@ (8002360 <__aeabi_dsub+0x36c>)
 80021c8:	4311      	orrs	r1, r2
 80021ca:	468a      	mov	sl, r1
 80021cc:	18eb      	adds	r3, r5, r3
 80021ce:	2900      	cmp	r1, #0
 80021d0:	d028      	beq.n	8002224 <__aeabi_dsub+0x230>
 80021d2:	4566      	cmp	r6, ip
 80021d4:	d02c      	beq.n	8002230 <__aeabi_dsub+0x23c>
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d05b      	beq.n	8002292 <__aeabi_dsub+0x29e>
 80021da:	2d00      	cmp	r5, #0
 80021dc:	d100      	bne.n	80021e0 <__aeabi_dsub+0x1ec>
 80021de:	e12c      	b.n	800243a <__aeabi_dsub+0x446>
 80021e0:	465b      	mov	r3, fp
 80021e2:	4666      	mov	r6, ip
 80021e4:	075f      	lsls	r7, r3, #29
 80021e6:	08d2      	lsrs	r2, r2, #3
 80021e8:	4317      	orrs	r7, r2
 80021ea:	08dd      	lsrs	r5, r3, #3
 80021ec:	003b      	movs	r3, r7
 80021ee:	432b      	orrs	r3, r5
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dsub+0x200>
 80021f2:	e0e2      	b.n	80023ba <__aeabi_dsub+0x3c6>
 80021f4:	2480      	movs	r4, #128	@ 0x80
 80021f6:	0324      	lsls	r4, r4, #12
 80021f8:	432c      	orrs	r4, r5
 80021fa:	0324      	lsls	r4, r4, #12
 80021fc:	4d56      	ldr	r5, [pc, #344]	@ (8002358 <__aeabi_dsub+0x364>)
 80021fe:	0b24      	lsrs	r4, r4, #12
 8002200:	e08c      	b.n	800231c <__aeabi_dsub+0x328>
 8002202:	4659      	mov	r1, fp
 8002204:	4311      	orrs	r1, r2
 8002206:	d100      	bne.n	800220a <__aeabi_dsub+0x216>
 8002208:	e0d5      	b.n	80023b6 <__aeabi_dsub+0x3c2>
 800220a:	1e59      	subs	r1, r3, #1
 800220c:	2b01      	cmp	r3, #1
 800220e:	d100      	bne.n	8002212 <__aeabi_dsub+0x21e>
 8002210:	e1b9      	b.n	8002586 <__aeabi_dsub+0x592>
 8002212:	42bb      	cmp	r3, r7
 8002214:	d100      	bne.n	8002218 <__aeabi_dsub+0x224>
 8002216:	e1b1      	b.n	800257c <__aeabi_dsub+0x588>
 8002218:	2701      	movs	r7, #1
 800221a:	000b      	movs	r3, r1
 800221c:	2938      	cmp	r1, #56	@ 0x38
 800221e:	dd00      	ble.n	8002222 <__aeabi_dsub+0x22e>
 8002220:	e740      	b.n	80020a4 <__aeabi_dsub+0xb0>
 8002222:	e72a      	b.n	800207a <__aeabi_dsub+0x86>
 8002224:	4661      	mov	r1, ip
 8002226:	2701      	movs	r7, #1
 8002228:	4079      	eors	r1, r7
 800222a:	468c      	mov	ip, r1
 800222c:	4566      	cmp	r6, ip
 800222e:	d1d2      	bne.n	80021d6 <__aeabi_dsub+0x1e2>
 8002230:	2b00      	cmp	r3, #0
 8002232:	d100      	bne.n	8002236 <__aeabi_dsub+0x242>
 8002234:	e0c5      	b.n	80023c2 <__aeabi_dsub+0x3ce>
 8002236:	2d00      	cmp	r5, #0
 8002238:	d000      	beq.n	800223c <__aeabi_dsub+0x248>
 800223a:	e155      	b.n	80024e8 <__aeabi_dsub+0x4f4>
 800223c:	464b      	mov	r3, r9
 800223e:	0025      	movs	r5, r4
 8002240:	4305      	orrs	r5, r0
 8002242:	d100      	bne.n	8002246 <__aeabi_dsub+0x252>
 8002244:	e212      	b.n	800266c <__aeabi_dsub+0x678>
 8002246:	1e59      	subs	r1, r3, #1
 8002248:	468c      	mov	ip, r1
 800224a:	2b01      	cmp	r3, #1
 800224c:	d100      	bne.n	8002250 <__aeabi_dsub+0x25c>
 800224e:	e249      	b.n	80026e4 <__aeabi_dsub+0x6f0>
 8002250:	4d41      	ldr	r5, [pc, #260]	@ (8002358 <__aeabi_dsub+0x364>)
 8002252:	42ab      	cmp	r3, r5
 8002254:	d100      	bne.n	8002258 <__aeabi_dsub+0x264>
 8002256:	e28f      	b.n	8002778 <__aeabi_dsub+0x784>
 8002258:	2701      	movs	r7, #1
 800225a:	2938      	cmp	r1, #56	@ 0x38
 800225c:	dc11      	bgt.n	8002282 <__aeabi_dsub+0x28e>
 800225e:	4663      	mov	r3, ip
 8002260:	2b1f      	cmp	r3, #31
 8002262:	dd00      	ble.n	8002266 <__aeabi_dsub+0x272>
 8002264:	e25b      	b.n	800271e <__aeabi_dsub+0x72a>
 8002266:	4661      	mov	r1, ip
 8002268:	2320      	movs	r3, #32
 800226a:	0027      	movs	r7, r4
 800226c:	1a5b      	subs	r3, r3, r1
 800226e:	0005      	movs	r5, r0
 8002270:	4098      	lsls	r0, r3
 8002272:	409f      	lsls	r7, r3
 8002274:	40cd      	lsrs	r5, r1
 8002276:	1e43      	subs	r3, r0, #1
 8002278:	4198      	sbcs	r0, r3
 800227a:	40cc      	lsrs	r4, r1
 800227c:	432f      	orrs	r7, r5
 800227e:	4307      	orrs	r7, r0
 8002280:	44a3      	add	fp, r4
 8002282:	18bf      	adds	r7, r7, r2
 8002284:	4297      	cmp	r7, r2
 8002286:	4192      	sbcs	r2, r2
 8002288:	4252      	negs	r2, r2
 800228a:	445a      	add	r2, fp
 800228c:	0014      	movs	r4, r2
 800228e:	464d      	mov	r5, r9
 8002290:	e787      	b.n	80021a2 <__aeabi_dsub+0x1ae>
 8002292:	4f34      	ldr	r7, [pc, #208]	@ (8002364 <__aeabi_dsub+0x370>)
 8002294:	1c6b      	adds	r3, r5, #1
 8002296:	423b      	tst	r3, r7
 8002298:	d000      	beq.n	800229c <__aeabi_dsub+0x2a8>
 800229a:	e0b6      	b.n	800240a <__aeabi_dsub+0x416>
 800229c:	4659      	mov	r1, fp
 800229e:	0023      	movs	r3, r4
 80022a0:	4311      	orrs	r1, r2
 80022a2:	000f      	movs	r7, r1
 80022a4:	4303      	orrs	r3, r0
 80022a6:	2d00      	cmp	r5, #0
 80022a8:	d000      	beq.n	80022ac <__aeabi_dsub+0x2b8>
 80022aa:	e126      	b.n	80024fa <__aeabi_dsub+0x506>
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d100      	bne.n	80022b2 <__aeabi_dsub+0x2be>
 80022b0:	e1c0      	b.n	8002634 <__aeabi_dsub+0x640>
 80022b2:	2900      	cmp	r1, #0
 80022b4:	d100      	bne.n	80022b8 <__aeabi_dsub+0x2c4>
 80022b6:	e0a1      	b.n	80023fc <__aeabi_dsub+0x408>
 80022b8:	1a83      	subs	r3, r0, r2
 80022ba:	4698      	mov	r8, r3
 80022bc:	465b      	mov	r3, fp
 80022be:	4540      	cmp	r0, r8
 80022c0:	41ad      	sbcs	r5, r5
 80022c2:	1ae3      	subs	r3, r4, r3
 80022c4:	426d      	negs	r5, r5
 80022c6:	1b5b      	subs	r3, r3, r5
 80022c8:	2580      	movs	r5, #128	@ 0x80
 80022ca:	042d      	lsls	r5, r5, #16
 80022cc:	422b      	tst	r3, r5
 80022ce:	d100      	bne.n	80022d2 <__aeabi_dsub+0x2de>
 80022d0:	e14b      	b.n	800256a <__aeabi_dsub+0x576>
 80022d2:	465b      	mov	r3, fp
 80022d4:	1a10      	subs	r0, r2, r0
 80022d6:	4282      	cmp	r2, r0
 80022d8:	4192      	sbcs	r2, r2
 80022da:	1b1c      	subs	r4, r3, r4
 80022dc:	0007      	movs	r7, r0
 80022de:	2601      	movs	r6, #1
 80022e0:	4663      	mov	r3, ip
 80022e2:	4252      	negs	r2, r2
 80022e4:	1aa4      	subs	r4, r4, r2
 80022e6:	4327      	orrs	r7, r4
 80022e8:	401e      	ands	r6, r3
 80022ea:	2f00      	cmp	r7, #0
 80022ec:	d100      	bne.n	80022f0 <__aeabi_dsub+0x2fc>
 80022ee:	e142      	b.n	8002576 <__aeabi_dsub+0x582>
 80022f0:	422c      	tst	r4, r5
 80022f2:	d100      	bne.n	80022f6 <__aeabi_dsub+0x302>
 80022f4:	e26d      	b.n	80027d2 <__aeabi_dsub+0x7de>
 80022f6:	4b19      	ldr	r3, [pc, #100]	@ (800235c <__aeabi_dsub+0x368>)
 80022f8:	2501      	movs	r5, #1
 80022fa:	401c      	ands	r4, r3
 80022fc:	e71b      	b.n	8002136 <__aeabi_dsub+0x142>
 80022fe:	42bd      	cmp	r5, r7
 8002300:	d100      	bne.n	8002304 <__aeabi_dsub+0x310>
 8002302:	e13b      	b.n	800257c <__aeabi_dsub+0x588>
 8002304:	2701      	movs	r7, #1
 8002306:	2b38      	cmp	r3, #56	@ 0x38
 8002308:	dd00      	ble.n	800230c <__aeabi_dsub+0x318>
 800230a:	e745      	b.n	8002198 <__aeabi_dsub+0x1a4>
 800230c:	2780      	movs	r7, #128	@ 0x80
 800230e:	4659      	mov	r1, fp
 8002310:	043f      	lsls	r7, r7, #16
 8002312:	4339      	orrs	r1, r7
 8002314:	468b      	mov	fp, r1
 8002316:	e72a      	b.n	800216e <__aeabi_dsub+0x17a>
 8002318:	2400      	movs	r4, #0
 800231a:	2700      	movs	r7, #0
 800231c:	052d      	lsls	r5, r5, #20
 800231e:	4325      	orrs	r5, r4
 8002320:	07f6      	lsls	r6, r6, #31
 8002322:	4335      	orrs	r5, r6
 8002324:	0038      	movs	r0, r7
 8002326:	0029      	movs	r1, r5
 8002328:	b003      	add	sp, #12
 800232a:	bcf0      	pop	{r4, r5, r6, r7}
 800232c:	46bb      	mov	fp, r7
 800232e:	46b2      	mov	sl, r6
 8002330:	46a9      	mov	r9, r5
 8002332:	46a0      	mov	r8, r4
 8002334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002336:	077b      	lsls	r3, r7, #29
 8002338:	d004      	beq.n	8002344 <__aeabi_dsub+0x350>
 800233a:	230f      	movs	r3, #15
 800233c:	403b      	ands	r3, r7
 800233e:	2b04      	cmp	r3, #4
 8002340:	d000      	beq.n	8002344 <__aeabi_dsub+0x350>
 8002342:	e6e7      	b.n	8002114 <__aeabi_dsub+0x120>
 8002344:	002b      	movs	r3, r5
 8002346:	08f8      	lsrs	r0, r7, #3
 8002348:	4a03      	ldr	r2, [pc, #12]	@ (8002358 <__aeabi_dsub+0x364>)
 800234a:	0767      	lsls	r7, r4, #29
 800234c:	4307      	orrs	r7, r0
 800234e:	08e5      	lsrs	r5, r4, #3
 8002350:	4293      	cmp	r3, r2
 8002352:	d100      	bne.n	8002356 <__aeabi_dsub+0x362>
 8002354:	e74a      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002356:	e0a5      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 8002358:	000007ff 	.word	0x000007ff
 800235c:	ff7fffff 	.word	0xff7fffff
 8002360:	fffff801 	.word	0xfffff801
 8002364:	000007fe 	.word	0x000007fe
 8002368:	0038      	movs	r0, r7
 800236a:	f000 fb45 	bl	80029f8 <__clzsi2>
 800236e:	0003      	movs	r3, r0
 8002370:	3318      	adds	r3, #24
 8002372:	2b1f      	cmp	r3, #31
 8002374:	dc00      	bgt.n	8002378 <__aeabi_dsub+0x384>
 8002376:	e6a7      	b.n	80020c8 <__aeabi_dsub+0xd4>
 8002378:	003a      	movs	r2, r7
 800237a:	3808      	subs	r0, #8
 800237c:	4082      	lsls	r2, r0
 800237e:	429d      	cmp	r5, r3
 8002380:	dd00      	ble.n	8002384 <__aeabi_dsub+0x390>
 8002382:	e08a      	b.n	800249a <__aeabi_dsub+0x4a6>
 8002384:	1b5b      	subs	r3, r3, r5
 8002386:	1c58      	adds	r0, r3, #1
 8002388:	281f      	cmp	r0, #31
 800238a:	dc00      	bgt.n	800238e <__aeabi_dsub+0x39a>
 800238c:	e1d8      	b.n	8002740 <__aeabi_dsub+0x74c>
 800238e:	0017      	movs	r7, r2
 8002390:	3b1f      	subs	r3, #31
 8002392:	40df      	lsrs	r7, r3
 8002394:	2820      	cmp	r0, #32
 8002396:	d005      	beq.n	80023a4 <__aeabi_dsub+0x3b0>
 8002398:	2340      	movs	r3, #64	@ 0x40
 800239a:	1a1b      	subs	r3, r3, r0
 800239c:	409a      	lsls	r2, r3
 800239e:	1e53      	subs	r3, r2, #1
 80023a0:	419a      	sbcs	r2, r3
 80023a2:	4317      	orrs	r7, r2
 80023a4:	2500      	movs	r5, #0
 80023a6:	2f00      	cmp	r7, #0
 80023a8:	d100      	bne.n	80023ac <__aeabi_dsub+0x3b8>
 80023aa:	e0e5      	b.n	8002578 <__aeabi_dsub+0x584>
 80023ac:	077b      	lsls	r3, r7, #29
 80023ae:	d000      	beq.n	80023b2 <__aeabi_dsub+0x3be>
 80023b0:	e6ab      	b.n	800210a <__aeabi_dsub+0x116>
 80023b2:	002c      	movs	r4, r5
 80023b4:	e7c6      	b.n	8002344 <__aeabi_dsub+0x350>
 80023b6:	08c0      	lsrs	r0, r0, #3
 80023b8:	e7c6      	b.n	8002348 <__aeabi_dsub+0x354>
 80023ba:	2700      	movs	r7, #0
 80023bc:	2400      	movs	r4, #0
 80023be:	4dd1      	ldr	r5, [pc, #836]	@ (8002704 <__aeabi_dsub+0x710>)
 80023c0:	e7ac      	b.n	800231c <__aeabi_dsub+0x328>
 80023c2:	4fd1      	ldr	r7, [pc, #836]	@ (8002708 <__aeabi_dsub+0x714>)
 80023c4:	1c6b      	adds	r3, r5, #1
 80023c6:	423b      	tst	r3, r7
 80023c8:	d171      	bne.n	80024ae <__aeabi_dsub+0x4ba>
 80023ca:	0023      	movs	r3, r4
 80023cc:	4303      	orrs	r3, r0
 80023ce:	2d00      	cmp	r5, #0
 80023d0:	d000      	beq.n	80023d4 <__aeabi_dsub+0x3e0>
 80023d2:	e14e      	b.n	8002672 <__aeabi_dsub+0x67e>
 80023d4:	4657      	mov	r7, sl
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d100      	bne.n	80023dc <__aeabi_dsub+0x3e8>
 80023da:	e1b5      	b.n	8002748 <__aeabi_dsub+0x754>
 80023dc:	2f00      	cmp	r7, #0
 80023de:	d00d      	beq.n	80023fc <__aeabi_dsub+0x408>
 80023e0:	1883      	adds	r3, r0, r2
 80023e2:	4283      	cmp	r3, r0
 80023e4:	4180      	sbcs	r0, r0
 80023e6:	445c      	add	r4, fp
 80023e8:	4240      	negs	r0, r0
 80023ea:	1824      	adds	r4, r4, r0
 80023ec:	0222      	lsls	r2, r4, #8
 80023ee:	d500      	bpl.n	80023f2 <__aeabi_dsub+0x3fe>
 80023f0:	e1c8      	b.n	8002784 <__aeabi_dsub+0x790>
 80023f2:	001f      	movs	r7, r3
 80023f4:	4698      	mov	r8, r3
 80023f6:	4327      	orrs	r7, r4
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x408>
 80023fa:	e0bc      	b.n	8002576 <__aeabi_dsub+0x582>
 80023fc:	4643      	mov	r3, r8
 80023fe:	0767      	lsls	r7, r4, #29
 8002400:	08db      	lsrs	r3, r3, #3
 8002402:	431f      	orrs	r7, r3
 8002404:	08e5      	lsrs	r5, r4, #3
 8002406:	2300      	movs	r3, #0
 8002408:	e04c      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 800240a:	1a83      	subs	r3, r0, r2
 800240c:	4698      	mov	r8, r3
 800240e:	465b      	mov	r3, fp
 8002410:	4540      	cmp	r0, r8
 8002412:	41bf      	sbcs	r7, r7
 8002414:	1ae3      	subs	r3, r4, r3
 8002416:	427f      	negs	r7, r7
 8002418:	1bdb      	subs	r3, r3, r7
 800241a:	021f      	lsls	r7, r3, #8
 800241c:	d47c      	bmi.n	8002518 <__aeabi_dsub+0x524>
 800241e:	4647      	mov	r7, r8
 8002420:	431f      	orrs	r7, r3
 8002422:	d100      	bne.n	8002426 <__aeabi_dsub+0x432>
 8002424:	e0a6      	b.n	8002574 <__aeabi_dsub+0x580>
 8002426:	001c      	movs	r4, r3
 8002428:	4647      	mov	r7, r8
 800242a:	e645      	b.n	80020b8 <__aeabi_dsub+0xc4>
 800242c:	4cb7      	ldr	r4, [pc, #732]	@ (800270c <__aeabi_dsub+0x718>)
 800242e:	1aed      	subs	r5, r5, r3
 8002430:	4014      	ands	r4, r2
 8002432:	077b      	lsls	r3, r7, #29
 8002434:	d000      	beq.n	8002438 <__aeabi_dsub+0x444>
 8002436:	e780      	b.n	800233a <__aeabi_dsub+0x346>
 8002438:	e784      	b.n	8002344 <__aeabi_dsub+0x350>
 800243a:	464b      	mov	r3, r9
 800243c:	0025      	movs	r5, r4
 800243e:	4305      	orrs	r5, r0
 8002440:	d066      	beq.n	8002510 <__aeabi_dsub+0x51c>
 8002442:	1e5f      	subs	r7, r3, #1
 8002444:	2b01      	cmp	r3, #1
 8002446:	d100      	bne.n	800244a <__aeabi_dsub+0x456>
 8002448:	e0fc      	b.n	8002644 <__aeabi_dsub+0x650>
 800244a:	4dae      	ldr	r5, [pc, #696]	@ (8002704 <__aeabi_dsub+0x710>)
 800244c:	42ab      	cmp	r3, r5
 800244e:	d100      	bne.n	8002452 <__aeabi_dsub+0x45e>
 8002450:	e15e      	b.n	8002710 <__aeabi_dsub+0x71c>
 8002452:	4666      	mov	r6, ip
 8002454:	2f38      	cmp	r7, #56	@ 0x38
 8002456:	dc00      	bgt.n	800245a <__aeabi_dsub+0x466>
 8002458:	e0b4      	b.n	80025c4 <__aeabi_dsub+0x5d0>
 800245a:	2001      	movs	r0, #1
 800245c:	1a17      	subs	r7, r2, r0
 800245e:	42ba      	cmp	r2, r7
 8002460:	4192      	sbcs	r2, r2
 8002462:	465b      	mov	r3, fp
 8002464:	4252      	negs	r2, r2
 8002466:	464d      	mov	r5, r9
 8002468:	1a9c      	subs	r4, r3, r2
 800246a:	e620      	b.n	80020ae <__aeabi_dsub+0xba>
 800246c:	0767      	lsls	r7, r4, #29
 800246e:	08c0      	lsrs	r0, r0, #3
 8002470:	4307      	orrs	r7, r0
 8002472:	08e5      	lsrs	r5, r4, #3
 8002474:	e6ba      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002476:	001f      	movs	r7, r3
 8002478:	4659      	mov	r1, fp
 800247a:	3f20      	subs	r7, #32
 800247c:	40f9      	lsrs	r1, r7
 800247e:	000f      	movs	r7, r1
 8002480:	2b20      	cmp	r3, #32
 8002482:	d005      	beq.n	8002490 <__aeabi_dsub+0x49c>
 8002484:	2140      	movs	r1, #64	@ 0x40
 8002486:	1acb      	subs	r3, r1, r3
 8002488:	4659      	mov	r1, fp
 800248a:	4099      	lsls	r1, r3
 800248c:	430a      	orrs	r2, r1
 800248e:	4692      	mov	sl, r2
 8002490:	4653      	mov	r3, sl
 8002492:	1e5a      	subs	r2, r3, #1
 8002494:	4193      	sbcs	r3, r2
 8002496:	431f      	orrs	r7, r3
 8002498:	e604      	b.n	80020a4 <__aeabi_dsub+0xb0>
 800249a:	1aeb      	subs	r3, r5, r3
 800249c:	4d9b      	ldr	r5, [pc, #620]	@ (800270c <__aeabi_dsub+0x718>)
 800249e:	4015      	ands	r5, r2
 80024a0:	076f      	lsls	r7, r5, #29
 80024a2:	08ed      	lsrs	r5, r5, #3
 80024a4:	032c      	lsls	r4, r5, #12
 80024a6:	055d      	lsls	r5, r3, #21
 80024a8:	0b24      	lsrs	r4, r4, #12
 80024aa:	0d6d      	lsrs	r5, r5, #21
 80024ac:	e736      	b.n	800231c <__aeabi_dsub+0x328>
 80024ae:	4d95      	ldr	r5, [pc, #596]	@ (8002704 <__aeabi_dsub+0x710>)
 80024b0:	42ab      	cmp	r3, r5
 80024b2:	d100      	bne.n	80024b6 <__aeabi_dsub+0x4c2>
 80024b4:	e0d6      	b.n	8002664 <__aeabi_dsub+0x670>
 80024b6:	1882      	adds	r2, r0, r2
 80024b8:	0021      	movs	r1, r4
 80024ba:	4282      	cmp	r2, r0
 80024bc:	4180      	sbcs	r0, r0
 80024be:	4459      	add	r1, fp
 80024c0:	4240      	negs	r0, r0
 80024c2:	1808      	adds	r0, r1, r0
 80024c4:	07c7      	lsls	r7, r0, #31
 80024c6:	0852      	lsrs	r2, r2, #1
 80024c8:	4317      	orrs	r7, r2
 80024ca:	0844      	lsrs	r4, r0, #1
 80024cc:	0752      	lsls	r2, r2, #29
 80024ce:	d400      	bmi.n	80024d2 <__aeabi_dsub+0x4de>
 80024d0:	e185      	b.n	80027de <__aeabi_dsub+0x7ea>
 80024d2:	220f      	movs	r2, #15
 80024d4:	001d      	movs	r5, r3
 80024d6:	403a      	ands	r2, r7
 80024d8:	2a04      	cmp	r2, #4
 80024da:	d000      	beq.n	80024de <__aeabi_dsub+0x4ea>
 80024dc:	e61a      	b.n	8002114 <__aeabi_dsub+0x120>
 80024de:	08ff      	lsrs	r7, r7, #3
 80024e0:	0764      	lsls	r4, r4, #29
 80024e2:	4327      	orrs	r7, r4
 80024e4:	0905      	lsrs	r5, r0, #4
 80024e6:	e7dd      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 80024e8:	465b      	mov	r3, fp
 80024ea:	08d2      	lsrs	r2, r2, #3
 80024ec:	075f      	lsls	r7, r3, #29
 80024ee:	4317      	orrs	r7, r2
 80024f0:	08dd      	lsrs	r5, r3, #3
 80024f2:	e67b      	b.n	80021ec <__aeabi_dsub+0x1f8>
 80024f4:	2700      	movs	r7, #0
 80024f6:	2400      	movs	r4, #0
 80024f8:	e710      	b.n	800231c <__aeabi_dsub+0x328>
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d000      	beq.n	8002500 <__aeabi_dsub+0x50c>
 80024fe:	e0d6      	b.n	80026ae <__aeabi_dsub+0x6ba>
 8002500:	2900      	cmp	r1, #0
 8002502:	d000      	beq.n	8002506 <__aeabi_dsub+0x512>
 8002504:	e12f      	b.n	8002766 <__aeabi_dsub+0x772>
 8002506:	2480      	movs	r4, #128	@ 0x80
 8002508:	2600      	movs	r6, #0
 800250a:	4d7e      	ldr	r5, [pc, #504]	@ (8002704 <__aeabi_dsub+0x710>)
 800250c:	0324      	lsls	r4, r4, #12
 800250e:	e705      	b.n	800231c <__aeabi_dsub+0x328>
 8002510:	4666      	mov	r6, ip
 8002512:	465c      	mov	r4, fp
 8002514:	08d0      	lsrs	r0, r2, #3
 8002516:	e717      	b.n	8002348 <__aeabi_dsub+0x354>
 8002518:	465b      	mov	r3, fp
 800251a:	1a17      	subs	r7, r2, r0
 800251c:	42ba      	cmp	r2, r7
 800251e:	4192      	sbcs	r2, r2
 8002520:	1b1c      	subs	r4, r3, r4
 8002522:	2601      	movs	r6, #1
 8002524:	4663      	mov	r3, ip
 8002526:	4252      	negs	r2, r2
 8002528:	1aa4      	subs	r4, r4, r2
 800252a:	401e      	ands	r6, r3
 800252c:	e5c4      	b.n	80020b8 <__aeabi_dsub+0xc4>
 800252e:	1883      	adds	r3, r0, r2
 8002530:	4283      	cmp	r3, r0
 8002532:	4180      	sbcs	r0, r0
 8002534:	445c      	add	r4, fp
 8002536:	4240      	negs	r0, r0
 8002538:	1825      	adds	r5, r4, r0
 800253a:	022a      	lsls	r2, r5, #8
 800253c:	d400      	bmi.n	8002540 <__aeabi_dsub+0x54c>
 800253e:	e0da      	b.n	80026f6 <__aeabi_dsub+0x702>
 8002540:	4a72      	ldr	r2, [pc, #456]	@ (800270c <__aeabi_dsub+0x718>)
 8002542:	085b      	lsrs	r3, r3, #1
 8002544:	4015      	ands	r5, r2
 8002546:	07ea      	lsls	r2, r5, #31
 8002548:	431a      	orrs	r2, r3
 800254a:	0869      	lsrs	r1, r5, #1
 800254c:	075b      	lsls	r3, r3, #29
 800254e:	d400      	bmi.n	8002552 <__aeabi_dsub+0x55e>
 8002550:	e14a      	b.n	80027e8 <__aeabi_dsub+0x7f4>
 8002552:	230f      	movs	r3, #15
 8002554:	4013      	ands	r3, r2
 8002556:	2b04      	cmp	r3, #4
 8002558:	d100      	bne.n	800255c <__aeabi_dsub+0x568>
 800255a:	e0fc      	b.n	8002756 <__aeabi_dsub+0x762>
 800255c:	1d17      	adds	r7, r2, #4
 800255e:	4297      	cmp	r7, r2
 8002560:	41a4      	sbcs	r4, r4
 8002562:	4264      	negs	r4, r4
 8002564:	2502      	movs	r5, #2
 8002566:	1864      	adds	r4, r4, r1
 8002568:	e6ec      	b.n	8002344 <__aeabi_dsub+0x350>
 800256a:	4647      	mov	r7, r8
 800256c:	001c      	movs	r4, r3
 800256e:	431f      	orrs	r7, r3
 8002570:	d000      	beq.n	8002574 <__aeabi_dsub+0x580>
 8002572:	e743      	b.n	80023fc <__aeabi_dsub+0x408>
 8002574:	2600      	movs	r6, #0
 8002576:	2500      	movs	r5, #0
 8002578:	2400      	movs	r4, #0
 800257a:	e6cf      	b.n	800231c <__aeabi_dsub+0x328>
 800257c:	08c0      	lsrs	r0, r0, #3
 800257e:	0767      	lsls	r7, r4, #29
 8002580:	4307      	orrs	r7, r0
 8002582:	08e5      	lsrs	r5, r4, #3
 8002584:	e632      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002586:	1a87      	subs	r7, r0, r2
 8002588:	465b      	mov	r3, fp
 800258a:	42b8      	cmp	r0, r7
 800258c:	4180      	sbcs	r0, r0
 800258e:	1ae4      	subs	r4, r4, r3
 8002590:	4240      	negs	r0, r0
 8002592:	1a24      	subs	r4, r4, r0
 8002594:	0223      	lsls	r3, r4, #8
 8002596:	d428      	bmi.n	80025ea <__aeabi_dsub+0x5f6>
 8002598:	0763      	lsls	r3, r4, #29
 800259a:	08ff      	lsrs	r7, r7, #3
 800259c:	431f      	orrs	r7, r3
 800259e:	08e5      	lsrs	r5, r4, #3
 80025a0:	2301      	movs	r3, #1
 80025a2:	e77f      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d100      	bne.n	80025aa <__aeabi_dsub+0x5b6>
 80025a8:	e673      	b.n	8002292 <__aeabi_dsub+0x29e>
 80025aa:	464b      	mov	r3, r9
 80025ac:	1b5f      	subs	r7, r3, r5
 80025ae:	003b      	movs	r3, r7
 80025b0:	2d00      	cmp	r5, #0
 80025b2:	d100      	bne.n	80025b6 <__aeabi_dsub+0x5c2>
 80025b4:	e742      	b.n	800243c <__aeabi_dsub+0x448>
 80025b6:	2f38      	cmp	r7, #56	@ 0x38
 80025b8:	dd00      	ble.n	80025bc <__aeabi_dsub+0x5c8>
 80025ba:	e0ec      	b.n	8002796 <__aeabi_dsub+0x7a2>
 80025bc:	2380      	movs	r3, #128	@ 0x80
 80025be:	000e      	movs	r6, r1
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	431c      	orrs	r4, r3
 80025c4:	2f1f      	cmp	r7, #31
 80025c6:	dc25      	bgt.n	8002614 <__aeabi_dsub+0x620>
 80025c8:	2520      	movs	r5, #32
 80025ca:	0023      	movs	r3, r4
 80025cc:	1bed      	subs	r5, r5, r7
 80025ce:	0001      	movs	r1, r0
 80025d0:	40a8      	lsls	r0, r5
 80025d2:	40ab      	lsls	r3, r5
 80025d4:	40f9      	lsrs	r1, r7
 80025d6:	1e45      	subs	r5, r0, #1
 80025d8:	41a8      	sbcs	r0, r5
 80025da:	430b      	orrs	r3, r1
 80025dc:	40fc      	lsrs	r4, r7
 80025de:	4318      	orrs	r0, r3
 80025e0:	465b      	mov	r3, fp
 80025e2:	1b1b      	subs	r3, r3, r4
 80025e4:	469b      	mov	fp, r3
 80025e6:	e739      	b.n	800245c <__aeabi_dsub+0x468>
 80025e8:	4666      	mov	r6, ip
 80025ea:	2501      	movs	r5, #1
 80025ec:	e562      	b.n	80020b4 <__aeabi_dsub+0xc0>
 80025ee:	001f      	movs	r7, r3
 80025f0:	4659      	mov	r1, fp
 80025f2:	3f20      	subs	r7, #32
 80025f4:	40f9      	lsrs	r1, r7
 80025f6:	468c      	mov	ip, r1
 80025f8:	2b20      	cmp	r3, #32
 80025fa:	d005      	beq.n	8002608 <__aeabi_dsub+0x614>
 80025fc:	2740      	movs	r7, #64	@ 0x40
 80025fe:	4659      	mov	r1, fp
 8002600:	1afb      	subs	r3, r7, r3
 8002602:	4099      	lsls	r1, r3
 8002604:	430a      	orrs	r2, r1
 8002606:	4692      	mov	sl, r2
 8002608:	4657      	mov	r7, sl
 800260a:	1e7b      	subs	r3, r7, #1
 800260c:	419f      	sbcs	r7, r3
 800260e:	4663      	mov	r3, ip
 8002610:	431f      	orrs	r7, r3
 8002612:	e5c1      	b.n	8002198 <__aeabi_dsub+0x1a4>
 8002614:	003b      	movs	r3, r7
 8002616:	0025      	movs	r5, r4
 8002618:	3b20      	subs	r3, #32
 800261a:	40dd      	lsrs	r5, r3
 800261c:	2f20      	cmp	r7, #32
 800261e:	d004      	beq.n	800262a <__aeabi_dsub+0x636>
 8002620:	2340      	movs	r3, #64	@ 0x40
 8002622:	1bdb      	subs	r3, r3, r7
 8002624:	409c      	lsls	r4, r3
 8002626:	4320      	orrs	r0, r4
 8002628:	4680      	mov	r8, r0
 800262a:	4640      	mov	r0, r8
 800262c:	1e43      	subs	r3, r0, #1
 800262e:	4198      	sbcs	r0, r3
 8002630:	4328      	orrs	r0, r5
 8002632:	e713      	b.n	800245c <__aeabi_dsub+0x468>
 8002634:	2900      	cmp	r1, #0
 8002636:	d09d      	beq.n	8002574 <__aeabi_dsub+0x580>
 8002638:	2601      	movs	r6, #1
 800263a:	4663      	mov	r3, ip
 800263c:	465c      	mov	r4, fp
 800263e:	4690      	mov	r8, r2
 8002640:	401e      	ands	r6, r3
 8002642:	e6db      	b.n	80023fc <__aeabi_dsub+0x408>
 8002644:	1a17      	subs	r7, r2, r0
 8002646:	465b      	mov	r3, fp
 8002648:	42ba      	cmp	r2, r7
 800264a:	4192      	sbcs	r2, r2
 800264c:	1b1c      	subs	r4, r3, r4
 800264e:	4252      	negs	r2, r2
 8002650:	1aa4      	subs	r4, r4, r2
 8002652:	0223      	lsls	r3, r4, #8
 8002654:	d4c8      	bmi.n	80025e8 <__aeabi_dsub+0x5f4>
 8002656:	0763      	lsls	r3, r4, #29
 8002658:	08ff      	lsrs	r7, r7, #3
 800265a:	431f      	orrs	r7, r3
 800265c:	4666      	mov	r6, ip
 800265e:	2301      	movs	r3, #1
 8002660:	08e5      	lsrs	r5, r4, #3
 8002662:	e71f      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 8002664:	001d      	movs	r5, r3
 8002666:	2400      	movs	r4, #0
 8002668:	2700      	movs	r7, #0
 800266a:	e657      	b.n	800231c <__aeabi_dsub+0x328>
 800266c:	465c      	mov	r4, fp
 800266e:	08d0      	lsrs	r0, r2, #3
 8002670:	e66a      	b.n	8002348 <__aeabi_dsub+0x354>
 8002672:	2b00      	cmp	r3, #0
 8002674:	d100      	bne.n	8002678 <__aeabi_dsub+0x684>
 8002676:	e737      	b.n	80024e8 <__aeabi_dsub+0x4f4>
 8002678:	4653      	mov	r3, sl
 800267a:	08c0      	lsrs	r0, r0, #3
 800267c:	0767      	lsls	r7, r4, #29
 800267e:	4307      	orrs	r7, r0
 8002680:	08e5      	lsrs	r5, r4, #3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d100      	bne.n	8002688 <__aeabi_dsub+0x694>
 8002686:	e5b1      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002688:	2380      	movs	r3, #128	@ 0x80
 800268a:	031b      	lsls	r3, r3, #12
 800268c:	421d      	tst	r5, r3
 800268e:	d008      	beq.n	80026a2 <__aeabi_dsub+0x6ae>
 8002690:	4659      	mov	r1, fp
 8002692:	08c8      	lsrs	r0, r1, #3
 8002694:	4218      	tst	r0, r3
 8002696:	d104      	bne.n	80026a2 <__aeabi_dsub+0x6ae>
 8002698:	08d2      	lsrs	r2, r2, #3
 800269a:	0749      	lsls	r1, r1, #29
 800269c:	430a      	orrs	r2, r1
 800269e:	0017      	movs	r7, r2
 80026a0:	0005      	movs	r5, r0
 80026a2:	0f7b      	lsrs	r3, r7, #29
 80026a4:	00ff      	lsls	r7, r7, #3
 80026a6:	08ff      	lsrs	r7, r7, #3
 80026a8:	075b      	lsls	r3, r3, #29
 80026aa:	431f      	orrs	r7, r3
 80026ac:	e59e      	b.n	80021ec <__aeabi_dsub+0x1f8>
 80026ae:	08c0      	lsrs	r0, r0, #3
 80026b0:	0763      	lsls	r3, r4, #29
 80026b2:	4318      	orrs	r0, r3
 80026b4:	08e5      	lsrs	r5, r4, #3
 80026b6:	2900      	cmp	r1, #0
 80026b8:	d053      	beq.n	8002762 <__aeabi_dsub+0x76e>
 80026ba:	2380      	movs	r3, #128	@ 0x80
 80026bc:	031b      	lsls	r3, r3, #12
 80026be:	421d      	tst	r5, r3
 80026c0:	d00a      	beq.n	80026d8 <__aeabi_dsub+0x6e4>
 80026c2:	4659      	mov	r1, fp
 80026c4:	08cc      	lsrs	r4, r1, #3
 80026c6:	421c      	tst	r4, r3
 80026c8:	d106      	bne.n	80026d8 <__aeabi_dsub+0x6e4>
 80026ca:	2601      	movs	r6, #1
 80026cc:	4663      	mov	r3, ip
 80026ce:	0025      	movs	r5, r4
 80026d0:	08d0      	lsrs	r0, r2, #3
 80026d2:	0749      	lsls	r1, r1, #29
 80026d4:	4308      	orrs	r0, r1
 80026d6:	401e      	ands	r6, r3
 80026d8:	0f47      	lsrs	r7, r0, #29
 80026da:	00c0      	lsls	r0, r0, #3
 80026dc:	08c0      	lsrs	r0, r0, #3
 80026de:	077f      	lsls	r7, r7, #29
 80026e0:	4307      	orrs	r7, r0
 80026e2:	e583      	b.n	80021ec <__aeabi_dsub+0x1f8>
 80026e4:	1883      	adds	r3, r0, r2
 80026e6:	4293      	cmp	r3, r2
 80026e8:	4192      	sbcs	r2, r2
 80026ea:	445c      	add	r4, fp
 80026ec:	4252      	negs	r2, r2
 80026ee:	18a5      	adds	r5, r4, r2
 80026f0:	022a      	lsls	r2, r5, #8
 80026f2:	d500      	bpl.n	80026f6 <__aeabi_dsub+0x702>
 80026f4:	e724      	b.n	8002540 <__aeabi_dsub+0x54c>
 80026f6:	076f      	lsls	r7, r5, #29
 80026f8:	08db      	lsrs	r3, r3, #3
 80026fa:	431f      	orrs	r7, r3
 80026fc:	08ed      	lsrs	r5, r5, #3
 80026fe:	2301      	movs	r3, #1
 8002700:	e6d0      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	000007ff 	.word	0x000007ff
 8002708:	000007fe 	.word	0x000007fe
 800270c:	ff7fffff 	.word	0xff7fffff
 8002710:	465b      	mov	r3, fp
 8002712:	08d2      	lsrs	r2, r2, #3
 8002714:	075f      	lsls	r7, r3, #29
 8002716:	4666      	mov	r6, ip
 8002718:	4317      	orrs	r7, r2
 800271a:	08dd      	lsrs	r5, r3, #3
 800271c:	e566      	b.n	80021ec <__aeabi_dsub+0x1f8>
 800271e:	0025      	movs	r5, r4
 8002720:	3b20      	subs	r3, #32
 8002722:	40dd      	lsrs	r5, r3
 8002724:	4663      	mov	r3, ip
 8002726:	2b20      	cmp	r3, #32
 8002728:	d005      	beq.n	8002736 <__aeabi_dsub+0x742>
 800272a:	2340      	movs	r3, #64	@ 0x40
 800272c:	4661      	mov	r1, ip
 800272e:	1a5b      	subs	r3, r3, r1
 8002730:	409c      	lsls	r4, r3
 8002732:	4320      	orrs	r0, r4
 8002734:	4680      	mov	r8, r0
 8002736:	4647      	mov	r7, r8
 8002738:	1e7b      	subs	r3, r7, #1
 800273a:	419f      	sbcs	r7, r3
 800273c:	432f      	orrs	r7, r5
 800273e:	e5a0      	b.n	8002282 <__aeabi_dsub+0x28e>
 8002740:	2120      	movs	r1, #32
 8002742:	2700      	movs	r7, #0
 8002744:	1a09      	subs	r1, r1, r0
 8002746:	e4d2      	b.n	80020ee <__aeabi_dsub+0xfa>
 8002748:	2f00      	cmp	r7, #0
 800274a:	d100      	bne.n	800274e <__aeabi_dsub+0x75a>
 800274c:	e713      	b.n	8002576 <__aeabi_dsub+0x582>
 800274e:	465c      	mov	r4, fp
 8002750:	0017      	movs	r7, r2
 8002752:	2500      	movs	r5, #0
 8002754:	e5f6      	b.n	8002344 <__aeabi_dsub+0x350>
 8002756:	08d7      	lsrs	r7, r2, #3
 8002758:	0749      	lsls	r1, r1, #29
 800275a:	2302      	movs	r3, #2
 800275c:	430f      	orrs	r7, r1
 800275e:	092d      	lsrs	r5, r5, #4
 8002760:	e6a0      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 8002762:	0007      	movs	r7, r0
 8002764:	e542      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002766:	465b      	mov	r3, fp
 8002768:	2601      	movs	r6, #1
 800276a:	075f      	lsls	r7, r3, #29
 800276c:	08dd      	lsrs	r5, r3, #3
 800276e:	4663      	mov	r3, ip
 8002770:	08d2      	lsrs	r2, r2, #3
 8002772:	4317      	orrs	r7, r2
 8002774:	401e      	ands	r6, r3
 8002776:	e539      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002778:	465b      	mov	r3, fp
 800277a:	08d2      	lsrs	r2, r2, #3
 800277c:	075f      	lsls	r7, r3, #29
 800277e:	4317      	orrs	r7, r2
 8002780:	08dd      	lsrs	r5, r3, #3
 8002782:	e533      	b.n	80021ec <__aeabi_dsub+0x1f8>
 8002784:	4a1e      	ldr	r2, [pc, #120]	@ (8002800 <__aeabi_dsub+0x80c>)
 8002786:	08db      	lsrs	r3, r3, #3
 8002788:	4022      	ands	r2, r4
 800278a:	0757      	lsls	r7, r2, #29
 800278c:	0252      	lsls	r2, r2, #9
 800278e:	2501      	movs	r5, #1
 8002790:	431f      	orrs	r7, r3
 8002792:	0b14      	lsrs	r4, r2, #12
 8002794:	e5c2      	b.n	800231c <__aeabi_dsub+0x328>
 8002796:	000e      	movs	r6, r1
 8002798:	2001      	movs	r0, #1
 800279a:	e65f      	b.n	800245c <__aeabi_dsub+0x468>
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00d      	beq.n	80027bc <__aeabi_dsub+0x7c8>
 80027a0:	464b      	mov	r3, r9
 80027a2:	1b5b      	subs	r3, r3, r5
 80027a4:	469c      	mov	ip, r3
 80027a6:	2d00      	cmp	r5, #0
 80027a8:	d100      	bne.n	80027ac <__aeabi_dsub+0x7b8>
 80027aa:	e548      	b.n	800223e <__aeabi_dsub+0x24a>
 80027ac:	2701      	movs	r7, #1
 80027ae:	2b38      	cmp	r3, #56	@ 0x38
 80027b0:	dd00      	ble.n	80027b4 <__aeabi_dsub+0x7c0>
 80027b2:	e566      	b.n	8002282 <__aeabi_dsub+0x28e>
 80027b4:	2380      	movs	r3, #128	@ 0x80
 80027b6:	041b      	lsls	r3, r3, #16
 80027b8:	431c      	orrs	r4, r3
 80027ba:	e550      	b.n	800225e <__aeabi_dsub+0x26a>
 80027bc:	1c6b      	adds	r3, r5, #1
 80027be:	4d11      	ldr	r5, [pc, #68]	@ (8002804 <__aeabi_dsub+0x810>)
 80027c0:	422b      	tst	r3, r5
 80027c2:	d000      	beq.n	80027c6 <__aeabi_dsub+0x7d2>
 80027c4:	e673      	b.n	80024ae <__aeabi_dsub+0x4ba>
 80027c6:	4659      	mov	r1, fp
 80027c8:	0023      	movs	r3, r4
 80027ca:	4311      	orrs	r1, r2
 80027cc:	468a      	mov	sl, r1
 80027ce:	4303      	orrs	r3, r0
 80027d0:	e600      	b.n	80023d4 <__aeabi_dsub+0x3e0>
 80027d2:	0767      	lsls	r7, r4, #29
 80027d4:	08c0      	lsrs	r0, r0, #3
 80027d6:	2300      	movs	r3, #0
 80027d8:	4307      	orrs	r7, r0
 80027da:	08e5      	lsrs	r5, r4, #3
 80027dc:	e662      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 80027de:	0764      	lsls	r4, r4, #29
 80027e0:	08ff      	lsrs	r7, r7, #3
 80027e2:	4327      	orrs	r7, r4
 80027e4:	0905      	lsrs	r5, r0, #4
 80027e6:	e65d      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 80027e8:	08d2      	lsrs	r2, r2, #3
 80027ea:	0749      	lsls	r1, r1, #29
 80027ec:	4311      	orrs	r1, r2
 80027ee:	000f      	movs	r7, r1
 80027f0:	2302      	movs	r3, #2
 80027f2:	092d      	lsrs	r5, r5, #4
 80027f4:	e656      	b.n	80024a4 <__aeabi_dsub+0x4b0>
 80027f6:	0007      	movs	r7, r0
 80027f8:	e5a4      	b.n	8002344 <__aeabi_dsub+0x350>
 80027fa:	0038      	movs	r0, r7
 80027fc:	e48f      	b.n	800211e <__aeabi_dsub+0x12a>
 80027fe:	46c0      	nop			@ (mov r8, r8)
 8002800:	ff7fffff 	.word	0xff7fffff
 8002804:	000007fe 	.word	0x000007fe

08002808 <__aeabi_dcmpun>:
 8002808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800280a:	46c6      	mov	lr, r8
 800280c:	031e      	lsls	r6, r3, #12
 800280e:	0b36      	lsrs	r6, r6, #12
 8002810:	46b0      	mov	r8, r6
 8002812:	4e0d      	ldr	r6, [pc, #52]	@ (8002848 <__aeabi_dcmpun+0x40>)
 8002814:	030c      	lsls	r4, r1, #12
 8002816:	004d      	lsls	r5, r1, #1
 8002818:	005f      	lsls	r7, r3, #1
 800281a:	b500      	push	{lr}
 800281c:	0b24      	lsrs	r4, r4, #12
 800281e:	0d6d      	lsrs	r5, r5, #21
 8002820:	0d7f      	lsrs	r7, r7, #21
 8002822:	42b5      	cmp	r5, r6
 8002824:	d00b      	beq.n	800283e <__aeabi_dcmpun+0x36>
 8002826:	4908      	ldr	r1, [pc, #32]	@ (8002848 <__aeabi_dcmpun+0x40>)
 8002828:	2000      	movs	r0, #0
 800282a:	428f      	cmp	r7, r1
 800282c:	d104      	bne.n	8002838 <__aeabi_dcmpun+0x30>
 800282e:	4646      	mov	r6, r8
 8002830:	4316      	orrs	r6, r2
 8002832:	0030      	movs	r0, r6
 8002834:	1e43      	subs	r3, r0, #1
 8002836:	4198      	sbcs	r0, r3
 8002838:	bc80      	pop	{r7}
 800283a:	46b8      	mov	r8, r7
 800283c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800283e:	4304      	orrs	r4, r0
 8002840:	2001      	movs	r0, #1
 8002842:	2c00      	cmp	r4, #0
 8002844:	d1f8      	bne.n	8002838 <__aeabi_dcmpun+0x30>
 8002846:	e7ee      	b.n	8002826 <__aeabi_dcmpun+0x1e>
 8002848:	000007ff 	.word	0x000007ff

0800284c <__aeabi_d2iz>:
 800284c:	000b      	movs	r3, r1
 800284e:	0002      	movs	r2, r0
 8002850:	b570      	push	{r4, r5, r6, lr}
 8002852:	4d16      	ldr	r5, [pc, #88]	@ (80028ac <__aeabi_d2iz+0x60>)
 8002854:	030c      	lsls	r4, r1, #12
 8002856:	b082      	sub	sp, #8
 8002858:	0049      	lsls	r1, r1, #1
 800285a:	2000      	movs	r0, #0
 800285c:	9200      	str	r2, [sp, #0]
 800285e:	9301      	str	r3, [sp, #4]
 8002860:	0b24      	lsrs	r4, r4, #12
 8002862:	0d49      	lsrs	r1, r1, #21
 8002864:	0fde      	lsrs	r6, r3, #31
 8002866:	42a9      	cmp	r1, r5
 8002868:	dd04      	ble.n	8002874 <__aeabi_d2iz+0x28>
 800286a:	4811      	ldr	r0, [pc, #68]	@ (80028b0 <__aeabi_d2iz+0x64>)
 800286c:	4281      	cmp	r1, r0
 800286e:	dd03      	ble.n	8002878 <__aeabi_d2iz+0x2c>
 8002870:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <__aeabi_d2iz+0x68>)
 8002872:	18f0      	adds	r0, r6, r3
 8002874:	b002      	add	sp, #8
 8002876:	bd70      	pop	{r4, r5, r6, pc}
 8002878:	2080      	movs	r0, #128	@ 0x80
 800287a:	0340      	lsls	r0, r0, #13
 800287c:	4320      	orrs	r0, r4
 800287e:	4c0e      	ldr	r4, [pc, #56]	@ (80028b8 <__aeabi_d2iz+0x6c>)
 8002880:	1a64      	subs	r4, r4, r1
 8002882:	2c1f      	cmp	r4, #31
 8002884:	dd08      	ble.n	8002898 <__aeabi_d2iz+0x4c>
 8002886:	4b0d      	ldr	r3, [pc, #52]	@ (80028bc <__aeabi_d2iz+0x70>)
 8002888:	1a5b      	subs	r3, r3, r1
 800288a:	40d8      	lsrs	r0, r3
 800288c:	0003      	movs	r3, r0
 800288e:	4258      	negs	r0, r3
 8002890:	2e00      	cmp	r6, #0
 8002892:	d1ef      	bne.n	8002874 <__aeabi_d2iz+0x28>
 8002894:	0018      	movs	r0, r3
 8002896:	e7ed      	b.n	8002874 <__aeabi_d2iz+0x28>
 8002898:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <__aeabi_d2iz+0x74>)
 800289a:	9a00      	ldr	r2, [sp, #0]
 800289c:	469c      	mov	ip, r3
 800289e:	0003      	movs	r3, r0
 80028a0:	4461      	add	r1, ip
 80028a2:	408b      	lsls	r3, r1
 80028a4:	40e2      	lsrs	r2, r4
 80028a6:	4313      	orrs	r3, r2
 80028a8:	e7f1      	b.n	800288e <__aeabi_d2iz+0x42>
 80028aa:	46c0      	nop			@ (mov r8, r8)
 80028ac:	000003fe 	.word	0x000003fe
 80028b0:	0000041d 	.word	0x0000041d
 80028b4:	7fffffff 	.word	0x7fffffff
 80028b8:	00000433 	.word	0x00000433
 80028bc:	00000413 	.word	0x00000413
 80028c0:	fffffbed 	.word	0xfffffbed

080028c4 <__aeabi_i2d>:
 80028c4:	b570      	push	{r4, r5, r6, lr}
 80028c6:	2800      	cmp	r0, #0
 80028c8:	d016      	beq.n	80028f8 <__aeabi_i2d+0x34>
 80028ca:	17c3      	asrs	r3, r0, #31
 80028cc:	18c5      	adds	r5, r0, r3
 80028ce:	405d      	eors	r5, r3
 80028d0:	0fc4      	lsrs	r4, r0, #31
 80028d2:	0028      	movs	r0, r5
 80028d4:	f000 f890 	bl	80029f8 <__clzsi2>
 80028d8:	4b10      	ldr	r3, [pc, #64]	@ (800291c <__aeabi_i2d+0x58>)
 80028da:	1a1b      	subs	r3, r3, r0
 80028dc:	055b      	lsls	r3, r3, #21
 80028de:	0d5b      	lsrs	r3, r3, #21
 80028e0:	280a      	cmp	r0, #10
 80028e2:	dc14      	bgt.n	800290e <__aeabi_i2d+0x4a>
 80028e4:	0002      	movs	r2, r0
 80028e6:	002e      	movs	r6, r5
 80028e8:	3215      	adds	r2, #21
 80028ea:	4096      	lsls	r6, r2
 80028ec:	220b      	movs	r2, #11
 80028ee:	1a12      	subs	r2, r2, r0
 80028f0:	40d5      	lsrs	r5, r2
 80028f2:	032d      	lsls	r5, r5, #12
 80028f4:	0b2d      	lsrs	r5, r5, #12
 80028f6:	e003      	b.n	8002900 <__aeabi_i2d+0x3c>
 80028f8:	2400      	movs	r4, #0
 80028fa:	2300      	movs	r3, #0
 80028fc:	2500      	movs	r5, #0
 80028fe:	2600      	movs	r6, #0
 8002900:	051b      	lsls	r3, r3, #20
 8002902:	432b      	orrs	r3, r5
 8002904:	07e4      	lsls	r4, r4, #31
 8002906:	4323      	orrs	r3, r4
 8002908:	0030      	movs	r0, r6
 800290a:	0019      	movs	r1, r3
 800290c:	bd70      	pop	{r4, r5, r6, pc}
 800290e:	380b      	subs	r0, #11
 8002910:	4085      	lsls	r5, r0
 8002912:	032d      	lsls	r5, r5, #12
 8002914:	2600      	movs	r6, #0
 8002916:	0b2d      	lsrs	r5, r5, #12
 8002918:	e7f2      	b.n	8002900 <__aeabi_i2d+0x3c>
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	0000041e 	.word	0x0000041e

08002920 <__aeabi_ui2d>:
 8002920:	b510      	push	{r4, lr}
 8002922:	1e04      	subs	r4, r0, #0
 8002924:	d010      	beq.n	8002948 <__aeabi_ui2d+0x28>
 8002926:	f000 f867 	bl	80029f8 <__clzsi2>
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <__aeabi_ui2d+0x44>)
 800292c:	1a1b      	subs	r3, r3, r0
 800292e:	055b      	lsls	r3, r3, #21
 8002930:	0d5b      	lsrs	r3, r3, #21
 8002932:	280a      	cmp	r0, #10
 8002934:	dc0f      	bgt.n	8002956 <__aeabi_ui2d+0x36>
 8002936:	220b      	movs	r2, #11
 8002938:	0021      	movs	r1, r4
 800293a:	1a12      	subs	r2, r2, r0
 800293c:	40d1      	lsrs	r1, r2
 800293e:	3015      	adds	r0, #21
 8002940:	030a      	lsls	r2, r1, #12
 8002942:	4084      	lsls	r4, r0
 8002944:	0b12      	lsrs	r2, r2, #12
 8002946:	e001      	b.n	800294c <__aeabi_ui2d+0x2c>
 8002948:	2300      	movs	r3, #0
 800294a:	2200      	movs	r2, #0
 800294c:	051b      	lsls	r3, r3, #20
 800294e:	4313      	orrs	r3, r2
 8002950:	0020      	movs	r0, r4
 8002952:	0019      	movs	r1, r3
 8002954:	bd10      	pop	{r4, pc}
 8002956:	0022      	movs	r2, r4
 8002958:	380b      	subs	r0, #11
 800295a:	4082      	lsls	r2, r0
 800295c:	0312      	lsls	r2, r2, #12
 800295e:	2400      	movs	r4, #0
 8002960:	0b12      	lsrs	r2, r2, #12
 8002962:	e7f3      	b.n	800294c <__aeabi_ui2d+0x2c>
 8002964:	0000041e 	.word	0x0000041e

08002968 <__aeabi_f2d>:
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	0242      	lsls	r2, r0, #9
 800296c:	0043      	lsls	r3, r0, #1
 800296e:	0fc4      	lsrs	r4, r0, #31
 8002970:	20fe      	movs	r0, #254	@ 0xfe
 8002972:	0e1b      	lsrs	r3, r3, #24
 8002974:	1c59      	adds	r1, r3, #1
 8002976:	0a55      	lsrs	r5, r2, #9
 8002978:	4208      	tst	r0, r1
 800297a:	d00c      	beq.n	8002996 <__aeabi_f2d+0x2e>
 800297c:	21e0      	movs	r1, #224	@ 0xe0
 800297e:	0089      	lsls	r1, r1, #2
 8002980:	468c      	mov	ip, r1
 8002982:	076d      	lsls	r5, r5, #29
 8002984:	0b12      	lsrs	r2, r2, #12
 8002986:	4463      	add	r3, ip
 8002988:	051b      	lsls	r3, r3, #20
 800298a:	4313      	orrs	r3, r2
 800298c:	07e4      	lsls	r4, r4, #31
 800298e:	4323      	orrs	r3, r4
 8002990:	0028      	movs	r0, r5
 8002992:	0019      	movs	r1, r3
 8002994:	bd70      	pop	{r4, r5, r6, pc}
 8002996:	2b00      	cmp	r3, #0
 8002998:	d114      	bne.n	80029c4 <__aeabi_f2d+0x5c>
 800299a:	2d00      	cmp	r5, #0
 800299c:	d01b      	beq.n	80029d6 <__aeabi_f2d+0x6e>
 800299e:	0028      	movs	r0, r5
 80029a0:	f000 f82a 	bl	80029f8 <__clzsi2>
 80029a4:	280a      	cmp	r0, #10
 80029a6:	dc1c      	bgt.n	80029e2 <__aeabi_f2d+0x7a>
 80029a8:	230b      	movs	r3, #11
 80029aa:	002a      	movs	r2, r5
 80029ac:	1a1b      	subs	r3, r3, r0
 80029ae:	40da      	lsrs	r2, r3
 80029b0:	0003      	movs	r3, r0
 80029b2:	3315      	adds	r3, #21
 80029b4:	409d      	lsls	r5, r3
 80029b6:	4b0e      	ldr	r3, [pc, #56]	@ (80029f0 <__aeabi_f2d+0x88>)
 80029b8:	0312      	lsls	r2, r2, #12
 80029ba:	1a1b      	subs	r3, r3, r0
 80029bc:	055b      	lsls	r3, r3, #21
 80029be:	0b12      	lsrs	r2, r2, #12
 80029c0:	0d5b      	lsrs	r3, r3, #21
 80029c2:	e7e1      	b.n	8002988 <__aeabi_f2d+0x20>
 80029c4:	2d00      	cmp	r5, #0
 80029c6:	d009      	beq.n	80029dc <__aeabi_f2d+0x74>
 80029c8:	0b13      	lsrs	r3, r2, #12
 80029ca:	2280      	movs	r2, #128	@ 0x80
 80029cc:	0312      	lsls	r2, r2, #12
 80029ce:	431a      	orrs	r2, r3
 80029d0:	076d      	lsls	r5, r5, #29
 80029d2:	4b08      	ldr	r3, [pc, #32]	@ (80029f4 <__aeabi_f2d+0x8c>)
 80029d4:	e7d8      	b.n	8002988 <__aeabi_f2d+0x20>
 80029d6:	2300      	movs	r3, #0
 80029d8:	2200      	movs	r2, #0
 80029da:	e7d5      	b.n	8002988 <__aeabi_f2d+0x20>
 80029dc:	2200      	movs	r2, #0
 80029de:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <__aeabi_f2d+0x8c>)
 80029e0:	e7d2      	b.n	8002988 <__aeabi_f2d+0x20>
 80029e2:	0003      	movs	r3, r0
 80029e4:	002a      	movs	r2, r5
 80029e6:	3b0b      	subs	r3, #11
 80029e8:	409a      	lsls	r2, r3
 80029ea:	2500      	movs	r5, #0
 80029ec:	e7e3      	b.n	80029b6 <__aeabi_f2d+0x4e>
 80029ee:	46c0      	nop			@ (mov r8, r8)
 80029f0:	00000389 	.word	0x00000389
 80029f4:	000007ff 	.word	0x000007ff

080029f8 <__clzsi2>:
 80029f8:	211c      	movs	r1, #28
 80029fa:	2301      	movs	r3, #1
 80029fc:	041b      	lsls	r3, r3, #16
 80029fe:	4298      	cmp	r0, r3
 8002a00:	d301      	bcc.n	8002a06 <__clzsi2+0xe>
 8002a02:	0c00      	lsrs	r0, r0, #16
 8002a04:	3910      	subs	r1, #16
 8002a06:	0a1b      	lsrs	r3, r3, #8
 8002a08:	4298      	cmp	r0, r3
 8002a0a:	d301      	bcc.n	8002a10 <__clzsi2+0x18>
 8002a0c:	0a00      	lsrs	r0, r0, #8
 8002a0e:	3908      	subs	r1, #8
 8002a10:	091b      	lsrs	r3, r3, #4
 8002a12:	4298      	cmp	r0, r3
 8002a14:	d301      	bcc.n	8002a1a <__clzsi2+0x22>
 8002a16:	0900      	lsrs	r0, r0, #4
 8002a18:	3904      	subs	r1, #4
 8002a1a:	a202      	add	r2, pc, #8	@ (adr r2, 8002a24 <__clzsi2+0x2c>)
 8002a1c:	5c10      	ldrb	r0, [r2, r0]
 8002a1e:	1840      	adds	r0, r0, r1
 8002a20:	4770      	bx	lr
 8002a22:	46c0      	nop			@ (mov r8, r8)
 8002a24:	02020304 	.word	0x02020304
 8002a28:	01010101 	.word	0x01010101
	...

08002a34 <writeRegister>:
 */

#include "ADS1015_ADS1115.h"

// Write the register
static void writeRegister(ADS1xx5_I2C *i2c, uint8_t reg, uint16_t value) {
 8002a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002a36:	0013      	movs	r3, r2
	uint8_t pData[3] = { reg, (uint8_t) (value >> 8), (uint8_t) (value & 0xFF) };
 8002a38:	aa03      	add	r2, sp, #12
 8002a3a:	7011      	strb	r1, [r2, #0]
 8002a3c:	7093      	strb	r3, [r2, #2]
 8002a3e:	0a19      	lsrs	r1, r3, #8
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, pData, 3, 10);
 8002a40:	230a      	movs	r3, #10
	uint8_t pData[3] = { reg, (uint8_t) (value >> 8), (uint8_t) (value & 0xFF) };
 8002a42:	7051      	strb	r1, [r2, #1]
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, pData, 3, 10);
 8002a44:	8801      	ldrh	r1, [r0, #0]
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	68c0      	ldr	r0, [r0, #12]
 8002a4a:	3b07      	subs	r3, #7
 8002a4c:	f000 ffb0 	bl	80039b0 <HAL_I2C_Master_Transmit>
}
 8002a50:	b005      	add	sp, #20
 8002a52:	bd00      	pop	{pc}

08002a54 <ADSbegin.constprop.0>:
	return ((pData[0] << 8) | pData[1]);
}

// Check if we have correct connection.
static void ADSbegin(ADS1xx5_I2C *i2c) {
	if (HAL_I2C_IsDeviceReady(i2c->hi2c, i2c->m_i2cAddress, 10, 10) != HAL_OK)
 8002a54:	230a      	movs	r3, #10
static void ADSbegin(ADS1xx5_I2C *i2c) {
 8002a56:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(i2c->hi2c, i2c->m_i2cAddress, 10, 10) != HAL_OK)
 8002a58:	8801      	ldrh	r1, [r0, #0]
 8002a5a:	001a      	movs	r2, r3
 8002a5c:	68c0      	ldr	r0, [r0, #12]
 8002a5e:	f001 f8d9 	bl	8003c14 <HAL_I2C_IsDeviceReady>
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d005      	beq.n	8002a72 <ADSbegin.constprop.0+0x1e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // This MUST have GPIO PA5 ready to use - ERROR I2C - Wrong address
 8002a66:	20a0      	movs	r0, #160	@ 0xa0
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2120      	movs	r1, #32
 8002a6c:	05c0      	lsls	r0, r0, #23
 8002a6e:	f000 fdb1 	bl	80035d4 <HAL_GPIO_WritePin>

}
 8002a72:	bd10      	pop	{r4, pc}

08002a74 <readRegister.constprop.0>:
static uint16_t readRegister(ADS1xx5_I2C *i2c, uint8_t reg) {
 8002a74:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002a76:	220b      	movs	r2, #11
 8002a78:	2600      	movs	r6, #0
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, &reg, 1, 10);
 8002a7a:	250a      	movs	r5, #10
 8002a7c:	446a      	add	r2, sp
 8002a7e:	8801      	ldrh	r1, [r0, #0]
 8002a80:	7016      	strb	r6, [r2, #0]
 8002a82:	9500      	str	r5, [sp, #0]
static uint16_t readRegister(ADS1xx5_I2C *i2c, uint8_t reg) {
 8002a84:	0004      	movs	r4, r0
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, &reg, 1, 10);
 8002a86:	2301      	movs	r3, #1
 8002a88:	68c0      	ldr	r0, [r0, #12]
 8002a8a:	f000 ff91 	bl	80039b0 <HAL_I2C_Master_Transmit>
	uint8_t pData[2] = { 0, 0 };
 8002a8e:	466b      	mov	r3, sp
	HAL_I2C_Master_Receive(i2c->hi2c, i2c->m_i2cAddress, pData, 2, 10);
 8002a90:	8821      	ldrh	r1, [r4, #0]
	uint8_t pData[2] = { 0, 0 };
 8002a92:	819e      	strh	r6, [r3, #12]
	HAL_I2C_Master_Receive(i2c->hi2c, i2c->m_i2cAddress, pData, 2, 10);
 8002a94:	9500      	str	r5, [sp, #0]
 8002a96:	2302      	movs	r3, #2
 8002a98:	68e0      	ldr	r0, [r4, #12]
 8002a9a:	aa03      	add	r2, sp, #12
 8002a9c:	f001 f82c 	bl	8003af8 <HAL_I2C_Master_Receive>
	return ((pData[0] << 8) | pData[1]);
 8002aa0:	466b      	mov	r3, sp
 8002aa2:	8998      	ldrh	r0, [r3, #12]
 8002aa4:	ba40      	rev16	r0, r0
 8002aa6:	b280      	uxth	r0, r0
}
 8002aa8:	b004      	add	sp, #16
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}

08002aac <ADS1115>:

// Declare an ADS1115 structure
void ADS1115(ADS1xx5_I2C *i2c, I2C_HandleTypeDef *hi2c, uint8_t i2cAddress) {
	i2c->hi2c = hi2c;
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
	i2c->m_conversionDelay = ADS1115_CONVERSIONDELAY;
 8002aac:	2308      	movs	r3, #8
void ADS1115(ADS1xx5_I2C *i2c, I2C_HandleTypeDef *hi2c, uint8_t i2cAddress) {
 8002aae:	b510      	push	{r4, lr}
	i2c->m_conversionDelay = ADS1115_CONVERSIONDELAY;
 8002ab0:	6043      	str	r3, [r0, #4]
	i2c->m_bitShift = 0;
 8002ab2:	2300      	movs	r3, #0
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
 8002ab4:	0052      	lsls	r2, r2, #1
	i2c->hi2c = hi2c;
 8002ab6:	60c1      	str	r1, [r0, #12]
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
 8002ab8:	8002      	strh	r2, [r0, #0]
	i2c->m_bitShift = 0;
 8002aba:	7203      	strb	r3, [r0, #8]
	i2c->m_gain = GAIN_TWOTHIRDS; /* +/- 6.144V range (limited to VDD +0.3V max!) */
 8002abc:	8143      	strh	r3, [r0, #10]
	ADSbegin(i2c);
 8002abe:	f7ff ffc9 	bl	8002a54 <ADSbegin.constprop.0>
}
 8002ac2:	bd10      	pop	{r4, pc}

08002ac4 <ADSsetGain>:
 // ADSsetGain(GAIN_FOUR);       // 4x gain   +/- 1.024V  1 bit = 0.5mV    0.03125mV
 // ADSsetGain(GAIN_EIGHT);      // 8x gain   +/- 0.512V  1 bit = 0.25mV   0.015625mV
 // ADSsetGain(GAIN_SIXTEEN);    // 16x gain  +/- 0.256V  1 bit = 0.125mV  0.0078125mV
 */
void ADSsetGain(ADS1xx5_I2C *i2c, adsGain_t gain) {
	i2c->m_gain = gain;
 8002ac4:	8141      	strh	r1, [r0, #10]
}
 8002ac6:	4770      	bx	lr

08002ac8 <ADSreadADC_SingleEnded>:
adsGain_t ADSgetGain(ADS1xx5_I2C *i2c) {
	return i2c->m_gain;
}

// Gets a single-ended ADC reading from the specified channel
uint16_t ADSreadADC_SingleEnded(ADS1xx5_I2C *i2c, uint8_t channel) {
 8002ac8:	b510      	push	{r4, lr}
 8002aca:	0004      	movs	r4, r0
	if (channel > 3) {
		return 0;
 8002acc:	2000      	movs	r0, #0
	if (channel > 3) {
 8002ace:	2903      	cmp	r1, #3
 8002ad0:	d818      	bhi.n	8002b04 <ADSreadADC_SingleEnded+0x3c>
			ADS1015_REG_CONFIG_CMODE_TRAD 	| 	// Traditional comparator (default val)
			ADS1015_REG_CONFIG_DR_1600SPS 	| 	// 1600 samples per second (default)
			ADS1015_REG_CONFIG_MODE_SINGLE;   	// Single-shot mode (default)

	// Set PGA/voltage range
	config |= i2c->m_gain;
 8002ad2:	8962      	ldrh	r2, [r4, #10]

	// Set single-ended input channel
	switch (channel) {
 8002ad4:	2902      	cmp	r1, #2
 8002ad6:	d018      	beq.n	8002b0a <ADSreadADC_SingleEnded+0x42>
 8002ad8:	2903      	cmp	r1, #3
 8002ada:	d018      	beq.n	8002b0e <ADSreadADC_SingleEnded+0x46>
 8002adc:	2901      	cmp	r1, #1
 8002ade:	d012      	beq.n	8002b06 <ADSreadADC_SingleEnded+0x3e>
	case (0):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_0;
 8002ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <ADSreadADC_SingleEnded+0x4c>)
		break;
	case (2):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
		break;
	case (3):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
 8002ae2:	431a      	orrs	r2, r3
		break;
	}

	// Set 'start single-conversion' bit
	config |= ADS1015_REG_CONFIG_OS_SINGLE;
 8002ae4:	2380      	movs	r3, #128	@ 0x80
 8002ae6:	021b      	lsls	r3, r3, #8

	// Write config register to the ADC
	writeRegister(i2c, ADS1015_REG_POINTER_CONFIG, config);
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	2101      	movs	r1, #1
 8002aec:	0020      	movs	r0, r4
 8002aee:	f7ff ffa1 	bl	8002a34 <writeRegister>

	// Wait for the conversion to complete
	HAL_Delay(i2c->m_conversionDelay);
 8002af2:	6860      	ldr	r0, [r4, #4]
 8002af4:	f000 fb8a 	bl	800320c <HAL_Delay>

	// Read the conversion results
	// Shift 12-bit results right 4 bits for the ADS1015
	return readRegister(i2c, ADS1015_REG_POINTER_CONVERT) >> i2c->m_bitShift;
 8002af8:	0020      	movs	r0, r4
 8002afa:	f7ff ffbb 	bl	8002a74 <readRegister.constprop.0>
 8002afe:	7a23      	ldrb	r3, [r4, #8]
 8002b00:	4118      	asrs	r0, r3
 8002b02:	b280      	uxth	r0, r0
}
 8002b04:	bd10      	pop	{r4, pc}
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_1;
 8002b06:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <ADSreadADC_SingleEnded+0x50>)
 8002b08:	e7eb      	b.n	8002ae2 <ADSreadADC_SingleEnded+0x1a>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
 8002b0a:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <ADSreadADC_SingleEnded+0x54>)
 8002b0c:	e7e9      	b.n	8002ae2 <ADSreadADC_SingleEnded+0x1a>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
 8002b0e:	4b04      	ldr	r3, [pc, #16]	@ (8002b20 <ADSreadADC_SingleEnded+0x58>)
 8002b10:	e7e7      	b.n	8002ae2 <ADSreadADC_SingleEnded+0x1a>
 8002b12:	46c0      	nop			@ (mov r8, r8)
 8002b14:	00004183 	.word	0x00004183
 8002b18:	00005183 	.word	0x00005183
 8002b1c:	00006183 	.word	0x00006183
 8002b20:	00007183 	.word	0x00007183

08002b24 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8002b24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002b26:	230f      	movs	r3, #15
 8002b28:	0004      	movs	r4, r0
	data_l = ((cmd<<4)&0xf0);
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b2a:	210c      	movs	r1, #12
	data_u = (cmd&0xf0);
 8002b2c:	439c      	bics	r4, r3
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b2e:	000b      	movs	r3, r1
 8002b30:	aa03      	add	r2, sp, #12
 8002b32:	4323      	orrs	r3, r4
 8002b34:	7013      	strb	r3, [r2, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b36:	2308      	movs	r3, #8
	data_l = ((cmd<<4)&0xf0);
 8002b38:	0100      	lsls	r0, r0, #4
 8002b3a:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b3c:	431c      	orrs	r4, r3
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b3e:	4303      	orrs	r3, r0
 8002b40:	70d3      	strb	r3, [r2, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b42:	2364      	movs	r3, #100	@ 0x64
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b44:	4301      	orrs	r1, r0
 8002b46:	7091      	strb	r1, [r2, #2]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b48:	7054      	strb	r4, [r2, #1]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b4a:	214e      	movs	r1, #78	@ 0x4e
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	4802      	ldr	r0, [pc, #8]	@ (8002b58 <lcd_send_cmd+0x34>)
 8002b50:	3b60      	subs	r3, #96	@ 0x60
 8002b52:	f000 ff2d 	bl	80039b0 <HAL_I2C_Master_Transmit>
}
 8002b56:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002b58:	200002a8 	.word	0x200002a8

08002b5c <lcd_send_data>:

void lcd_send_data (char data)
{
 8002b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8002b5e:	230f      	movs	r3, #15
 8002b60:	0004      	movs	r4, r0
	data_l = ((data<<4)&0xf0);
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b62:	210d      	movs	r1, #13
	data_u = (data&0xf0);
 8002b64:	439c      	bics	r4, r3
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b66:	000b      	movs	r3, r1
 8002b68:	aa03      	add	r2, sp, #12
 8002b6a:	4323      	orrs	r3, r4
 8002b6c:	7013      	strb	r3, [r2, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b6e:	2309      	movs	r3, #9
	data_l = ((data<<4)&0xf0);
 8002b70:	0100      	lsls	r0, r0, #4
 8002b72:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b74:	431c      	orrs	r4, r3
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b76:	4303      	orrs	r3, r0
 8002b78:	70d3      	strb	r3, [r2, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b7a:	2364      	movs	r3, #100	@ 0x64
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b7c:	4301      	orrs	r1, r0
 8002b7e:	7091      	strb	r1, [r2, #2]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b80:	7054      	strb	r4, [r2, #1]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b82:	214e      	movs	r1, #78	@ 0x4e
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	4802      	ldr	r0, [pc, #8]	@ (8002b90 <lcd_send_data+0x34>)
 8002b88:	3b60      	subs	r3, #96	@ 0x60
 8002b8a:	f000 ff11 	bl	80039b0 <HAL_I2C_Master_Transmit>
}
 8002b8e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002b90:	200002a8 	.word	0x200002a8

08002b94 <lcd_clear>:

void lcd_clear (void)
{
 8002b94:	b510      	push	{r4, lr}
	lcd_send_cmd (0x80);
 8002b96:	2080      	movs	r0, #128	@ 0x80
 8002b98:	f7ff ffc4 	bl	8002b24 <lcd_send_cmd>
 8002b9c:	2446      	movs	r4, #70	@ 0x46
	for (int i=0; i<70; i++)
	{
		lcd_send_data (' ');
 8002b9e:	2020      	movs	r0, #32
	for (int i=0; i<70; i++)
 8002ba0:	3c01      	subs	r4, #1
		lcd_send_data (' ');
 8002ba2:	f7ff ffdb 	bl	8002b5c <lcd_send_data>
	for (int i=0; i<70; i++)
 8002ba6:	2c00      	cmp	r4, #0
 8002ba8:	d1f9      	bne.n	8002b9e <lcd_clear+0xa>
	}
}
 8002baa:	bd10      	pop	{r4, pc}

08002bac <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8002bac:	b510      	push	{r4, lr}
    switch (row)
 8002bae:	2800      	cmp	r0, #0
 8002bb0:	d005      	beq.n	8002bbe <lcd_put_cur+0x12>
 8002bb2:	2801      	cmp	r0, #1
 8002bb4:	d006      	beq.n	8002bc4 <lcd_put_cur+0x18>
        case 1:
            col |= 0xC0;
            break;
    }

    lcd_send_cmd (col);
 8002bb6:	b2c8      	uxtb	r0, r1
 8002bb8:	f7ff ffb4 	bl	8002b24 <lcd_send_cmd>
}
 8002bbc:	bd10      	pop	{r4, pc}
            col |= 0x80;
 8002bbe:	2380      	movs	r3, #128	@ 0x80
            col |= 0xC0;
 8002bc0:	4319      	orrs	r1, r3
            break;
 8002bc2:	e7f8      	b.n	8002bb6 <lcd_put_cur+0xa>
            col |= 0xC0;
 8002bc4:	23c0      	movs	r3, #192	@ 0xc0
 8002bc6:	e7fb      	b.n	8002bc0 <lcd_put_cur+0x14>

08002bc8 <lcd_init>:


void lcd_init (void)
{
 8002bc8:	b510      	push	{r4, lr}
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8002bca:	2032      	movs	r0, #50	@ 0x32
 8002bcc:	f000 fb1e 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002bd0:	2030      	movs	r0, #48	@ 0x30
 8002bd2:	f7ff ffa7 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8002bd6:	2005      	movs	r0, #5
 8002bd8:	f000 fb18 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002bdc:	2030      	movs	r0, #48	@ 0x30
 8002bde:	f7ff ffa1 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8002be2:	2001      	movs	r0, #1
 8002be4:	f000 fb12 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002be8:	2030      	movs	r0, #48	@ 0x30
 8002bea:	f7ff ff9b 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(10);
 8002bee:	200a      	movs	r0, #10
 8002bf0:	f000 fb0c 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8002bf4:	2020      	movs	r0, #32
 8002bf6:	f7ff ff95 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(10);
 8002bfa:	200a      	movs	r0, #10
 8002bfc:	f000 fb06 	bl	800320c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8002c00:	2028      	movs	r0, #40	@ 0x28
 8002c02:	f7ff ff8f 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(1);
 8002c06:	2001      	movs	r0, #1
 8002c08:	f000 fb00 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8002c0c:	2008      	movs	r0, #8
 8002c0e:	f7ff ff89 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(1);
 8002c12:	2001      	movs	r0, #1
 8002c14:	f000 fafa 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8002c18:	2001      	movs	r0, #1
 8002c1a:	f7ff ff83 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(1);
 8002c1e:	2001      	movs	r0, #1
 8002c20:	f000 faf4 	bl	800320c <HAL_Delay>
	HAL_Delay(1);
 8002c24:	2001      	movs	r0, #1
 8002c26:	f000 faf1 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8002c2a:	2006      	movs	r0, #6
 8002c2c:	f7ff ff7a 	bl	8002b24 <lcd_send_cmd>
	HAL_Delay(1);
 8002c30:	2001      	movs	r0, #1
 8002c32:	f000 faeb 	bl	800320c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8002c36:	200c      	movs	r0, #12
 8002c38:	f7ff ff74 	bl	8002b24 <lcd_send_cmd>
}
 8002c3c:	bd10      	pop	{r4, pc}

08002c3e <lcd_send_string>:

void lcd_send_string (char *str)
{
 8002c3e:	b510      	push	{r4, lr}
 8002c40:	0004      	movs	r4, r0
	while (*str) lcd_send_data (*str++);
 8002c42:	7820      	ldrb	r0, [r4, #0]
 8002c44:	2800      	cmp	r0, #0
 8002c46:	d100      	bne.n	8002c4a <lcd_send_string+0xc>
}
 8002c48:	bd10      	pop	{r4, pc}
	while (*str) lcd_send_data (*str++);
 8002c4a:	3401      	adds	r4, #1
 8002c4c:	f7ff ff86 	bl	8002b5c <lcd_send_data>
 8002c50:	e7f7      	b.n	8002c42 <lcd_send_string+0x4>
	...

08002c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c54:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002c56:	2507      	movs	r5, #7
 8002c58:	2401      	movs	r4, #1
{
 8002c5a:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c5c:	2218      	movs	r2, #24
 8002c5e:	2100      	movs	r1, #0
 8002c60:	a806      	add	r0, sp, #24
 8002c62:	f002 fc99 	bl	8005598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c66:	2214      	movs	r2, #20
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4668      	mov	r0, sp
 8002c6c:	f002 fc94 	bl	8005598 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002c70:	4a11      	ldr	r2, [pc, #68]	@ (8002cb8 <SystemClock_Config+0x64>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c72:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002c74:	6813      	ldr	r3, [r2, #0]
 8002c76:	43ab      	bics	r3, r5
 8002c78:	4323      	orrs	r3, r4
 8002c7a:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c80:	33fe      	adds	r3, #254	@ 0xfe
 8002c82:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002c84:	2300      	movs	r3, #0
 8002c86:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c88:	3340      	adds	r3, #64	@ 0x40
 8002c8a:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c8c:	f001 f898 	bl	8003dc0 <HAL_RCC_OscConfig>
 8002c90:	2800      	cmp	r0, #0
 8002c92:	d001      	beq.n	8002c98 <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c94:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c96:	e7fe      	b.n	8002c96 <SystemClock_Config+0x42>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c98:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002c9a:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002c9c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002c9e:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ca0:	0021      	movs	r1, r4
 8002ca2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ca4:	9500      	str	r5, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ca6:	f001 f9e7 	bl	8004078 <HAL_RCC_ClockConfig>
 8002caa:	2800      	cmp	r0, #0
 8002cac:	d001      	beq.n	8002cb2 <SystemClock_Config+0x5e>
 8002cae:	b672      	cpsid	i
  while (1)
 8002cb0:	e7fe      	b.n	8002cb0 <SystemClock_Config+0x5c>
}
 8002cb2:	b00d      	add	sp, #52	@ 0x34
 8002cb4:	bd30      	pop	{r4, r5, pc}
 8002cb6:	46c0      	nop			@ (mov r8, r8)
 8002cb8:	40022000 	.word	0x40022000

08002cbc <main>:
{
 8002cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cbe:	2701      	movs	r7, #1
{
 8002cc0:	b095      	sub	sp, #84	@ 0x54
  HAL_Init();
 8002cc2:	f000 fa85 	bl	80031d0 <HAL_Init>
  SystemClock_Config();
 8002cc6:	f7ff ffc5 	bl	8002c54 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cca:	2214      	movs	r2, #20
 8002ccc:	2100      	movs	r1, #0
 8002cce:	a80d      	add	r0, sp, #52	@ 0x34
 8002cd0:	f002 fc62 	bl	8005598 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd4:	2202      	movs	r2, #2
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002cd6:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd8:	4d77      	ldr	r5, [pc, #476]	@ (8002eb8 <main+0x1fc>)
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002cda:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cdc:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002cde:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce0:	433b      	orrs	r3, r7
 8002ce2:	636b      	str	r3, [r5, #52]	@ 0x34
 8002ce4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce6:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce8:	403b      	ands	r3, r7
 8002cea:	9304      	str	r3, [sp, #16]
 8002cec:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cee:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	636b      	str	r3, [r5, #52]	@ 0x34
 8002cf4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002cfa:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cfc:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002cfe:	f000 fc69 	bl	80035d4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002d02:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LED_1_Pin;
 8002d04:	2320      	movs	r3, #32
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002d06:	a90d      	add	r1, sp, #52	@ 0x34
 8002d08:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED_1_Pin;
 8002d0a:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d0c:	970e      	str	r7, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0e:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d10:	9410      	str	r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002d12:	f000 fba5 	bl	8003460 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d16:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d18:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d1a:	433b      	orrs	r3, r7
 8002d1c:	63ab      	str	r3, [r5, #56]	@ 0x38
 8002d1e:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d20:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d22:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d24:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d26:	9303      	str	r3, [sp, #12]
 8002d28:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d2a:	f000 fa81 	bl	8003230 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d2e:	2009      	movs	r0, #9
 8002d30:	f000 faa8 	bl	8003284 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8002d34:	4d61      	ldr	r5, [pc, #388]	@ (8002ebc <main+0x200>)
 8002d36:	4b62      	ldr	r3, [pc, #392]	@ (8002ec0 <main+0x204>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d38:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8002d3a:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8002d3c:	4b61      	ldr	r3, [pc, #388]	@ (8002ec4 <main+0x208>)
  hi2c1.Init.OwnAddress1 = 0;
 8002d3e:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x0090194B;
 8002d40:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d42:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d44:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002d46:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d48:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d4a:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d4c:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d4e:	f000 fdd1 	bl	80038f4 <HAL_I2C_Init>
 8002d52:	0001      	movs	r1, r0
 8002d54:	42a0      	cmp	r0, r4
 8002d56:	d001      	beq.n	8002d5c <main+0xa0>
 8002d58:	b672      	cpsid	i
  while (1)
 8002d5a:	e7fe      	b.n	8002d5a <main+0x9e>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d5c:	0028      	movs	r0, r5
 8002d5e:	f000 ffe5 	bl	8003d2c <HAL_I2CEx_ConfigAnalogFilter>
 8002d62:	1e01      	subs	r1, r0, #0
 8002d64:	d001      	beq.n	8002d6a <main+0xae>
 8002d66:	b672      	cpsid	i
  while (1)
 8002d68:	e7fe      	b.n	8002d68 <main+0xac>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d6a:	0028      	movs	r0, r5
 8002d6c:	f001 f804 	bl	8003d78 <HAL_I2CEx_ConfigDigitalFilter>
 8002d70:	1e06      	subs	r6, r0, #0
 8002d72:	d001      	beq.n	8002d78 <main+0xbc>
 8002d74:	b672      	cpsid	i
  while (1)
 8002d76:	e7fe      	b.n	8002d76 <main+0xba>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d78:	0001      	movs	r1, r0
 8002d7a:	2210      	movs	r2, #16
 8002d7c:	a809      	add	r0, sp, #36	@ 0x24
 8002d7e:	f002 fc0b 	bl	8005598 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d82:	220c      	movs	r2, #12
 8002d84:	0031      	movs	r1, r6
 8002d86:	a806      	add	r0, sp, #24
 8002d88:	f002 fc06 	bl	8005598 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d8c:	221c      	movs	r2, #28
 8002d8e:	0031      	movs	r1, r6
 8002d90:	a80d      	add	r0, sp, #52	@ 0x34
 8002d92:	f002 fc01 	bl	8005598 <memset>
  htim3.Instance = TIM3;
 8002d96:	4c4c      	ldr	r4, [pc, #304]	@ (8002ec8 <main+0x20c>)
 8002d98:	4b4c      	ldr	r3, [pc, #304]	@ (8002ecc <main+0x210>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d9a:	0020      	movs	r0, r4
  htim3.Instance = TIM3;
 8002d9c:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 48-1;
 8002d9e:	232f      	movs	r3, #47	@ 0x2f
 8002da0:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 40-1;
 8002da2:	3b08      	subs	r3, #8
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002da4:	60a6      	str	r6, [r4, #8]
  htim3.Init.Period = 40-1;
 8002da6:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da8:	6126      	str	r6, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002daa:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002dac:	f001 fbee 	bl	800458c <HAL_TIM_Base_Init>
 8002db0:	2800      	cmp	r0, #0
 8002db2:	d001      	beq.n	8002db8 <main+0xfc>
 8002db4:	b672      	cpsid	i
  while (1)
 8002db6:	e7fe      	b.n	8002db6 <main+0xfa>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002db8:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dba:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dbc:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dbe:	a909      	add	r1, sp, #36	@ 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dc0:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dc2:	f001 fd05 	bl	80047d0 <HAL_TIM_ConfigClockSource>
 8002dc6:	2800      	cmp	r0, #0
 8002dc8:	d001      	beq.n	8002dce <main+0x112>
 8002dca:	b672      	cpsid	i
  while (1)
 8002dcc:	e7fe      	b.n	8002dcc <main+0x110>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002dce:	0020      	movs	r0, r4
 8002dd0:	f001 fc06 	bl	80045e0 <HAL_TIM_PWM_Init>
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	d001      	beq.n	8002ddc <main+0x120>
 8002dd8:	b672      	cpsid	i
  while (1)
 8002dda:	e7fe      	b.n	8002dda <main+0x11e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ddc:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dde:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002de0:	a906      	add	r1, sp, #24
 8002de2:	0020      	movs	r0, r4
 8002de4:	f001 fe16 	bl	8004a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002de8:	1e02      	subs	r2, r0, #0
 8002dea:	d001      	beq.n	8002df0 <main+0x134>
 8002dec:	b672      	cpsid	i
  while (1)
 8002dee:	e7fe      	b.n	8002dee <main+0x132>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002df0:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8002df2:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002df4:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002df6:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002df8:	a90d      	add	r1, sp, #52	@ 0x34
 8002dfa:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dfc:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dfe:	f001 fc55 	bl	80046ac <HAL_TIM_PWM_ConfigChannel>
 8002e02:	1e06      	subs	r6, r0, #0
 8002e04:	d001      	beq.n	8002e0a <main+0x14e>
 8002e06:	b672      	cpsid	i
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <main+0x14c>
  HAL_TIM_MspPostInit(&htim3);
 8002e0a:	0020      	movs	r0, r4
 8002e0c:	f000 f8fa 	bl	8003004 <HAL_TIM_MspPostInit>
  ADS1115(&i2c, &hi2c1, ADS_ADDR_GND);
 8002e10:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed0 <main+0x214>)
 8002e12:	2248      	movs	r2, #72	@ 0x48
 8002e14:	0018      	movs	r0, r3
 8002e16:	0029      	movs	r1, r5
 8002e18:	9301      	str	r3, [sp, #4]
 8002e1a:	f7ff fe47 	bl	8002aac <ADS1115>
  ADSsetGain(&i2c, GAIN_EIGHT);
 8002e1e:	2180      	movs	r1, #128	@ 0x80
 8002e20:	9801      	ldr	r0, [sp, #4]
 8002e22:	0109      	lsls	r1, r1, #4
 8002e24:	f7ff fe4e 	bl	8002ac4 <ADSsetGain>
  lcd_init ();
 8002e28:	f7ff fece 	bl	8002bc8 <lcd_init>
  lcd_put_cur(0, 0);
 8002e2c:	0031      	movs	r1, r6
 8002e2e:	0030      	movs	r0, r6
 8002e30:	f7ff febc 	bl	8002bac <lcd_put_cur>
  lcd_send_string ("PAN");
 8002e34:	4827      	ldr	r0, [pc, #156]	@ (8002ed4 <main+0x218>)
 8002e36:	f7ff ff02 	bl	8002c3e <lcd_send_string>
  lcd_put_cur(1, 0);
 8002e3a:	0031      	movs	r1, r6
 8002e3c:	0038      	movs	r0, r7
 8002e3e:	f7ff feb5 	bl	8002bac <lcd_put_cur>
  lcd_send_string("TEMNOT");
 8002e42:	4825      	ldr	r0, [pc, #148]	@ (8002ed8 <main+0x21c>)
 8002e44:	f7ff fefb 	bl	8002c3e <lcd_send_string>
  HAL_Delay(500);
 8002e48:	20fa      	movs	r0, #250	@ 0xfa
 8002e4a:	0040      	lsls	r0, r0, #1
 8002e4c:	f000 f9de 	bl	800320c <HAL_Delay>
  lcd_clear();
 8002e50:	f7ff fea0 	bl	8002b94 <lcd_clear>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002e54:	0031      	movs	r1, r6
 8002e56:	0020      	movs	r0, r4
 8002e58:	f001 fdd8 	bl	8004a0c <HAL_TIM_PWM_Start>
  TIM3->CCR1 = 0;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <main+0x210>)
 8002e5e:	635e      	str	r6, [r3, #52]	@ 0x34
	  TIM3->CCR1 = 25;
 8002e60:	2319      	movs	r3, #25
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 8002e62:	20a0      	movs	r0, #160	@ 0xa0
	  TIM3->CCR1 = 25;
 8002e64:	4a19      	ldr	r2, [pc, #100]	@ (8002ecc <main+0x210>)
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 8002e66:	2120      	movs	r1, #32
	  TIM3->CCR1 = 25;
 8002e68:	6353      	str	r3, [r2, #52]	@ 0x34
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 8002e6a:	05c0      	lsls	r0, r0, #23
 8002e6c:	f000 fbb8 	bl	80035e0 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8002e70:	20fa      	movs	r0, #250	@ 0xfa
 8002e72:	0040      	lsls	r0, r0, #1
 8002e74:	f000 f9ca 	bl	800320c <HAL_Delay>
	  int16_t adc1 = ADSreadADC_SingleEnded(&i2c, 1);
 8002e78:	2101      	movs	r1, #1
 8002e7a:	9801      	ldr	r0, [sp, #4]
 8002e7c:	f7ff fe24 	bl	8002ac8 <ADSreadADC_SingleEnded>
	  float current = ((float)adc1 * 0.512f) / (32768.0f * 0.1f);
 8002e80:	b200      	sxth	r0, r0
 8002e82:	f7fd fd81 	bl	8000988 <__aeabi_i2f>
 8002e86:	4915      	ldr	r1, [pc, #84]	@ (8002edc <main+0x220>)
 8002e88:	f7fd fc24 	bl	80006d4 <__aeabi_fmul>
 8002e8c:	4914      	ldr	r1, [pc, #80]	@ (8002ee0 <main+0x224>)
 8002e8e:	f7fd fb0b 	bl	80004a8 <__aeabi_fdiv>
	  sprintf(buffer, "%.3f", current);
 8002e92:	f7ff fd69 	bl	8002968 <__aeabi_f2d>
 8002e96:	0002      	movs	r2, r0
 8002e98:	000b      	movs	r3, r1
 8002e9a:	a80d      	add	r0, sp, #52	@ 0x34
 8002e9c:	4911      	ldr	r1, [pc, #68]	@ (8002ee4 <main+0x228>)
 8002e9e:	f002 fb0d 	bl	80054bc <siprintf>
	  lcd_put_cur(0, 0);
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	0008      	movs	r0, r1
 8002ea6:	f7ff fe81 	bl	8002bac <lcd_put_cur>
	  lcd_send_string(buffer);
 8002eaa:	a80d      	add	r0, sp, #52	@ 0x34
 8002eac:	f7ff fec7 	bl	8002c3e <lcd_send_string>
	  HAL_Delay(100);
 8002eb0:	2064      	movs	r0, #100	@ 0x64
 8002eb2:	f000 f9ab 	bl	800320c <HAL_Delay>
  while (1)
 8002eb6:	e7d3      	b.n	8002e60 <main+0x1a4>
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	200002a8 	.word	0x200002a8
 8002ec0:	40005400 	.word	0x40005400
 8002ec4:	0090194b 	.word	0x0090194b
 8002ec8:	2000025c 	.word	0x2000025c
 8002ecc:	40000400 	.word	0x40000400
 8002ed0:	200001f0 	.word	0x200001f0
 8002ed4:	0800792c 	.word	0x0800792c
 8002ed8:	08007930 	.word	0x08007930
 8002edc:	3f03126f 	.word	0x3f03126f
 8002ee0:	454ccccd 	.word	0x454ccccd
 8002ee4:	08007937 	.word	0x08007937

08002ee8 <Error_Handler>:
 8002ee8:	b672      	cpsid	i
  while (1)
 8002eea:	e7fe      	b.n	8002eea <Error_Handler+0x2>

08002eec <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eec:	2101      	movs	r1, #1
 8002eee:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <HAL_MspInit+0x2c>)
{
 8002ef0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ef8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002efa:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002efc:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002efe:	9200      	str	r2, [sp, #0]
 8002f00:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f04:	0549      	lsls	r1, r1, #21
 8002f06:	430a      	orrs	r2, r1
 8002f08:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0c:	400b      	ands	r3, r1
 8002f0e:	9301      	str	r3, [sp, #4]
 8002f10:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f12:	b002      	add	sp, #8
 8002f14:	4770      	bx	lr
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	40021000 	.word	0x40021000

08002f1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f1c:	b530      	push	{r4, r5, lr}
 8002f1e:	0004      	movs	r4, r0
 8002f20:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f22:	2214      	movs	r2, #20
 8002f24:	2100      	movs	r1, #0
 8002f26:	a802      	add	r0, sp, #8
 8002f28:	f002 fb36 	bl	8005598 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f2c:	221c      	movs	r2, #28
 8002f2e:	2100      	movs	r1, #0
 8002f30:	a807      	add	r0, sp, #28
 8002f32:	f002 fb31 	bl	8005598 <memset>
  if(hi2c->Instance==I2C1)
 8002f36:	4b17      	ldr	r3, [pc, #92]	@ (8002f94 <HAL_I2C_MspInit+0x78>)
 8002f38:	6822      	ldr	r2, [r4, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d128      	bne.n	8002f90 <HAL_I2C_MspInit+0x74>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f3e:	2502      	movs	r5, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f40:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f42:	9507      	str	r5, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f44:	f001 f944 	bl	80041d0 <HAL_RCCEx_PeriphCLKConfig>
 8002f48:	2800      	cmp	r0, #0
 8002f4a:	d001      	beq.n	8002f50 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8002f4c:	f7ff ffcc 	bl	8002ee8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f50:	4c11      	ldr	r4, [pc, #68]	@ (8002f98 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f52:	4812      	ldr	r0, [pc, #72]	@ (8002f9c <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f56:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f58:	432b      	orrs	r3, r5
 8002f5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8002f5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f5e:	402b      	ands	r3, r5
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002f64:	23c0      	movs	r3, #192	@ 0xc0
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f6a:	3b6f      	subs	r3, #111	@ 0x6f
 8002f6c:	3bff      	subs	r3, #255	@ 0xff
 8002f6e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f74:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002f76:	3306      	adds	r3, #6
 8002f78:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f7a:	f000 fa71 	bl	8003460 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f7e:	2280      	movs	r2, #128	@ 0x80
 8002f80:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002f82:	0392      	lsls	r2, r2, #14
 8002f84:	4313      	orrs	r3, r2
 8002f86:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002f88:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	9301      	str	r3, [sp, #4]
 8002f8e:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f90:	b00f      	add	sp, #60	@ 0x3c
 8002f92:	bd30      	pop	{r4, r5, pc}
 8002f94:	40005400 	.word	0x40005400
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	50000400 	.word	0x50000400

08002fa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM3)
 8002fa2:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <HAL_TIM_Base_MspInit+0x54>)
 8002fa4:	6802      	ldr	r2, [r0, #0]
{
 8002fa6:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM3)
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d122      	bne.n	8002ff2 <HAL_TIM_Base_MspInit+0x52>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fac:	2102      	movs	r1, #2
 8002fae:	4b12      	ldr	r3, [pc, #72]	@ (8002ff8 <HAL_TIM_Base_MspInit+0x58>)

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8002fb0:	4c12      	ldr	r4, [pc, #72]	@ (8002ffc <HAL_TIM_Base_MspInit+0x5c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8002fb4:	0020      	movs	r0, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002fbc:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fbe:	400b      	ands	r3, r1
 8002fc0:	9301      	str	r3, [sp, #4]
 8002fc2:	9b01      	ldr	r3, [sp, #4]
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <HAL_TIM_Base_MspInit+0x60>)
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002fc6:	6122      	str	r2, [r4, #16]
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8002fc8:	6023      	str	r3, [r4, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8002fca:	2320      	movs	r3, #32
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fcc:	1892      	adds	r2, r2, r2
 8002fce:	6162      	str	r2, [r4, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fd0:	2280      	movs	r2, #128	@ 0x80
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8002fd2:	6063      	str	r3, [r4, #4]
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fd4:	2300      	movs	r3, #0
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fd6:	00d2      	lsls	r2, r2, #3
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fd8:	60a3      	str	r3, [r4, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fda:	60e3      	str	r3, [r4, #12]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fdc:	61a2      	str	r2, [r4, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8002fde:	61e3      	str	r3, [r4, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002fe0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8002fe2:	f000 f98f 	bl	8003304 <HAL_DMA_Init>
 8002fe6:	2800      	cmp	r0, #0
 8002fe8:	d001      	beq.n	8002fee <HAL_TIM_Base_MspInit+0x4e>
    {
      Error_Handler();
 8002fea:	f7ff ff7d 	bl	8002ee8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8002fee:	626c      	str	r4, [r5, #36]	@ 0x24
 8002ff0:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002ff2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	20000200 	.word	0x20000200
 8003000:	40020008 	.word	0x40020008

08003004 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003004:	b510      	push	{r4, lr}
 8003006:	0004      	movs	r4, r0
 8003008:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300a:	2214      	movs	r2, #20
 800300c:	2100      	movs	r1, #0
 800300e:	a801      	add	r0, sp, #4
 8003010:	f002 fac2 	bl	8005598 <memset>
  if(htim->Instance==TIM3)
 8003014:	4b0c      	ldr	r3, [pc, #48]	@ (8003048 <HAL_TIM_MspPostInit+0x44>)
 8003016:	6822      	ldr	r2, [r4, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d112      	bne.n	8003042 <HAL_TIM_MspPostInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800301c:	2301      	movs	r3, #1
 800301e:	4a0b      	ldr	r2, [pc, #44]	@ (800304c <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003020:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003022:	6b51      	ldr	r1, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003024:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003026:	4319      	orrs	r1, r3
 8003028:	6351      	str	r1, [r2, #52]	@ 0x34
 800302a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800302c:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800302e:	401a      	ands	r2, r3
 8003030:	9200      	str	r2, [sp, #0]
 8003032:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003034:	2240      	movs	r2, #64	@ 0x40
 8003036:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003038:	3a3e      	subs	r2, #62	@ 0x3e
 800303a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800303c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800303e:	f000 fa0f 	bl	8003460 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003042:	b006      	add	sp, #24
 8003044:	bd10      	pop	{r4, pc}
 8003046:	46c0      	nop			@ (mov r8, r8)
 8003048:	40000400 	.word	0x40000400
 800304c:	40021000 	.word	0x40021000

08003050 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003050:	e7fe      	b.n	8003050 <NMI_Handler>

08003052 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003052:	e7fe      	b.n	8003052 <HardFault_Handler>

08003054 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003054:	4770      	bx	lr

08003056 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003056:	4770      	bx	lr

08003058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003058:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800305a:	f000 f8c5 	bl	80031e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800305e:	bd10      	pop	{r4, pc}

08003060 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003060:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003062:	4802      	ldr	r0, [pc, #8]	@ (800306c <DMA1_Channel1_IRQHandler+0xc>)
 8003064:	f000 f9a8 	bl	80033b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003068:	bd10      	pop	{r4, pc}
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	20000200 	.word	0x20000200

08003070 <_getpid>:
 8003070:	2001      	movs	r0, #1
 8003072:	4770      	bx	lr

08003074 <_kill>:
 8003074:	b510      	push	{r4, lr}
 8003076:	f002 fae9 	bl	800564c <__errno>
 800307a:	2316      	movs	r3, #22
 800307c:	6003      	str	r3, [r0, #0]
 800307e:	2001      	movs	r0, #1
 8003080:	4240      	negs	r0, r0
 8003082:	bd10      	pop	{r4, pc}

08003084 <_exit>:
 8003084:	b510      	push	{r4, lr}
 8003086:	f002 fae1 	bl	800564c <__errno>
 800308a:	2316      	movs	r3, #22
 800308c:	6003      	str	r3, [r0, #0]
 800308e:	e7fe      	b.n	800308e <_exit+0xa>

08003090 <_read>:
 8003090:	b570      	push	{r4, r5, r6, lr}
 8003092:	000e      	movs	r6, r1
 8003094:	0014      	movs	r4, r2
 8003096:	2500      	movs	r5, #0
 8003098:	42a5      	cmp	r5, r4
 800309a:	db01      	blt.n	80030a0 <_read+0x10>
 800309c:	0020      	movs	r0, r4
 800309e:	bd70      	pop	{r4, r5, r6, pc}
 80030a0:	e000      	b.n	80030a4 <_read+0x14>
 80030a2:	bf00      	nop
 80030a4:	5570      	strb	r0, [r6, r5]
 80030a6:	3501      	adds	r5, #1
 80030a8:	e7f6      	b.n	8003098 <_read+0x8>

080030aa <_write>:
 80030aa:	b570      	push	{r4, r5, r6, lr}
 80030ac:	000e      	movs	r6, r1
 80030ae:	0014      	movs	r4, r2
 80030b0:	2500      	movs	r5, #0
 80030b2:	42a5      	cmp	r5, r4
 80030b4:	db01      	blt.n	80030ba <_write+0x10>
 80030b6:	0020      	movs	r0, r4
 80030b8:	bd70      	pop	{r4, r5, r6, pc}
 80030ba:	5d70      	ldrb	r0, [r6, r5]
 80030bc:	e000      	b.n	80030c0 <_write+0x16>
 80030be:	bf00      	nop
 80030c0:	3501      	adds	r5, #1
 80030c2:	e7f6      	b.n	80030b2 <_write+0x8>

080030c4 <_close>:
 80030c4:	2001      	movs	r0, #1
 80030c6:	4240      	negs	r0, r0
 80030c8:	4770      	bx	lr

080030ca <_fstat>:
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	019b      	lsls	r3, r3, #6
 80030ce:	2000      	movs	r0, #0
 80030d0:	604b      	str	r3, [r1, #4]
 80030d2:	4770      	bx	lr

080030d4 <_isatty>:
 80030d4:	2001      	movs	r0, #1
 80030d6:	4770      	bx	lr

080030d8 <_lseek>:
 80030d8:	2000      	movs	r0, #0
 80030da:	4770      	bx	lr

080030dc <_sbrk>:
 80030dc:	490b      	ldr	r1, [pc, #44]	@ (800310c <_sbrk+0x30>)
 80030de:	4a0c      	ldr	r2, [pc, #48]	@ (8003110 <_sbrk+0x34>)
 80030e0:	0003      	movs	r3, r0
 80030e2:	1a52      	subs	r2, r2, r1
 80030e4:	490b      	ldr	r1, [pc, #44]	@ (8003114 <_sbrk+0x38>)
 80030e6:	b510      	push	{r4, lr}
 80030e8:	6808      	ldr	r0, [r1, #0]
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d101      	bne.n	80030f2 <_sbrk+0x16>
 80030ee:	480a      	ldr	r0, [pc, #40]	@ (8003118 <_sbrk+0x3c>)
 80030f0:	6008      	str	r0, [r1, #0]
 80030f2:	6808      	ldr	r0, [r1, #0]
 80030f4:	18c3      	adds	r3, r0, r3
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d906      	bls.n	8003108 <_sbrk+0x2c>
 80030fa:	f002 faa7 	bl	800564c <__errno>
 80030fe:	230c      	movs	r3, #12
 8003100:	6003      	str	r3, [r0, #0]
 8003102:	2001      	movs	r0, #1
 8003104:	4240      	negs	r0, r0
 8003106:	bd10      	pop	{r4, pc}
 8003108:	600b      	str	r3, [r1, #0]
 800310a:	e7fc      	b.n	8003106 <_sbrk+0x2a>
 800310c:	00000400 	.word	0x00000400
 8003110:	20003000 	.word	0x20003000
 8003114:	200002fc 	.word	0x200002fc
 8003118:	20000450 	.word	0x20000450

0800311c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800311c:	2280      	movs	r2, #128	@ 0x80
 800311e:	4b02      	ldr	r3, [pc, #8]	@ (8003128 <SystemInit+0xc>)
 8003120:	0512      	lsls	r2, r2, #20
 8003122:	609a      	str	r2, [r3, #8]
#endif
}
 8003124:	4770      	bx	lr
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <Reset_Handler>:
 800312c:	480d      	ldr	r0, [pc, #52]	@ (8003164 <LoopForever+0x2>)
 800312e:	4685      	mov	sp, r0
 8003130:	f7ff fff4 	bl	800311c <SystemInit>
 8003134:	2100      	movs	r1, #0
 8003136:	e003      	b.n	8003140 <LoopCopyDataInit>

08003138 <CopyDataInit>:
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <LoopForever+0x6>)
 800313a:	585b      	ldr	r3, [r3, r1]
 800313c:	5043      	str	r3, [r0, r1]
 800313e:	3104      	adds	r1, #4

08003140 <LoopCopyDataInit>:
 8003140:	480a      	ldr	r0, [pc, #40]	@ (800316c <LoopForever+0xa>)
 8003142:	4b0b      	ldr	r3, [pc, #44]	@ (8003170 <LoopForever+0xe>)
 8003144:	1842      	adds	r2, r0, r1
 8003146:	429a      	cmp	r2, r3
 8003148:	d3f6      	bcc.n	8003138 <CopyDataInit>
 800314a:	4a0a      	ldr	r2, [pc, #40]	@ (8003174 <LoopForever+0x12>)
 800314c:	e002      	b.n	8003154 <LoopFillZerobss>

0800314e <FillZerobss>:
 800314e:	2300      	movs	r3, #0
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	3204      	adds	r2, #4

08003154 <LoopFillZerobss>:
 8003154:	4b08      	ldr	r3, [pc, #32]	@ (8003178 <LoopForever+0x16>)
 8003156:	429a      	cmp	r2, r3
 8003158:	d3f9      	bcc.n	800314e <FillZerobss>
 800315a:	f002 fa7d 	bl	8005658 <__libc_init_array>
 800315e:	f7ff fdad 	bl	8002cbc <main>

08003162 <LoopForever>:
 8003162:	e7fe      	b.n	8003162 <LoopForever>
 8003164:	20003000 	.word	0x20003000
 8003168:	08007cfc 	.word	0x08007cfc
 800316c:	20000000 	.word	0x20000000
 8003170:	200001d4 	.word	0x200001d4
 8003174:	200001d4 	.word	0x200001d4
 8003178:	20000450 	.word	0x20000450

0800317c <ADC1_IRQHandler>:
 800317c:	e7fe      	b.n	800317c <ADC1_IRQHandler>
	...

08003180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003180:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8003182:	4b10      	ldr	r3, [pc, #64]	@ (80031c4 <HAL_InitTick+0x44>)
{
 8003184:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8003186:	7819      	ldrb	r1, [r3, #0]
 8003188:	2900      	cmp	r1, #0
 800318a:	d101      	bne.n	8003190 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800318c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800318e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8003190:	20fa      	movs	r0, #250	@ 0xfa
 8003192:	0080      	lsls	r0, r0, #2
 8003194:	f7fc ffd4 	bl	8000140 <__udivsi3>
 8003198:	4c0b      	ldr	r4, [pc, #44]	@ (80031c8 <HAL_InitTick+0x48>)
 800319a:	0001      	movs	r1, r0
 800319c:	6820      	ldr	r0, [r4, #0]
 800319e:	f7fc ffcf 	bl	8000140 <__udivsi3>
 80031a2:	f000 f87b 	bl	800329c <HAL_SYSTICK_Config>
 80031a6:	1e04      	subs	r4, r0, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031aa:	2d03      	cmp	r5, #3
 80031ac:	d8ee      	bhi.n	800318c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031ae:	0002      	movs	r2, r0
 80031b0:	2001      	movs	r0, #1
 80031b2:	0029      	movs	r1, r5
 80031b4:	4240      	negs	r0, r0
 80031b6:	f000 f83b 	bl	8003230 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031ba:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <HAL_InitTick+0x4c>)
 80031bc:	0020      	movs	r0, r4
 80031be:	601d      	str	r5, [r3, #0]
  return status;
 80031c0:	e7e5      	b.n	800318e <HAL_InitTick+0xe>
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	20000004 	.word	0x20000004
 80031c8:	20000000 	.word	0x20000000
 80031cc:	20000008 	.word	0x20000008

080031d0 <HAL_Init>:
{
 80031d0:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031d2:	2003      	movs	r0, #3
 80031d4:	f7ff ffd4 	bl	8003180 <HAL_InitTick>
 80031d8:	1e04      	subs	r4, r0, #0
 80031da:	d103      	bne.n	80031e4 <HAL_Init+0x14>
    HAL_MspInit();
 80031dc:	f7ff fe86 	bl	8002eec <HAL_MspInit>
}
 80031e0:	0020      	movs	r0, r4
 80031e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80031e4:	2401      	movs	r4, #1
 80031e6:	e7fb      	b.n	80031e0 <HAL_Init+0x10>

080031e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80031e8:	4a03      	ldr	r2, [pc, #12]	@ (80031f8 <HAL_IncTick+0x10>)
 80031ea:	4b04      	ldr	r3, [pc, #16]	@ (80031fc <HAL_IncTick+0x14>)
 80031ec:	6811      	ldr	r1, [r2, #0]
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	185b      	adds	r3, r3, r1
 80031f2:	6013      	str	r3, [r2, #0]
}
 80031f4:	4770      	bx	lr
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	20000300 	.word	0x20000300
 80031fc:	20000004 	.word	0x20000004

08003200 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003200:	4b01      	ldr	r3, [pc, #4]	@ (8003208 <HAL_GetTick+0x8>)
 8003202:	6818      	ldr	r0, [r3, #0]
}
 8003204:	4770      	bx	lr
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	20000300 	.word	0x20000300

0800320c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800320c:	b570      	push	{r4, r5, r6, lr}
 800320e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003210:	f7ff fff6 	bl	8003200 <HAL_GetTick>
 8003214:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003216:	1c63      	adds	r3, r4, #1
 8003218:	d002      	beq.n	8003220 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800321a:	4b04      	ldr	r3, [pc, #16]	@ (800322c <HAL_Delay+0x20>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003220:	f7ff ffee 	bl	8003200 <HAL_GetTick>
 8003224:	1b40      	subs	r0, r0, r5
 8003226:	42a0      	cmp	r0, r4
 8003228:	d3fa      	bcc.n	8003220 <HAL_Delay+0x14>
  {
  }
}
 800322a:	bd70      	pop	{r4, r5, r6, pc}
 800322c:	20000004 	.word	0x20000004

08003230 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003230:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003232:	24ff      	movs	r4, #255	@ 0xff
 8003234:	2203      	movs	r2, #3
 8003236:	000b      	movs	r3, r1
 8003238:	0021      	movs	r1, r4
 800323a:	4002      	ands	r2, r0
 800323c:	00d2      	lsls	r2, r2, #3
 800323e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003240:	019b      	lsls	r3, r3, #6
 8003242:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003244:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003246:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8003248:	2800      	cmp	r0, #0
 800324a:	db0a      	blt.n	8003262 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800324c:	24c0      	movs	r4, #192	@ 0xc0
 800324e:	4a0b      	ldr	r2, [pc, #44]	@ (800327c <HAL_NVIC_SetPriority+0x4c>)
 8003250:	0880      	lsrs	r0, r0, #2
 8003252:	0080      	lsls	r0, r0, #2
 8003254:	1880      	adds	r0, r0, r2
 8003256:	00a4      	lsls	r4, r4, #2
 8003258:	5902      	ldr	r2, [r0, r4]
 800325a:	400a      	ands	r2, r1
 800325c:	4313      	orrs	r3, r2
 800325e:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8003260:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003262:	220f      	movs	r2, #15
 8003264:	4010      	ands	r0, r2
 8003266:	3808      	subs	r0, #8
 8003268:	4a05      	ldr	r2, [pc, #20]	@ (8003280 <HAL_NVIC_SetPriority+0x50>)
 800326a:	0880      	lsrs	r0, r0, #2
 800326c:	0080      	lsls	r0, r0, #2
 800326e:	1880      	adds	r0, r0, r2
 8003270:	69c2      	ldr	r2, [r0, #28]
 8003272:	4011      	ands	r1, r2
 8003274:	4319      	orrs	r1, r3
 8003276:	61c1      	str	r1, [r0, #28]
 8003278:	e7f2      	b.n	8003260 <HAL_NVIC_SetPriority+0x30>
 800327a:	46c0      	nop			@ (mov r8, r8)
 800327c:	e000e100 	.word	0xe000e100
 8003280:	e000ed00 	.word	0xe000ed00

08003284 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003284:	2800      	cmp	r0, #0
 8003286:	db05      	blt.n	8003294 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003288:	231f      	movs	r3, #31
 800328a:	4018      	ands	r0, r3
 800328c:	3b1e      	subs	r3, #30
 800328e:	4083      	lsls	r3, r0
 8003290:	4a01      	ldr	r2, [pc, #4]	@ (8003298 <HAL_NVIC_EnableIRQ+0x14>)
 8003292:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			@ (mov r8, r8)
 8003298:	e000e100 	.word	0xe000e100

0800329c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800329c:	2280      	movs	r2, #128	@ 0x80
 800329e:	1e43      	subs	r3, r0, #1
 80032a0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80032a2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d20d      	bcs.n	80032c4 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032a8:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032aa:	4a07      	ldr	r2, [pc, #28]	@ (80032c8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032ac:	4807      	ldr	r0, [pc, #28]	@ (80032cc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ae:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032b0:	6a03      	ldr	r3, [r0, #32]
 80032b2:	0609      	lsls	r1, r1, #24
 80032b4:	021b      	lsls	r3, r3, #8
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032be:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032c0:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032c2:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	e000e010 	.word	0xe000e010
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80032d0:	b510      	push	{r4, lr}
 80032d2:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80032d4:	6800      	ldr	r0, [r0, #0]
 80032d6:	2114      	movs	r1, #20
 80032d8:	b2c0      	uxtb	r0, r0
 80032da:	3808      	subs	r0, #8
 80032dc:	f7fc ff30 	bl	8000140 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 80032e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80032e2:	4a06      	ldr	r2, [pc, #24]	@ (80032fc <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
                                                             ((hdma->ChannelIndex >> 2U) * \
 80032e4:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80032e6:	189b      	adds	r3, r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80032ee:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80032f0:	231c      	movs	r3, #28
 80032f2:	4018      	ands	r0, r3
 80032f4:	3b1b      	subs	r3, #27
 80032f6:	4083      	lsls	r3, r0
 80032f8:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80032fa:	bd10      	pop	{r4, pc}
 80032fc:	10008200 	.word	0x10008200
 8003300:	40020880 	.word	0x40020880

08003304 <HAL_DMA_Init>:
{
 8003304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003306:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003308:	2001      	movs	r0, #1
  if (hdma == NULL)
 800330a:	2c00      	cmp	r4, #0
 800330c:	d045      	beq.n	800339a <HAL_DMA_Init+0x96>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800330e:	6825      	ldr	r5, [r4, #0]
 8003310:	4b25      	ldr	r3, [pc, #148]	@ (80033a8 <HAL_DMA_Init+0xa4>)
 8003312:	2114      	movs	r1, #20
 8003314:	18e8      	adds	r0, r5, r3
 8003316:	f7fc ff13 	bl	8000140 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 800331a:	2302      	movs	r3, #2
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800331c:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 800331e:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8003320:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003322:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003324:	682b      	ldr	r3, [r5, #0]
 8003326:	4a21      	ldr	r2, [pc, #132]	@ (80033ac <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003328:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800332a:	4013      	ands	r3, r2
 800332c:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800332e:	68e3      	ldr	r3, [r4, #12]
 8003330:	6921      	ldr	r1, [r4, #16]
 8003332:	433b      	orrs	r3, r7
 8003334:	430b      	orrs	r3, r1
 8003336:	6961      	ldr	r1, [r4, #20]
 8003338:	682a      	ldr	r2, [r5, #0]
 800333a:	430b      	orrs	r3, r1
 800333c:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800333e:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003340:	430b      	orrs	r3, r1
 8003342:	69e1      	ldr	r1, [r4, #28]
 8003344:	430b      	orrs	r3, r1
 8003346:	6a21      	ldr	r1, [r4, #32]
 8003348:	430b      	orrs	r3, r1
 800334a:	4313      	orrs	r3, r2
 800334c:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800334e:	f7ff ffbf 	bl	80032d0 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003352:	2380      	movs	r3, #128	@ 0x80
 8003354:	01db      	lsls	r3, r3, #7
 8003356:	429f      	cmp	r7, r3
 8003358:	d101      	bne.n	800335e <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800335a:	2300      	movs	r3, #0
 800335c:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800335e:	6862      	ldr	r2, [r4, #4]
 8003360:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003362:	b2d3      	uxtb	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003366:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003368:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800336a:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336c:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800336e:	2a03      	cmp	r2, #3
 8003370:	d814      	bhi.n	800339c <HAL_DMA_Init+0x98>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8003372:	4a0f      	ldr	r2, [pc, #60]	@ (80033b0 <HAL_DMA_Init+0xac>)
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003374:	480f      	ldr	r0, [pc, #60]	@ (80033b4 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8003376:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003378:	2201      	movs	r2, #1
 800337a:	3b01      	subs	r3, #1
 800337c:	409a      	lsls	r2, r3
 800337e:	65a2      	str	r2, [r4, #88]	@ 0x58
 8003380:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003382:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8003384:	0089      	lsls	r1, r1, #2
 8003386:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003388:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800338a:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800338c:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800338e:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8003390:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003392:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8003394:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8003396:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8003398:	77e0      	strb	r0, [r4, #31]
}
 800339a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80033a0:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80033a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80033a4:	e7f3      	b.n	800338e <HAL_DMA_Init+0x8a>
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	bffdfff8 	.word	0xbffdfff8
 80033ac:	ffff800f 	.word	0xffff800f
 80033b0:	1000823f 	.word	0x1000823f
 80033b4:	40020940 	.word	0x40020940

080033b8 <HAL_DMA_IRQHandler>:
{
 80033b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033ba:	241c      	movs	r4, #28
 80033bc:	2704      	movs	r7, #4
 80033be:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 80033c0:	4a26      	ldr	r2, [pc, #152]	@ (800345c <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033c2:	4021      	ands	r1, r4
 80033c4:	003c      	movs	r4, r7
 80033c6:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80033c8:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80033ca:	6803      	ldr	r3, [r0, #0]
 80033cc:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033ce:	4226      	tst	r6, r4
 80033d0:	d00f      	beq.n	80033f2 <HAL_DMA_IRQHandler+0x3a>
 80033d2:	423d      	tst	r5, r7
 80033d4:	d00d      	beq.n	80033f2 <HAL_DMA_IRQHandler+0x3a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033d6:	6819      	ldr	r1, [r3, #0]
 80033d8:	0689      	lsls	r1, r1, #26
 80033da:	d402      	bmi.n	80033e2 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033dc:	6819      	ldr	r1, [r3, #0]
 80033de:	43b9      	bics	r1, r7
 80033e0:	6019      	str	r1, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80033e2:	6853      	ldr	r3, [r2, #4]
 80033e4:	431c      	orrs	r4, r3
    if (hdma->XferHalfCpltCallback != NULL)
 80033e6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80033e8:	6054      	str	r4, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d01b      	beq.n	8003426 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 80033ee:	4798      	blx	r3
  return;
 80033f0:	e019      	b.n	8003426 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80033f2:	2702      	movs	r7, #2
 80033f4:	003c      	movs	r4, r7
 80033f6:	408c      	lsls	r4, r1
 80033f8:	4226      	tst	r6, r4
 80033fa:	d015      	beq.n	8003428 <HAL_DMA_IRQHandler+0x70>
 80033fc:	423d      	tst	r5, r7
 80033fe:	d013      	beq.n	8003428 <HAL_DMA_IRQHandler+0x70>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003400:	6819      	ldr	r1, [r3, #0]
 8003402:	0689      	lsls	r1, r1, #26
 8003404:	d406      	bmi.n	8003414 <HAL_DMA_IRQHandler+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003406:	250a      	movs	r5, #10
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	43a9      	bics	r1, r5
 800340c:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800340e:	2101      	movs	r1, #1
 8003410:	1d83      	adds	r3, r0, #6
 8003412:	77d9      	strb	r1, [r3, #31]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8003414:	6853      	ldr	r3, [r2, #4]
 8003416:	431c      	orrs	r4, r3
 8003418:	6054      	str	r4, [r2, #4]
    __HAL_UNLOCK(hdma);
 800341a:	2200      	movs	r2, #0
 800341c:	1d43      	adds	r3, r0, #5
 800341e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8003420:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003422:	4293      	cmp	r3, r2
 8003424:	d1e3      	bne.n	80033ee <HAL_DMA_IRQHandler+0x36>
}
 8003426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003428:	2408      	movs	r4, #8
 800342a:	0027      	movs	r7, r4
 800342c:	408f      	lsls	r7, r1
 800342e:	423e      	tst	r6, r7
 8003430:	d0f9      	beq.n	8003426 <HAL_DMA_IRQHandler+0x6e>
 8003432:	4225      	tst	r5, r4
 8003434:	d0f7      	beq.n	8003426 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003436:	250e      	movs	r5, #14
 8003438:	681c      	ldr	r4, [r3, #0]
 800343a:	43ac      	bics	r4, r5
 800343c:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800343e:	2301      	movs	r3, #1
 8003440:	001d      	movs	r5, r3
 8003442:	408d      	lsls	r5, r1
 8003444:	0029      	movs	r1, r5
 8003446:	6854      	ldr	r4, [r2, #4]
 8003448:	4321      	orrs	r1, r4
 800344a:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800344c:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800344e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003450:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003452:	2200      	movs	r2, #0
 8003454:	1d43      	adds	r3, r0, #5
 8003456:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003458:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800345a:	e7e2      	b.n	8003422 <HAL_DMA_IRQHandler+0x6a>
 800345c:	40020000 	.word	0x40020000

08003460 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003460:	2300      	movs	r3, #0
 8003462:	469c      	mov	ip, r3
{
 8003464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003466:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003468:	680b      	ldr	r3, [r1, #0]
 800346a:	4664      	mov	r4, ip
 800346c:	001a      	movs	r2, r3
 800346e:	40e2      	lsrs	r2, r4
 8003470:	d101      	bne.n	8003476 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8003472:	b005      	add	sp, #20
 8003474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003476:	4662      	mov	r2, ip
 8003478:	2601      	movs	r6, #1
 800347a:	4096      	lsls	r6, r2
 800347c:	001a      	movs	r2, r3
 800347e:	4032      	ands	r2, r6
 8003480:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8003482:	4233      	tst	r3, r6
 8003484:	d100      	bne.n	8003488 <HAL_GPIO_Init+0x28>
 8003486:	e084      	b.n	8003592 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003488:	684f      	ldr	r7, [r1, #4]
 800348a:	2310      	movs	r3, #16
 800348c:	003d      	movs	r5, r7
 800348e:	439d      	bics	r5, r3
 8003490:	9503      	str	r5, [sp, #12]
 8003492:	2d02      	cmp	r5, #2
 8003494:	d114      	bne.n	80034c0 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8003496:	4663      	mov	r3, ip
 8003498:	08da      	lsrs	r2, r3, #3
 800349a:	0092      	lsls	r2, r2, #2
 800349c:	1882      	adds	r2, r0, r2
 800349e:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80034a0:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 80034a2:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80034a4:	4663      	mov	r3, ip
 80034a6:	401c      	ands	r4, r3
 80034a8:	230f      	movs	r3, #15
 80034aa:	00a4      	lsls	r4, r4, #2
 80034ac:	40a3      	lsls	r3, r4
 80034ae:	439d      	bics	r5, r3
 80034b0:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80034b2:	250f      	movs	r5, #15
 80034b4:	690b      	ldr	r3, [r1, #16]
 80034b6:	402b      	ands	r3, r5
 80034b8:	40a3      	lsls	r3, r4
 80034ba:	9c02      	ldr	r4, [sp, #8]
 80034bc:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 80034be:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 80034c0:	4663      	mov	r3, ip
 80034c2:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80034c4:	2303      	movs	r3, #3
 80034c6:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80034c8:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80034ca:	43dd      	mvns	r5, r3
 80034cc:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80034ce:	2303      	movs	r3, #3
 80034d0:	403b      	ands	r3, r7
 80034d2:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80034d4:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034d6:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80034d8:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034da:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80034dc:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034de:	2d01      	cmp	r5, #1
 80034e0:	d95a      	bls.n	8003598 <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80034e2:	2f03      	cmp	r7, #3
 80034e4:	d055      	beq.n	8003592 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 80034e6:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80034e8:	9b02      	ldr	r3, [sp, #8]
 80034ea:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80034ec:	688b      	ldr	r3, [r1, #8]
 80034ee:	4093      	lsls	r3, r2
 80034f0:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 80034f2:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034f4:	2380      	movs	r3, #128	@ 0x80
 80034f6:	055b      	lsls	r3, r3, #21
 80034f8:	421f      	tst	r7, r3
 80034fa:	d04a      	beq.n	8003592 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 80034fc:	4663      	mov	r3, ip
 80034fe:	089a      	lsrs	r2, r3, #2
 8003500:	4b2d      	ldr	r3, [pc, #180]	@ (80035b8 <HAL_GPIO_Init+0x158>)
 8003502:	0092      	lsls	r2, r2, #2
 8003504:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003506:	2403      	movs	r4, #3
 8003508:	4663      	mov	r3, ip
 800350a:	401c      	ands	r4, r3
 800350c:	230f      	movs	r3, #15
 800350e:	00e4      	lsls	r4, r4, #3
 8003510:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003512:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8003514:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003516:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003518:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800351a:	2300      	movs	r3, #0
 800351c:	42b0      	cmp	r0, r6
 800351e:	d010      	beq.n	8003542 <HAL_GPIO_Init+0xe2>
 8003520:	4e26      	ldr	r6, [pc, #152]	@ (80035bc <HAL_GPIO_Init+0x15c>)
 8003522:	3301      	adds	r3, #1
 8003524:	42b0      	cmp	r0, r6
 8003526:	d00c      	beq.n	8003542 <HAL_GPIO_Init+0xe2>
 8003528:	4e25      	ldr	r6, [pc, #148]	@ (80035c0 <HAL_GPIO_Init+0x160>)
 800352a:	3301      	adds	r3, #1
 800352c:	42b0      	cmp	r0, r6
 800352e:	d008      	beq.n	8003542 <HAL_GPIO_Init+0xe2>
 8003530:	4e24      	ldr	r6, [pc, #144]	@ (80035c4 <HAL_GPIO_Init+0x164>)
 8003532:	3301      	adds	r3, #1
 8003534:	42b0      	cmp	r0, r6
 8003536:	d004      	beq.n	8003542 <HAL_GPIO_Init+0xe2>
 8003538:	4b23      	ldr	r3, [pc, #140]	@ (80035c8 <HAL_GPIO_Init+0x168>)
 800353a:	18c3      	adds	r3, r0, r3
 800353c:	1e5e      	subs	r6, r3, #1
 800353e:	41b3      	sbcs	r3, r6
 8003540:	3305      	adds	r3, #5
 8003542:	40a3      	lsls	r3, r4
 8003544:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8003546:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8003548:	4b20      	ldr	r3, [pc, #128]	@ (80035cc <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 800354a:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 800354c:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 800354e:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8003550:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8003552:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003554:	03fe      	lsls	r6, r7, #15
 8003556:	d401      	bmi.n	800355c <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8003558:	002c      	movs	r4, r5
 800355a:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 800355c:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 800355e:	4c1c      	ldr	r4, [pc, #112]	@ (80035d0 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8003560:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8003562:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8003564:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003566:	03be      	lsls	r6, r7, #14
 8003568:	d401      	bmi.n	800356e <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 800356a:	4013      	ands	r3, r2
 800356c:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 800356e:	4b12      	ldr	r3, [pc, #72]	@ (80035b8 <HAL_GPIO_Init+0x158>)
 8003570:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8003572:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8003574:	9c01      	ldr	r4, [sp, #4]
 8003576:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003578:	02fe      	lsls	r6, r7, #11
 800357a:	d401      	bmi.n	8003580 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 800357c:	002c      	movs	r4, r5
 800357e:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8003580:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8003582:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8003584:	9d01      	ldr	r5, [sp, #4]
 8003586:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003588:	02bf      	lsls	r7, r7, #10
 800358a:	d401      	bmi.n	8003590 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 800358c:	4014      	ands	r4, r2
 800358e:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8003590:	605d      	str	r5, [r3, #4]
    position++;
 8003592:	2301      	movs	r3, #1
 8003594:	449c      	add	ip, r3
 8003596:	e767      	b.n	8003468 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8003598:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800359a:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800359c:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800359e:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80035a0:	68cb      	ldr	r3, [r1, #12]
 80035a2:	4093      	lsls	r3, r2
 80035a4:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 80035a6:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80035a8:	093b      	lsrs	r3, r7, #4
 80035aa:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 80035ac:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ae:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80035b0:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 80035b2:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80035b4:	e797      	b.n	80034e6 <HAL_GPIO_Init+0x86>
 80035b6:	46c0      	nop			@ (mov r8, r8)
 80035b8:	40021800 	.word	0x40021800
 80035bc:	50000400 	.word	0x50000400
 80035c0:	50000800 	.word	0x50000800
 80035c4:	50000c00 	.word	0x50000c00
 80035c8:	afffec00 	.word	0xafffec00
 80035cc:	40021804 	.word	0x40021804
 80035d0:	40021808 	.word	0x40021808

080035d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035d4:	2a00      	cmp	r2, #0
 80035d6:	d001      	beq.n	80035dc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035d8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035da:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035dc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80035de:	e7fc      	b.n	80035da <HAL_GPIO_WritePin+0x6>

080035e0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035e0:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035e2:	0013      	movs	r3, r2
 80035e4:	400b      	ands	r3, r1
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	4391      	bics	r1, r2
 80035ea:	430b      	orrs	r3, r1
 80035ec:	6183      	str	r3, [r0, #24]
}
 80035ee:	4770      	bx	lr

080035f0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035f0:	6803      	ldr	r3, [r0, #0]
 80035f2:	699a      	ldr	r2, [r3, #24]
 80035f4:	0792      	lsls	r2, r2, #30
 80035f6:	d501      	bpl.n	80035fc <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035f8:	2200      	movs	r2, #0
 80035fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035fc:	2201      	movs	r2, #1
 80035fe:	6999      	ldr	r1, [r3, #24]
 8003600:	4211      	tst	r1, r2
 8003602:	d102      	bne.n	800360a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003604:	6999      	ldr	r1, [r3, #24]
 8003606:	430a      	orrs	r2, r1
 8003608:	619a      	str	r2, [r3, #24]
  }
}
 800360a:	4770      	bx	lr

0800360c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800360c:	b530      	push	{r4, r5, lr}
 800360e:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003610:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003612:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003614:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003616:	0589      	lsls	r1, r1, #22
 8003618:	431a      	orrs	r2, r3
 800361a:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <I2C_TransferConfig+0x28>)
 800361e:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003620:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003622:	0d64      	lsrs	r4, r4, #21
 8003624:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003626:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003628:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800362a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800362c:	432a      	orrs	r2, r5
 800362e:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003630:	bd30      	pop	{r4, r5, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	03ff63ff 	.word	0x03ff63ff

08003638 <I2C_IsErrorOccurred>:
{
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 800363c:	6802      	ldr	r2, [r0, #0]
{
 800363e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8003640:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003642:	2310      	movs	r3, #16
 8003644:	000f      	movs	r7, r1
{
 8003646:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003648:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 800364a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800364c:	4219      	tst	r1, r3
 800364e:	d00d      	beq.n	800366c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8003650:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003652:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8003654:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003656:	6823      	ldr	r3, [r4, #0]
 8003658:	2120      	movs	r1, #32
 800365a:	699a      	ldr	r2, [r3, #24]
 800365c:	420a      	tst	r2, r1
 800365e:	d15f      	bne.n	8003720 <I2C_IsErrorOccurred+0xe8>
 8003660:	2f00      	cmp	r7, #0
 8003662:	d031      	beq.n	80036c8 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8003664:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003666:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003668:	9b01      	ldr	r3, [sp, #4]
 800366a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800366c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800366e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003670:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8003672:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003674:	4213      	tst	r3, r2
 8003676:	d002      	beq.n	800367e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8003678:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800367a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 800367c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800367e:	2280      	movs	r2, #128	@ 0x80
 8003680:	00d2      	lsls	r2, r2, #3
 8003682:	4213      	tst	r3, r2
 8003684:	d003      	beq.n	800368e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8003686:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8003688:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 800368a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800368c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800368e:	2280      	movs	r2, #128	@ 0x80
 8003690:	0092      	lsls	r2, r2, #2
 8003692:	4213      	tst	r3, r2
 8003694:	d049      	beq.n	800372a <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003696:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003698:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 800369a:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 800369c:	0020      	movs	r0, r4
 800369e:	f7ff ffa7 	bl	80035f0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80036a2:	686b      	ldr	r3, [r5, #4]
 80036a4:	4a22      	ldr	r2, [pc, #136]	@ (8003730 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 80036a6:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80036a8:	4013      	ands	r3, r2
 80036aa:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 80036ac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036ae:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80036b0:	433b      	orrs	r3, r7
 80036b2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036b4:	0023      	movs	r3, r4
 80036b6:	3341      	adds	r3, #65	@ 0x41
 80036b8:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ba:	0022      	movs	r2, r4
 80036bc:	2300      	movs	r3, #0
 80036be:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 80036c0:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c2:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80036c4:	7023      	strb	r3, [r4, #0]
 80036c6:	e032      	b.n	800372e <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 80036c8:	1c72      	adds	r2, r6, #1
 80036ca:	d0c5      	beq.n	8003658 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036cc:	f7ff fd98 	bl	8003200 <HAL_GetTick>
 80036d0:	1b40      	subs	r0, r0, r5
 80036d2:	42b0      	cmp	r0, r6
 80036d4:	d801      	bhi.n	80036da <I2C_IsErrorOccurred+0xa2>
 80036d6:	2e00      	cmp	r6, #0
 80036d8:	d1bd      	bne.n	8003656 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 80036da:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036dc:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80036de:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036e0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80036e2:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036e4:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 80036e6:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036e8:	0412      	lsls	r2, r2, #16
 80036ea:	d50b      	bpl.n	8003704 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036ec:	2280      	movs	r2, #128	@ 0x80
 80036ee:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036f0:	4210      	tst	r0, r2
 80036f2:	d107      	bne.n	8003704 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 80036f4:	2920      	cmp	r1, #32
 80036f6:	d005      	beq.n	8003704 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80036f8:	6859      	ldr	r1, [r3, #4]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80036fe:	f7ff fd7f 	bl	8003200 <HAL_GetTick>
 8003702:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003704:	2220      	movs	r2, #32
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	4213      	tst	r3, r2
 800370c:	d1a3      	bne.n	8003656 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800370e:	f7ff fd77 	bl	8003200 <HAL_GetTick>
 8003712:	1b40      	subs	r0, r0, r5
 8003714:	2819      	cmp	r0, #25
 8003716:	d9f5      	bls.n	8003704 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003718:	2320      	movs	r3, #32
              status = HAL_ERROR;
 800371a:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	e79a      	b.n	8003656 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8003720:	2f00      	cmp	r7, #0
 8003722:	d19f      	bne.n	8003664 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003724:	2220      	movs	r2, #32
 8003726:	61da      	str	r2, [r3, #28]
 8003728:	e79c      	b.n	8003664 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 800372a:	2800      	cmp	r0, #0
 800372c:	d1b6      	bne.n	800369c <I2C_IsErrorOccurred+0x64>
}
 800372e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003730:	fe00e800 	.word	0xfe00e800

08003734 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003736:	0004      	movs	r4, r0
 8003738:	000d      	movs	r5, r1
 800373a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800373c:	2702      	movs	r7, #2
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	423b      	tst	r3, r7
 8003744:	d001      	beq.n	800374a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8003746:	2000      	movs	r0, #0
 8003748:	e021      	b.n	800378e <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800374a:	0032      	movs	r2, r6
 800374c:	0029      	movs	r1, r5
 800374e:	0020      	movs	r0, r4
 8003750:	f7ff ff72 	bl	8003638 <I2C_IsErrorOccurred>
 8003754:	2800      	cmp	r0, #0
 8003756:	d119      	bne.n	800378c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003758:	1c6b      	adds	r3, r5, #1
 800375a:	d0f0      	beq.n	800373e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375c:	f7ff fd50 	bl	8003200 <HAL_GetTick>
 8003760:	1b80      	subs	r0, r0, r6
 8003762:	42a8      	cmp	r0, r5
 8003764:	d801      	bhi.n	800376a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003766:	2d00      	cmp	r5, #0
 8003768:	d1e9      	bne.n	800373e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	6999      	ldr	r1, [r3, #24]
 800376e:	2302      	movs	r3, #2
 8003770:	000a      	movs	r2, r1
 8003772:	401a      	ands	r2, r3
 8003774:	4219      	tst	r1, r3
 8003776:	d1e2      	bne.n	800373e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003778:	2120      	movs	r1, #32
 800377a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800377c:	430b      	orrs	r3, r1
 800377e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003780:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8003782:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003784:	3341      	adds	r3, #65	@ 0x41
 8003786:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003788:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 800378a:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800378c:	2001      	movs	r0, #1
}
 800378e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003790 <I2C_WaitOnFlagUntilTimeout>:
{
 8003790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003792:	0004      	movs	r4, r0
 8003794:	000d      	movs	r5, r1
 8003796:	0017      	movs	r7, r2
 8003798:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	402b      	ands	r3, r5
 80037a0:	1b5b      	subs	r3, r3, r5
 80037a2:	425a      	negs	r2, r3
 80037a4:	4153      	adcs	r3, r2
 80037a6:	42bb      	cmp	r3, r7
 80037a8:	d001      	beq.n	80037ae <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80037aa:	2000      	movs	r0, #0
 80037ac:	e026      	b.n	80037fc <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ae:	0031      	movs	r1, r6
 80037b0:	0020      	movs	r0, r4
 80037b2:	9a06      	ldr	r2, [sp, #24]
 80037b4:	f7ff ff40 	bl	8003638 <I2C_IsErrorOccurred>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d11e      	bne.n	80037fa <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80037bc:	1c73      	adds	r3, r6, #1
 80037be:	d0ec      	beq.n	800379a <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c0:	f7ff fd1e 	bl	8003200 <HAL_GetTick>
 80037c4:	9b06      	ldr	r3, [sp, #24]
 80037c6:	1ac0      	subs	r0, r0, r3
 80037c8:	42b0      	cmp	r0, r6
 80037ca:	d801      	bhi.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0x40>
 80037cc:	2e00      	cmp	r6, #0
 80037ce:	d1e4      	bne.n	800379a <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037d0:	6823      	ldr	r3, [r4, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	402b      	ands	r3, r5
 80037d6:	1b5b      	subs	r3, r3, r5
 80037d8:	425a      	negs	r2, r3
 80037da:	4153      	adcs	r3, r2
 80037dc:	42bb      	cmp	r3, r7
 80037de:	d1dc      	bne.n	800379a <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037e0:	2220      	movs	r2, #32
 80037e2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80037e4:	4313      	orrs	r3, r2
 80037e6:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037e8:	0023      	movs	r3, r4
 80037ea:	3341      	adds	r3, #65	@ 0x41
 80037ec:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ee:	0022      	movs	r2, r4
 80037f0:	2300      	movs	r3, #0
 80037f2:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 80037f4:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80037f8:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80037fa:	2001      	movs	r0, #1
}
 80037fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080037fe <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80037fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003800:	0004      	movs	r4, r0
 8003802:	000e      	movs	r6, r1
 8003804:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003806:	2520      	movs	r5, #32
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	422b      	tst	r3, r5
 800380e:	d001      	beq.n	8003814 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003810:	2000      	movs	r0, #0
 8003812:	e01d      	b.n	8003850 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003814:	003a      	movs	r2, r7
 8003816:	0031      	movs	r1, r6
 8003818:	0020      	movs	r0, r4
 800381a:	f7ff ff0d 	bl	8003638 <I2C_IsErrorOccurred>
 800381e:	2800      	cmp	r0, #0
 8003820:	d115      	bne.n	800384e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003822:	f7ff fced 	bl	8003200 <HAL_GetTick>
 8003826:	1bc0      	subs	r0, r0, r7
 8003828:	42b0      	cmp	r0, r6
 800382a:	d801      	bhi.n	8003830 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800382c:	2e00      	cmp	r6, #0
 800382e:	d1eb      	bne.n	8003808 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	001a      	movs	r2, r3
 8003836:	402a      	ands	r2, r5
 8003838:	422b      	tst	r3, r5
 800383a:	d1e5      	bne.n	8003808 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800383c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800383e:	432b      	orrs	r3, r5
 8003840:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003842:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003844:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003846:	3341      	adds	r3, #65	@ 0x41
 8003848:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800384a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 800384c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800384e:	2001      	movs	r0, #1
}
 8003850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003854 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003856:	0005      	movs	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8003858:	2400      	movs	r4, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800385a:	2704      	movs	r7, #4
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800385c:	2620      	movs	r6, #32
{
 800385e:	9100      	str	r1, [sp, #0]
 8003860:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003862:	682b      	ldr	r3, [r5, #0]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	423b      	tst	r3, r7
 8003868:	d101      	bne.n	800386e <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 800386a:	2c00      	cmp	r4, #0
 800386c:	d001      	beq.n	8003872 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 800386e:	0020      	movs	r0, r4
 8003870:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003872:	9a01      	ldr	r2, [sp, #4]
 8003874:	0028      	movs	r0, r5
 8003876:	9900      	ldr	r1, [sp, #0]
 8003878:	f7ff fede 	bl	8003638 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800387c:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800387e:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	4232      	tst	r2, r6
 8003884:	d10f      	bne.n	80038a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003886:	1e63      	subs	r3, r4, #1
 8003888:	419c      	sbcs	r4, r3
 800388a:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800388c:	f7ff fcb8 	bl	8003200 <HAL_GetTick>
 8003890:	9b01      	ldr	r3, [sp, #4]
 8003892:	1ac0      	subs	r0, r0, r3
 8003894:	9b00      	ldr	r3, [sp, #0]
 8003896:	4298      	cmp	r0, r3
 8003898:	d801      	bhi.n	800389e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1e1      	bne.n	8003862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
 800389e:	2c00      	cmp	r4, #0
 80038a0:	d019      	beq.n	80038d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
{
 80038a2:	2401      	movs	r4, #1
 80038a4:	e7dd      	b.n	8003862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80038a6:	2800      	cmp	r0, #0
 80038a8:	d111      	bne.n	80038ce <I2C_WaitOnRXNEFlagUntilTimeout+0x7a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80038aa:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038ac:	2210      	movs	r2, #16
 80038ae:	6999      	ldr	r1, [r3, #24]
 80038b0:	4211      	tst	r1, r2
 80038b2:	d00e      	beq.n	80038d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038b4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80038b6:	646f      	str	r7, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038b8:	61de      	str	r6, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	490c      	ldr	r1, [pc, #48]	@ (80038f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 80038be:	400a      	ands	r2, r1
 80038c0:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80038c2:	002b      	movs	r3, r5
 80038c4:	3341      	adds	r3, #65	@ 0x41
 80038c6:	701e      	strb	r6, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c8:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 80038ca:	3b01      	subs	r3, #1
 80038cc:	7018      	strb	r0, [r3, #0]
{
 80038ce:	2401      	movs	r4, #1
 80038d0:	e7dc      	b.n	800388c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d2:	6468      	str	r0, [r5, #68]	@ 0x44
 80038d4:	e7da      	b.n	800388c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038d6:	682b      	ldr	r3, [r5, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	423b      	tst	r3, r7
 80038dc:	d1c1      	bne.n	8003862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038de:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80038e0:	4333      	orrs	r3, r6
 80038e2:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038e4:	002b      	movs	r3, r5
 80038e6:	3341      	adds	r3, #65	@ 0x41
 80038e8:	701e      	strb	r6, [r3, #0]
        __HAL_UNLOCK(hi2c);
 80038ea:	3b01      	subs	r3, #1
 80038ec:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 80038ee:	e7d8      	b.n	80038a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 80038f0:	fe00e800 	.word	0xfe00e800

080038f4 <HAL_I2C_Init>:
{
 80038f4:	b570      	push	{r4, r5, r6, lr}
 80038f6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80038f8:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80038fa:	2c00      	cmp	r4, #0
 80038fc:	d04e      	beq.n	800399c <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038fe:	0025      	movs	r5, r4
 8003900:	3541      	adds	r5, #65	@ 0x41
 8003902:	782b      	ldrb	r3, [r5, #0]
 8003904:	b2da      	uxtb	r2, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d105      	bne.n	8003916 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800390a:	0023      	movs	r3, r4
 800390c:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800390e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003910:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003912:	f7ff fb03 	bl	8002f1c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003916:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003918:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800391a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 800391c:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800391e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003920:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003922:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003928:	491d      	ldr	r1, [pc, #116]	@ (80039a0 <HAL_I2C_Init+0xac>)
 800392a:	6862      	ldr	r2, [r4, #4]
 800392c:	400a      	ands	r2, r1
 800392e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	491c      	ldr	r1, [pc, #112]	@ (80039a4 <HAL_I2C_Init+0xb0>)
 8003934:	400a      	ands	r2, r1
 8003936:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003938:	2801      	cmp	r0, #1
 800393a:	d107      	bne.n	800394c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800393c:	2280      	movs	r2, #128	@ 0x80
 800393e:	0212      	lsls	r2, r2, #8
 8003940:	4332      	orrs	r2, r6
 8003942:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	4818      	ldr	r0, [pc, #96]	@ (80039a8 <HAL_I2C_Init+0xb4>)
 8003948:	4002      	ands	r2, r0
 800394a:	e009      	b.n	8003960 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800394c:	2284      	movs	r2, #132	@ 0x84
 800394e:	0212      	lsls	r2, r2, #8
 8003950:	4332      	orrs	r2, r6
 8003952:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003954:	2802      	cmp	r0, #2
 8003956:	d1f5      	bne.n	8003944 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003958:	2280      	movs	r2, #128	@ 0x80
 800395a:	6858      	ldr	r0, [r3, #4]
 800395c:	0112      	lsls	r2, r2, #4
 800395e:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003960:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003962:	6858      	ldr	r0, [r3, #4]
 8003964:	4a11      	ldr	r2, [pc, #68]	@ (80039ac <HAL_I2C_Init+0xb8>)
 8003966:	4302      	orrs	r2, r0
 8003968:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800396a:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800396c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800396e:	400a      	ands	r2, r1
 8003970:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003972:	6961      	ldr	r1, [r4, #20]
 8003974:	6922      	ldr	r2, [r4, #16]
 8003976:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003978:	69a1      	ldr	r1, [r4, #24]
 800397a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800397c:	430a      	orrs	r2, r1
 800397e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003980:	6a21      	ldr	r1, [r4, #32]
 8003982:	69e2      	ldr	r2, [r4, #28]
 8003984:	430a      	orrs	r2, r1
 8003986:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003988:	2201      	movs	r2, #1
 800398a:	6819      	ldr	r1, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003990:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003992:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003994:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003996:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003998:	3442      	adds	r4, #66	@ 0x42
 800399a:	7020      	strb	r0, [r4, #0]
}
 800399c:	bd70      	pop	{r4, r5, r6, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	f0ffffff 	.word	0xf0ffffff
 80039a4:	ffff7fff 	.word	0xffff7fff
 80039a8:	fffff7ff 	.word	0xfffff7ff
 80039ac:	02008000 	.word	0x02008000

080039b0 <HAL_I2C_Master_Transmit>:
{
 80039b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b2:	0006      	movs	r6, r0
{
 80039b4:	b085      	sub	sp, #20
 80039b6:	9202      	str	r2, [sp, #8]
 80039b8:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ba:	3641      	adds	r6, #65	@ 0x41
 80039bc:	7833      	ldrb	r3, [r6, #0]
{
 80039be:	0004      	movs	r4, r0
 80039c0:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 80039c2:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	d114      	bne.n	80039f2 <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 80039c8:	0023      	movs	r3, r4
 80039ca:	3340      	adds	r3, #64	@ 0x40
 80039cc:	781a      	ldrb	r2, [r3, #0]
 80039ce:	2a01      	cmp	r2, #1
 80039d0:	d00f      	beq.n	80039f2 <HAL_I2C_Master_Transmit+0x42>
 80039d2:	2201      	movs	r2, #1
 80039d4:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80039d6:	f7ff fc13 	bl	8003200 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80039da:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 80039dc:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80039de:	9000      	str	r0, [sp, #0]
 80039e0:	2319      	movs	r3, #25
 80039e2:	2201      	movs	r2, #1
 80039e4:	0020      	movs	r0, r4
 80039e6:	0209      	lsls	r1, r1, #8
 80039e8:	f7ff fed2 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 80039f0:	2001      	movs	r0, #1
}
 80039f2:	b005      	add	sp, #20
 80039f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039f6:	2321      	movs	r3, #33	@ 0x21
 80039f8:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039fa:	0023      	movs	r3, r4
 80039fc:	2210      	movs	r2, #16
 80039fe:	3342      	adds	r3, #66	@ 0x42
 8003a00:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 8003a02:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a04:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003a06:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003a08:	9b03      	ldr	r3, [sp, #12]
 8003a0a:	4939      	ldr	r1, [pc, #228]	@ (8003af0 <HAL_I2C_Master_Transmit+0x140>)
 8003a0c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a0e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003a10:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a12:	2bff      	cmp	r3, #255	@ 0xff
 8003a14:	d930      	bls.n	8003a78 <HAL_I2C_Master_Transmit+0xc8>
      xfermode = I2C_RELOAD_MODE;
 8003a16:	2380      	movs	r3, #128	@ 0x80
 8003a18:	32ef      	adds	r2, #239	@ 0xef
 8003a1a:	8522      	strh	r2, [r4, #40]	@ 0x28
 8003a1c:	045b      	lsls	r3, r3, #17
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a1e:	9e02      	ldr	r6, [sp, #8]
 8003a20:	6820      	ldr	r0, [r4, #0]
 8003a22:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 8003a24:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a26:	6286      	str	r6, [r0, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003a28:	9802      	ldr	r0, [sp, #8]
      hi2c->XferSize--;
 8003a2a:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8003a2c:	3001      	adds	r0, #1
 8003a2e:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003a30:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a32:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003a34:	3801      	subs	r0, #1
 8003a36:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003a38:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003a3a:	8560      	strh	r0, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a40:	0039      	movs	r1, r7
 8003a42:	0020      	movs	r0, r4
 8003a44:	f7ff fde2 	bl	800360c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003a48:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a4a:	002a      	movs	r2, r5
 8003a4c:	0020      	movs	r0, r4
 8003a4e:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d11d      	bne.n	8003a90 <HAL_I2C_Master_Transmit+0xe0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a54:	f7ff fed3 	bl	80037fe <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a58:	2800      	cmp	r0, #0
 8003a5a:	d1c9      	bne.n	80039f0 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a5c:	2120      	movs	r1, #32
 8003a5e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003a60:	4d24      	ldr	r5, [pc, #144]	@ (8003af4 <HAL_I2C_Master_Transmit+0x144>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a62:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	402a      	ands	r2, r5
 8003a68:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003a6a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003a6c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	3341      	adds	r3, #65	@ 0x41
 8003a70:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a72:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 8003a74:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003a76:	e7bc      	b.n	80039f2 <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003a78:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003a7a:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8003a7c:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8003a7e:	2a00      	cmp	r2, #0
 8003a80:	d002      	beq.n	8003a88 <HAL_I2C_Master_Transmit+0xd8>
 8003a82:	2380      	movs	r3, #128	@ 0x80
 8003a84:	049b      	lsls	r3, r3, #18
 8003a86:	e7ca      	b.n	8003a1e <HAL_I2C_Master_Transmit+0x6e>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003a88:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a8a:	2380      	movs	r3, #128	@ 0x80
 8003a8c:	049b      	lsls	r3, r3, #18
 8003a8e:	e7d7      	b.n	8003a40 <HAL_I2C_Master_Transmit+0x90>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a90:	f7ff fe50 	bl	8003734 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d1ab      	bne.n	80039f0 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a98:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003a9a:	6822      	ldr	r2, [r4, #0]
 8003a9c:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003a9e:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003aa0:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003aa2:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003aa4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003aa6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003aae:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ab0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ab2:	b292      	uxth	r2, r2
 8003ab4:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0c6      	beq.n	8003a48 <HAL_I2C_Master_Transmit+0x98>
 8003aba:	2a00      	cmp	r2, #0
 8003abc:	d1c4      	bne.n	8003a48 <HAL_I2C_Master_Transmit+0x98>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003abe:	2180      	movs	r1, #128	@ 0x80
 8003ac0:	0020      	movs	r0, r4
 8003ac2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ac4:	9500      	str	r5, [sp, #0]
 8003ac6:	f7ff fe63 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 8003aca:	2800      	cmp	r0, #0
 8003acc:	d000      	beq.n	8003ad0 <HAL_I2C_Master_Transmit+0x120>
 8003ace:	e78f      	b.n	80039f0 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ad0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003ad2:	2bff      	cmp	r3, #255	@ 0xff
 8003ad4:	d905      	bls.n	8003ae2 <HAL_I2C_Master_Transmit+0x132>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ad6:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ad8:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ada:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003adc:	045b      	lsls	r3, r3, #17
 8003ade:	9000      	str	r0, [sp, #0]
 8003ae0:	e7ae      	b.n	8003a40 <HAL_I2C_Master_Transmit+0x90>
          hi2c->XferSize = hi2c->XferCount;
 8003ae2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003ae4:	b292      	uxth	r2, r2
 8003ae6:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ae8:	b2d2      	uxtb	r2, r2
 8003aea:	9000      	str	r0, [sp, #0]
 8003aec:	e7cd      	b.n	8003a8a <HAL_I2C_Master_Transmit+0xda>
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	80002000 	.word	0x80002000
 8003af4:	fe00e800 	.word	0xfe00e800

08003af8 <HAL_I2C_Master_Receive>:
{
 8003af8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afa:	0006      	movs	r6, r0
{
 8003afc:	b085      	sub	sp, #20
 8003afe:	9202      	str	r2, [sp, #8]
 8003b00:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b02:	3641      	adds	r6, #65	@ 0x41
 8003b04:	7833      	ldrb	r3, [r6, #0]
{
 8003b06:	0004      	movs	r4, r0
 8003b08:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8003b0a:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b0c:	2b20      	cmp	r3, #32
 8003b0e:	d114      	bne.n	8003b3a <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8003b10:	0023      	movs	r3, r4
 8003b12:	3340      	adds	r3, #64	@ 0x40
 8003b14:	781a      	ldrb	r2, [r3, #0]
 8003b16:	2a01      	cmp	r2, #1
 8003b18:	d00f      	beq.n	8003b3a <HAL_I2C_Master_Receive+0x42>
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003b1e:	f7ff fb6f 	bl	8003200 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b22:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8003b24:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b26:	9000      	str	r0, [sp, #0]
 8003b28:	2319      	movs	r3, #25
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	0020      	movs	r0, r4
 8003b2e:	0209      	lsls	r1, r1, #8
 8003b30:	f7ff fe2e 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 8003b34:	2800      	cmp	r0, #0
 8003b36:	d002      	beq.n	8003b3e <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8003b38:	2001      	movs	r0, #1
}
 8003b3a:	b005      	add	sp, #20
 8003b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b3e:	2322      	movs	r3, #34	@ 0x22
 8003b40:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b42:	0026      	movs	r6, r4
 8003b44:	3b12      	subs	r3, #18
 8003b46:	3642      	adds	r6, #66	@ 0x42
 8003b48:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003b4a:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b4c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003b4e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b50:	9b03      	ldr	r3, [sp, #12]
    hi2c->XferISR   = NULL;
 8003b52:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8003b54:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b56:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003b58:	4b2c      	ldr	r3, [pc, #176]	@ (8003c0c <HAL_I2C_Master_Receive+0x114>)
 8003b5a:	2aff      	cmp	r2, #255	@ 0xff
 8003b5c:	d920      	bls.n	8003ba0 <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b5e:	22ff      	movs	r2, #255	@ 0xff
 8003b60:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b62:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b64:	2380      	movs	r3, #128	@ 0x80
 8003b66:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b68:	0039      	movs	r1, r7
 8003b6a:	0020      	movs	r0, r4
 8003b6c:	f7ff fd4e 	bl	800360c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b70:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b72:	002a      	movs	r2, r5
 8003b74:	0020      	movs	r0, r4
 8003b76:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d119      	bne.n	8003bb0 <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7c:	f7ff fe3f 	bl	80037fe <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b80:	2800      	cmp	r0, #0
 8003b82:	d1d9      	bne.n	8003b38 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b84:	2120      	movs	r1, #32
 8003b86:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003b88:	4d21      	ldr	r5, [pc, #132]	@ (8003c10 <HAL_I2C_Master_Receive+0x118>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b8a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	402a      	ands	r2, r5
 8003b90:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003b92:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003b94:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003b96:	3341      	adds	r3, #65	@ 0x41
 8003b98:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b9a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003b9c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003b9e:	e7cc      	b.n	8003b3a <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003ba0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003ba2:	b292      	uxth	r2, r2
 8003ba4:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003baa:	2380      	movs	r3, #128	@ 0x80
 8003bac:	049b      	lsls	r3, r3, #18
 8003bae:	e7db      	b.n	8003b68 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb0:	f7ff fe50 	bl	8003854 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	d1bf      	bne.n	8003b38 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003bb8:	6823      	ldr	r3, [r4, #0]
 8003bba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bbc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003bbe:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003bc0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8003bc2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003bc8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003bca:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bd2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003bd4:	b292      	uxth	r2, r2
 8003bd6:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0c9      	beq.n	8003b70 <HAL_I2C_Master_Receive+0x78>
 8003bdc:	2a00      	cmp	r2, #0
 8003bde:	d1c7      	bne.n	8003b70 <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003be0:	2180      	movs	r1, #128	@ 0x80
 8003be2:	0020      	movs	r0, r4
 8003be4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003be6:	9500      	str	r5, [sp, #0]
 8003be8:	f7ff fdd2 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 8003bec:	2800      	cmp	r0, #0
 8003bee:	d1a3      	bne.n	8003b38 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bf0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003bf2:	2bff      	cmp	r3, #255	@ 0xff
 8003bf4:	d903      	bls.n	8003bfe <HAL_I2C_Master_Receive+0x106>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bf6:	22ff      	movs	r2, #255	@ 0xff
 8003bf8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bfa:	9000      	str	r0, [sp, #0]
 8003bfc:	e7b2      	b.n	8003b64 <HAL_I2C_Master_Receive+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8003bfe:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003c00:	b292      	uxth	r2, r2
 8003c02:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	9000      	str	r0, [sp, #0]
 8003c08:	e7cf      	b.n	8003baa <HAL_I2C_Master_Receive+0xb2>
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	80002400 	.word	0x80002400
 8003c10:	fe00e800 	.word	0xfe00e800

08003c14 <HAL_I2C_IsDeviceReady>:
{
 8003c14:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c16:	0007      	movs	r7, r0
{
 8003c18:	001d      	movs	r5, r3
  __IO uint32_t I2C_Trials = 0UL;
 8003c1a:	2300      	movs	r3, #0
{
 8003c1c:	b089      	sub	sp, #36	@ 0x24
 8003c1e:	9205      	str	r2, [sp, #20]
  __IO uint32_t I2C_Trials = 0UL;
 8003c20:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c22:	3741      	adds	r7, #65	@ 0x41
 8003c24:	783b      	ldrb	r3, [r7, #0]
{
 8003c26:	0004      	movs	r4, r0
      return HAL_BUSY;
 8003c28:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	d169      	bne.n	8003d02 <HAL_I2C_IsDeviceReady+0xee>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	699e      	ldr	r6, [r3, #24]
 8003c32:	2380      	movs	r3, #128	@ 0x80
 8003c34:	0032      	movs	r2, r6
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	401a      	ands	r2, r3
 8003c3a:	421e      	tst	r6, r3
 8003c3c:	d161      	bne.n	8003d02 <HAL_I2C_IsDeviceReady+0xee>
    __HAL_LOCK(hi2c);
 8003c3e:	0023      	movs	r3, r4
 8003c40:	3340      	adds	r3, #64	@ 0x40
 8003c42:	781e      	ldrb	r6, [r3, #0]
 8003c44:	2e01      	cmp	r6, #1
 8003c46:	d05c      	beq.n	8003d02 <HAL_I2C_IsDeviceReady+0xee>
 8003c48:	2601      	movs	r6, #1
 8003c4a:	701e      	strb	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c4c:	2324      	movs	r3, #36	@ 0x24
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003c4e:	0589      	lsls	r1, r1, #22
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c50:	703b      	strb	r3, [r7, #0]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003c52:	0d8b      	lsrs	r3, r1, #22
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c54:	6462      	str	r2, [r4, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003c56:	9303      	str	r3, [sp, #12]
 8003c58:	68e3      	ldr	r3, [r4, #12]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d133      	bne.n	8003cc6 <HAL_I2C_IsDeviceReady+0xb2>
 8003c5e:	4b31      	ldr	r3, [pc, #196]	@ (8003d24 <HAL_I2C_IsDeviceReady+0x110>)
 8003c60:	9a03      	ldr	r2, [sp, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	6822      	ldr	r2, [r4, #0]
 8003c66:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8003c68:	f7ff faca 	bl	8003200 <HAL_GetTick>
 8003c6c:	9002      	str	r0, [sp, #8]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c6e:	6822      	ldr	r2, [r4, #0]
 8003c70:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c72:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c74:	095b      	lsrs	r3, r3, #5
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c76:	0912      	lsrs	r2, r2, #4
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c78:	4033      	ands	r3, r6
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c7a:	4032      	ands	r2, r6
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	d024      	beq.n	8003cca <HAL_I2C_IsDeviceReady+0xb6>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003c80:	6822      	ldr	r2, [r4, #0]
 8003c82:	2310      	movs	r3, #16
 8003c84:	6991      	ldr	r1, [r2, #24]
 8003c86:	0008      	movs	r0, r1
 8003c88:	4018      	ands	r0, r3
 8003c8a:	9004      	str	r0, [sp, #16]
 8003c8c:	4219      	tst	r1, r3
 8003c8e:	d13a      	bne.n	8003d06 <HAL_I2C_IsDeviceReady+0xf2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c90:	9b02      	ldr	r3, [sp, #8]
 8003c92:	0002      	movs	r2, r0
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	2120      	movs	r1, #32
 8003c98:	002b      	movs	r3, r5
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7ff fd78 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d026      	beq.n	8003cf2 <HAL_I2C_IsDeviceReady+0xde>
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d104      	bne.n	8003cb4 <HAL_I2C_IsDeviceReady+0xa0>
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003caa:	2220      	movs	r2, #32
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	61da      	str	r2, [r3, #28]
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb0:	9b04      	ldr	r3, [sp, #16]
 8003cb2:	6463      	str	r3, [r4, #68]	@ 0x44
      I2C_Trials++;
 8003cb4:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003cb6:	9a05      	ldr	r2, [sp, #20]
      I2C_Trials++;
 8003cb8:	3301      	adds	r3, #1
 8003cba:	9307      	str	r3, [sp, #28]
      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8003cbc:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003cbe:	9b07      	ldr	r3, [sp, #28]
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d3c9      	bcc.n	8003c58 <HAL_I2C_IsDeviceReady+0x44>
 8003cc4:	e00b      	b.n	8003cde <HAL_I2C_IsDeviceReady+0xca>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003cc6:	4b18      	ldr	r3, [pc, #96]	@ (8003d28 <HAL_I2C_IsDeviceReady+0x114>)
 8003cc8:	e7ca      	b.n	8003c60 <HAL_I2C_IsDeviceReady+0x4c>
        if (Timeout != HAL_MAX_DELAY)
 8003cca:	1c6b      	adds	r3, r5, #1
 8003ccc:	d0cf      	beq.n	8003c6e <HAL_I2C_IsDeviceReady+0x5a>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003cce:	f7ff fa97 	bl	8003200 <HAL_GetTick>
 8003cd2:	9b02      	ldr	r3, [sp, #8]
 8003cd4:	1ac0      	subs	r0, r0, r3
 8003cd6:	42a8      	cmp	r0, r5
 8003cd8:	d801      	bhi.n	8003cde <HAL_I2C_IsDeviceReady+0xca>
 8003cda:	2d00      	cmp	r5, #0
 8003cdc:	d1c7      	bne.n	8003c6e <HAL_I2C_IsDeviceReady+0x5a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	703b      	strb	r3, [r7, #0]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 8003ce4:	3440      	adds	r4, #64	@ 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8003cea:	2300      	movs	r3, #0
            return HAL_ERROR;
 8003cec:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 8003cee:	7023      	strb	r3, [r4, #0]
 8003cf0:	e007      	b.n	8003d02 <HAL_I2C_IsDeviceReady+0xee>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cf2:	2320      	movs	r3, #32
 8003cf4:	6822      	ldr	r2, [r4, #0]
 8003cf6:	61d3      	str	r3, [r2, #28]
          hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	0022      	movs	r2, r4
          __HAL_UNLOCK(hi2c);
 8003cfa:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003cfc:	3241      	adds	r2, #65	@ 0x41
 8003cfe:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8003d00:	7020      	strb	r0, [r4, #0]
}
 8003d02:	b009      	add	sp, #36	@ 0x24
 8003d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d06:	61d3      	str	r3, [r2, #28]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003d08:	9b02      	ldr	r3, [sp, #8]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	2120      	movs	r1, #32
 8003d10:	002b      	movs	r3, r5
 8003d12:	0020      	movs	r0, r4
 8003d14:	f7ff fd3c 	bl	8003790 <I2C_WaitOnFlagUntilTimeout>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	d1cb      	bne.n	8003cb4 <HAL_I2C_IsDeviceReady+0xa0>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	61da      	str	r2, [r3, #28]
 8003d22:	e7c7      	b.n	8003cb4 <HAL_I2C_IsDeviceReady+0xa0>
 8003d24:	02002000 	.word	0x02002000
 8003d28:	02002800 	.word	0x02002800

08003d2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d2e:	0004      	movs	r4, r0
 8003d30:	3441      	adds	r4, #65	@ 0x41
 8003d32:	7822      	ldrb	r2, [r4, #0]
{
 8003d34:	0003      	movs	r3, r0
 8003d36:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d38:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d3a:	b2d6      	uxtb	r6, r2
 8003d3c:	2a20      	cmp	r2, #32
 8003d3e:	d118      	bne.n	8003d72 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003d40:	001d      	movs	r5, r3
 8003d42:	3540      	adds	r5, #64	@ 0x40
 8003d44:	782a      	ldrb	r2, [r5, #0]
 8003d46:	2a01      	cmp	r2, #1
 8003d48:	d013      	beq.n	8003d72 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d4a:	2224      	movs	r2, #36	@ 0x24
 8003d4c:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3a23      	subs	r2, #35	@ 0x23
 8003d52:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d54:	4807      	ldr	r0, [pc, #28]	@ (8003d74 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003d56:	4391      	bics	r1, r2
 8003d58:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d5a:	6819      	ldr	r1, [r3, #0]
 8003d5c:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d60:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d62:	6819      	ldr	r1, [r3, #0]
 8003d64:	4339      	orrs	r1, r7
 8003d66:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003d68:	6819      	ldr	r1, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d6e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003d70:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d74:	ffffefff 	.word	0xffffefff

08003d78 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d78:	0002      	movs	r2, r0
{
 8003d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7c:	3241      	adds	r2, #65	@ 0x41
 8003d7e:	7814      	ldrb	r4, [r2, #0]
{
 8003d80:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d82:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d84:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d86:	2c20      	cmp	r4, #32
 8003d88:	d117      	bne.n	8003dba <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003d8a:	001c      	movs	r4, r3
 8003d8c:	3440      	adds	r4, #64	@ 0x40
 8003d8e:	7826      	ldrb	r6, [r4, #0]
 8003d90:	2e01      	cmp	r6, #1
 8003d92:	d012      	beq.n	8003dba <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d94:	3022      	adds	r0, #34	@ 0x22
 8003d96:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3823      	subs	r0, #35	@ 0x23
 8003d9c:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d9e:	4f07      	ldr	r7, [pc, #28]	@ (8003dbc <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003da0:	4386      	bics	r6, r0
 8003da2:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003da4:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003da6:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003da8:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003daa:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dac:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	4308      	orrs	r0, r1
 8003db2:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db4:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003db6:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003db8:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dbc:	fffff0ff 	.word	0xfffff0ff

08003dc0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc2:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dc4:	d101      	bne.n	8003dca <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8003dc6:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8003dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dca:	6803      	ldr	r3, [r0, #0]
 8003dcc:	07db      	lsls	r3, r3, #31
 8003dce:	d40d      	bmi.n	8003dec <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd0:	682b      	ldr	r3, [r5, #0]
 8003dd2:	079b      	lsls	r3, r3, #30
 8003dd4:	d44f      	bmi.n	8003e76 <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd6:	682b      	ldr	r3, [r5, #0]
 8003dd8:	071b      	lsls	r3, r3, #28
 8003dda:	d500      	bpl.n	8003dde <HAL_RCC_OscConfig+0x1e>
 8003ddc:	e0a4      	b.n	8003f28 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dde:	2204      	movs	r2, #4
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	4213      	tst	r3, r2
 8003de4:	d000      	beq.n	8003de8 <HAL_RCC_OscConfig+0x28>
 8003de6:	e0cf      	b.n	8003f88 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8003de8:	2000      	movs	r0, #0
 8003dea:	e7ed      	b.n	8003dc8 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dec:	2138      	movs	r1, #56	@ 0x38
 8003dee:	4c85      	ldr	r4, [pc, #532]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003df0:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003df2:	68a2      	ldr	r2, [r4, #8]
 8003df4:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003df6:	2a08      	cmp	r2, #8
 8003df8:	d102      	bne.n	8003e00 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e8      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x10>
 8003dfe:	e7e2      	b.n	8003dc6 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	0252      	lsls	r2, r2, #9
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d111      	bne.n	8003e2c <HAL_RCC_OscConfig+0x6c>
 8003e08:	6822      	ldr	r2, [r4, #0]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e0e:	f7ff f9f7 	bl	8003200 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e12:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003e14:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e16:	02bf      	lsls	r7, r7, #10
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	423b      	tst	r3, r7
 8003e1c:	d1d8      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003e1e:	f7ff f9ef 	bl	8003200 <HAL_GetTick>
 8003e22:	1b80      	subs	r0, r0, r6
 8003e24:	2864      	cmp	r0, #100	@ 0x64
 8003e26:	d9f7      	bls.n	8003e18 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8003e28:	2003      	movs	r0, #3
 8003e2a:	e7cd      	b.n	8003dc8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e2c:	21a0      	movs	r1, #160	@ 0xa0
 8003e2e:	02c9      	lsls	r1, r1, #11
 8003e30:	428b      	cmp	r3, r1
 8003e32:	d108      	bne.n	8003e46 <HAL_RCC_OscConfig+0x86>
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	6821      	ldr	r1, [r4, #0]
 8003e38:	02db      	lsls	r3, r3, #11
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	431a      	orrs	r2, r3
 8003e42:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e44:	e7e3      	b.n	8003e0e <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e46:	6822      	ldr	r2, [r4, #0]
 8003e48:	496f      	ldr	r1, [pc, #444]	@ (8004008 <HAL_RCC_OscConfig+0x248>)
 8003e4a:	400a      	ands	r2, r1
 8003e4c:	6022      	str	r2, [r4, #0]
 8003e4e:	6822      	ldr	r2, [r4, #0]
 8003e50:	496e      	ldr	r1, [pc, #440]	@ (800400c <HAL_RCC_OscConfig+0x24c>)
 8003e52:	400a      	ands	r2, r1
 8003e54:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1d9      	bne.n	8003e0e <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8003e5a:	f7ff f9d1 	bl	8003200 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e5e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003e60:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e62:	02bf      	lsls	r7, r7, #10
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	423b      	tst	r3, r7
 8003e68:	d0b2      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003e6a:	f7ff f9c9 	bl	8003200 <HAL_GetTick>
 8003e6e:	1b80      	subs	r0, r0, r6
 8003e70:	2864      	cmp	r0, #100	@ 0x64
 8003e72:	d9f7      	bls.n	8003e64 <HAL_RCC_OscConfig+0xa4>
 8003e74:	e7d8      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e76:	2238      	movs	r2, #56	@ 0x38
 8003e78:	4c62      	ldr	r4, [pc, #392]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003e7a:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e7c:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003e7e:	4211      	tst	r1, r2
 8003e80:	d11c      	bne.n	8003ebc <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d09f      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e86:	6862      	ldr	r2, [r4, #4]
 8003e88:	696b      	ldr	r3, [r5, #20]
 8003e8a:	4961      	ldr	r1, [pc, #388]	@ (8004010 <HAL_RCC_OscConfig+0x250>)
 8003e8c:	021b      	lsls	r3, r3, #8
 8003e8e:	400a      	ands	r2, r1
 8003e90:	4313      	orrs	r3, r2
 8003e92:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e94:	6823      	ldr	r3, [r4, #0]
 8003e96:	4a5f      	ldr	r2, [pc, #380]	@ (8004014 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003e98:	495f      	ldr	r1, [pc, #380]	@ (8004018 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	692a      	ldr	r2, [r5, #16]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	4a5d      	ldr	r2, [pc, #372]	@ (800401c <HAL_RCC_OscConfig+0x25c>)
 8003ea6:	049b      	lsls	r3, r3, #18
 8003ea8:	0f5b      	lsrs	r3, r3, #29
 8003eaa:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003eac:	4b5c      	ldr	r3, [pc, #368]	@ (8004020 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003eae:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003eb0:	6818      	ldr	r0, [r3, #0]
 8003eb2:	f7ff f965 	bl	8003180 <HAL_InitTick>
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	d08d      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x16>
 8003eba:	e784      	b.n	8003dc6 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d020      	beq.n	8003f02 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	4a54      	ldr	r2, [pc, #336]	@ (8004014 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eca:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	6822      	ldr	r2, [r4, #0]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003eda:	f7ff f991 	bl	8003200 <HAL_GetTick>
 8003ede:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee0:	6823      	ldr	r3, [r4, #0]
 8003ee2:	423b      	tst	r3, r7
 8003ee4:	d007      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee6:	6862      	ldr	r2, [r4, #4]
 8003ee8:	696b      	ldr	r3, [r5, #20]
 8003eea:	4949      	ldr	r1, [pc, #292]	@ (8004010 <HAL_RCC_OscConfig+0x250>)
 8003eec:	021b      	lsls	r3, r3, #8
 8003eee:	400a      	ands	r2, r1
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	6063      	str	r3, [r4, #4]
 8003ef4:	e76f      	b.n	8003dd6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003ef6:	f7ff f983 	bl	8003200 <HAL_GetTick>
 8003efa:	1b80      	subs	r0, r0, r6
 8003efc:	2802      	cmp	r0, #2
 8003efe:	d9ef      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x120>
 8003f00:	e792      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	4a47      	ldr	r2, [pc, #284]	@ (8004024 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f06:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8003f08:	4013      	ands	r3, r2
 8003f0a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f0c:	f7ff f978 	bl	8003200 <HAL_GetTick>
 8003f10:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f12:	00ff      	lsls	r7, r7, #3
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	423b      	tst	r3, r7
 8003f18:	d100      	bne.n	8003f1c <HAL_RCC_OscConfig+0x15c>
 8003f1a:	e75c      	b.n	8003dd6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f1c:	f7ff f970 	bl	8003200 <HAL_GetTick>
 8003f20:	1b80      	subs	r0, r0, r6
 8003f22:	2802      	cmp	r0, #2
 8003f24:	d9f6      	bls.n	8003f14 <HAL_RCC_OscConfig+0x154>
 8003f26:	e77f      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003f28:	2138      	movs	r1, #56	@ 0x38
 8003f2a:	4c36      	ldr	r4, [pc, #216]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003f2c:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003f2e:	68a3      	ldr	r3, [r4, #8]
 8003f30:	400b      	ands	r3, r1
 8003f32:	2b18      	cmp	r3, #24
 8003f34:	d103      	bne.n	8003f3e <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003f36:	2a00      	cmp	r2, #0
 8003f38:	d000      	beq.n	8003f3c <HAL_RCC_OscConfig+0x17c>
 8003f3a:	e750      	b.n	8003dde <HAL_RCC_OscConfig+0x1e>
 8003f3c:	e743      	b.n	8003dc6 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f3e:	2301      	movs	r3, #1
 8003f40:	2a00      	cmp	r2, #0
 8003f42:	d010      	beq.n	8003f66 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8003f44:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003f46:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003f4c:	f7ff f958 	bl	8003200 <HAL_GetTick>
 8003f50:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003f52:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003f54:	423b      	tst	r3, r7
 8003f56:	d000      	beq.n	8003f5a <HAL_RCC_OscConfig+0x19a>
 8003f58:	e741      	b.n	8003dde <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003f5a:	f7ff f951 	bl	8003200 <HAL_GetTick>
 8003f5e:	1b80      	subs	r0, r0, r6
 8003f60:	2802      	cmp	r0, #2
 8003f62:	d9f6      	bls.n	8003f52 <HAL_RCC_OscConfig+0x192>
 8003f64:	e760      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8003f66:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003f68:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8003f6a:	439a      	bics	r2, r3
 8003f6c:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003f6e:	f7ff f947 	bl	8003200 <HAL_GetTick>
 8003f72:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003f74:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003f76:	423b      	tst	r3, r7
 8003f78:	d100      	bne.n	8003f7c <HAL_RCC_OscConfig+0x1bc>
 8003f7a:	e730      	b.n	8003dde <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003f7c:	f7ff f940 	bl	8003200 <HAL_GetTick>
 8003f80:	1b80      	subs	r0, r0, r6
 8003f82:	2802      	cmp	r0, #2
 8003f84:	d9f6      	bls.n	8003f74 <HAL_RCC_OscConfig+0x1b4>
 8003f86:	e74f      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003f88:	2138      	movs	r1, #56	@ 0x38
 8003f8a:	4c1e      	ldr	r4, [pc, #120]	@ (8004004 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003f8c:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003f8e:	68a3      	ldr	r3, [r4, #8]
 8003f90:	400b      	ands	r3, r1
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d103      	bne.n	8003f9e <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003f96:	4243      	negs	r3, r0
 8003f98:	4158      	adcs	r0, r3
 8003f9a:	b2c0      	uxtb	r0, r0
 8003f9c:	e714      	b.n	8003dc8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f9e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003fa0:	2801      	cmp	r0, #1
 8003fa2:	d110      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x206>
 8003fa4:	4303      	orrs	r3, r0
 8003fa6:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8003fa8:	f7ff f92a 	bl	8003200 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003fac:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8003fae:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003fb0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003fb2:	4233      	tst	r3, r6
 8003fb4:	d000      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x1f8>
 8003fb6:	e717      	b.n	8003de8 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb8:	f7ff f922 	bl	8003200 <HAL_GetTick>
 8003fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8004028 <HAL_RCC_OscConfig+0x268>)
 8003fbe:	1b40      	subs	r0, r0, r5
 8003fc0:	4298      	cmp	r0, r3
 8003fc2:	d9f5      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x1f0>
 8003fc4:	e730      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc6:	2805      	cmp	r0, #5
 8003fc8:	d105      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x216>
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003fce:	2301      	movs	r3, #1
 8003fd0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	e7e7      	b.n	8003fa6 <HAL_RCC_OscConfig+0x1e6>
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	438b      	bics	r3, r1
 8003fda:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003fdc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003fde:	4393      	bics	r3, r2
 8003fe0:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fe2:	2800      	cmp	r0, #0
 8003fe4:	d1e0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 8003fe6:	f7ff f90b 	bl	8003200 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003fea:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8003fec:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003fee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003ff0:	4233      	tst	r3, r6
 8003ff2:	d100      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x236>
 8003ff4:	e6f8      	b.n	8003de8 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff6:	f7ff f903 	bl	8003200 <HAL_GetTick>
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8004028 <HAL_RCC_OscConfig+0x268>)
 8003ffc:	1b40      	subs	r0, r0, r5
 8003ffe:	4298      	cmp	r0, r3
 8004000:	d9f5      	bls.n	8003fee <HAL_RCC_OscConfig+0x22e>
 8004002:	e711      	b.n	8003e28 <HAL_RCC_OscConfig+0x68>
 8004004:	40021000 	.word	0x40021000
 8004008:	fffeffff 	.word	0xfffeffff
 800400c:	fffbffff 	.word	0xfffbffff
 8004010:	ffff80ff 	.word	0xffff80ff
 8004014:	ffffc7ff 	.word	0xffffc7ff
 8004018:	20000000 	.word	0x20000000
 800401c:	02dc6c00 	.word	0x02dc6c00
 8004020:	20000008 	.word	0x20000008
 8004024:	fffffeff 	.word	0xfffffeff
 8004028:	00001388 	.word	0x00001388

0800402c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800402c:	2238      	movs	r2, #56	@ 0x38
 800402e:	4b0f      	ldr	r3, [pc, #60]	@ (800406c <HAL_RCC_GetSysClockFreq+0x40>)
 8004030:	6899      	ldr	r1, [r3, #8]
 8004032:	4211      	tst	r1, r2
 8004034:	d105      	bne.n	8004042 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004036:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004038:	480d      	ldr	r0, [pc, #52]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800403a:	049b      	lsls	r3, r3, #18
 800403c:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 800403e:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8004040:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004042:	6899      	ldr	r1, [r3, #8]
 8004044:	4011      	ands	r1, r2
 8004046:	2908      	cmp	r1, #8
 8004048:	d00b      	beq.n	8004062 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800404a:	6899      	ldr	r1, [r3, #8]
 800404c:	4011      	ands	r1, r2
 800404e:	2920      	cmp	r1, #32
 8004050:	d009      	beq.n	8004066 <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004052:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8004054:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004056:	4013      	ands	r3, r2
 8004058:	2b18      	cmp	r3, #24
 800405a:	d1f1      	bne.n	8004040 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 800405c:	20fa      	movs	r0, #250	@ 0xfa
 800405e:	01c0      	lsls	r0, r0, #7
 8004060:	e7ee      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 8004062:	4804      	ldr	r0, [pc, #16]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x48>)
 8004064:	e7ec      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 8004066:	2080      	movs	r0, #128	@ 0x80
 8004068:	0200      	lsls	r0, r0, #8
 800406a:	e7e9      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0x14>
 800406c:	40021000 	.word	0x40021000
 8004070:	02dc6c00 	.word	0x02dc6c00
 8004074:	007a1200 	.word	0x007a1200

08004078 <HAL_RCC_ClockConfig>:
{
 8004078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800407a:	0004      	movs	r4, r0
 800407c:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800407e:	2800      	cmp	r0, #0
 8004080:	d101      	bne.n	8004086 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8004082:	2001      	movs	r0, #1
}
 8004084:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004086:	2707      	movs	r7, #7
 8004088:	4e48      	ldr	r6, [pc, #288]	@ (80041ac <HAL_RCC_ClockConfig+0x134>)
 800408a:	6833      	ldr	r3, [r6, #0]
 800408c:	403b      	ands	r3, r7
 800408e:	428b      	cmp	r3, r1
 8004090:	d32a      	bcc.n	80040e8 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004092:	6822      	ldr	r2, [r4, #0]
 8004094:	0793      	lsls	r3, r2, #30
 8004096:	d43b      	bmi.n	8004110 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004098:	07d2      	lsls	r2, r2, #31
 800409a:	d44a      	bmi.n	8004132 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800409c:	2707      	movs	r7, #7
 800409e:	6833      	ldr	r3, [r6, #0]
 80040a0:	403b      	ands	r3, r7
 80040a2:	42ab      	cmp	r3, r5
 80040a4:	d90a      	bls.n	80040bc <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040a6:	6833      	ldr	r3, [r6, #0]
 80040a8:	43bb      	bics	r3, r7
 80040aa:	432b      	orrs	r3, r5
 80040ac:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80040ae:	f7ff f8a7 	bl	8003200 <HAL_GetTick>
 80040b2:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80040b4:	6833      	ldr	r3, [r6, #0]
 80040b6:	403b      	ands	r3, r7
 80040b8:	42ab      	cmp	r3, r5
 80040ba:	d167      	bne.n	800418c <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040bc:	6823      	ldr	r3, [r4, #0]
 80040be:	4d3c      	ldr	r5, [pc, #240]	@ (80041b0 <HAL_RCC_ClockConfig+0x138>)
 80040c0:	075b      	lsls	r3, r3, #29
 80040c2:	d46b      	bmi.n	800419c <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80040c4:	f7ff ffb2 	bl	800402c <HAL_RCC_GetSysClockFreq>
 80040c8:	68ab      	ldr	r3, [r5, #8]
 80040ca:	493a      	ldr	r1, [pc, #232]	@ (80041b4 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80040cc:	051b      	lsls	r3, r3, #20
 80040ce:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80040d0:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80040d2:	585b      	ldr	r3, [r3, r1]
 80040d4:	211f      	movs	r1, #31
 80040d6:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80040d8:	40d8      	lsrs	r0, r3
 80040da:	4a37      	ldr	r2, [pc, #220]	@ (80041b8 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80040dc:	4b37      	ldr	r3, [pc, #220]	@ (80041bc <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80040de:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	f7ff f84d 	bl	8003180 <HAL_InitTick>
 80040e6:	e7cd      	b.n	8004084 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040e8:	6833      	ldr	r3, [r6, #0]
 80040ea:	43bb      	bics	r3, r7
 80040ec:	430b      	orrs	r3, r1
 80040ee:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80040f0:	f7ff f886 	bl	8003200 <HAL_GetTick>
 80040f4:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80040f6:	6833      	ldr	r3, [r6, #0]
 80040f8:	403b      	ands	r3, r7
 80040fa:	42ab      	cmp	r3, r5
 80040fc:	d0c9      	beq.n	8004092 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80040fe:	f7ff f87f 	bl	8003200 <HAL_GetTick>
 8004102:	9b01      	ldr	r3, [sp, #4]
 8004104:	1ac0      	subs	r0, r0, r3
 8004106:	4b2e      	ldr	r3, [pc, #184]	@ (80041c0 <HAL_RCC_ClockConfig+0x148>)
 8004108:	4298      	cmp	r0, r3
 800410a:	d9f4      	bls.n	80040f6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 800410c:	2003      	movs	r0, #3
 800410e:	e7b9      	b.n	8004084 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004110:	4927      	ldr	r1, [pc, #156]	@ (80041b0 <HAL_RCC_ClockConfig+0x138>)
 8004112:	0753      	lsls	r3, r2, #29
 8004114:	d506      	bpl.n	8004124 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004116:	6888      	ldr	r0, [r1, #8]
 8004118:	4b2a      	ldr	r3, [pc, #168]	@ (80041c4 <HAL_RCC_ClockConfig+0x14c>)
 800411a:	4018      	ands	r0, r3
 800411c:	23b0      	movs	r3, #176	@ 0xb0
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	4303      	orrs	r3, r0
 8004122:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004124:	688b      	ldr	r3, [r1, #8]
 8004126:	4828      	ldr	r0, [pc, #160]	@ (80041c8 <HAL_RCC_ClockConfig+0x150>)
 8004128:	4003      	ands	r3, r0
 800412a:	68e0      	ldr	r0, [r4, #12]
 800412c:	4303      	orrs	r3, r0
 800412e:	608b      	str	r3, [r1, #8]
 8004130:	e7b2      	b.n	8004098 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004132:	6862      	ldr	r2, [r4, #4]
 8004134:	4f1e      	ldr	r7, [pc, #120]	@ (80041b0 <HAL_RCC_ClockConfig+0x138>)
 8004136:	2a01      	cmp	r2, #1
 8004138:	d119      	bne.n	800416e <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	039b      	lsls	r3, r3, #14
 800413e:	d5a0      	bpl.n	8004082 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004140:	2107      	movs	r1, #7
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	438b      	bics	r3, r1
 8004146:	4313      	orrs	r3, r2
 8004148:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800414a:	f7ff f859 	bl	8003200 <HAL_GetTick>
 800414e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004150:	2338      	movs	r3, #56	@ 0x38
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	401a      	ands	r2, r3
 8004156:	6863      	ldr	r3, [r4, #4]
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	429a      	cmp	r2, r3
 800415c:	d09e      	beq.n	800409c <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800415e:	f7ff f84f 	bl	8003200 <HAL_GetTick>
 8004162:	9b01      	ldr	r3, [sp, #4]
 8004164:	1ac0      	subs	r0, r0, r3
 8004166:	4b16      	ldr	r3, [pc, #88]	@ (80041c0 <HAL_RCC_ClockConfig+0x148>)
 8004168:	4298      	cmp	r0, r3
 800416a:	d9f1      	bls.n	8004150 <HAL_RCC_ClockConfig+0xd8>
 800416c:	e7ce      	b.n	800410c <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800416e:	2a00      	cmp	r2, #0
 8004170:	d103      	bne.n	800417a <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	055b      	lsls	r3, r3, #21
 8004176:	d4e3      	bmi.n	8004140 <HAL_RCC_ClockConfig+0xc8>
 8004178:	e783      	b.n	8004082 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800417a:	2302      	movs	r3, #2
 800417c:	2a03      	cmp	r2, #3
 800417e:	d103      	bne.n	8004188 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004180:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004182:	4219      	tst	r1, r3
 8004184:	d1dc      	bne.n	8004140 <HAL_RCC_ClockConfig+0xc8>
 8004186:	e77c      	b.n	8004082 <HAL_RCC_ClockConfig+0xa>
 8004188:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800418a:	e7fa      	b.n	8004182 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800418c:	f7ff f838 	bl	8003200 <HAL_GetTick>
 8004190:	9b01      	ldr	r3, [sp, #4]
 8004192:	1ac0      	subs	r0, r0, r3
 8004194:	4b0a      	ldr	r3, [pc, #40]	@ (80041c0 <HAL_RCC_ClockConfig+0x148>)
 8004196:	4298      	cmp	r0, r3
 8004198:	d98c      	bls.n	80040b4 <HAL_RCC_ClockConfig+0x3c>
 800419a:	e7b7      	b.n	800410c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800419c:	68ab      	ldr	r3, [r5, #8]
 800419e:	4a0b      	ldr	r2, [pc, #44]	@ (80041cc <HAL_RCC_ClockConfig+0x154>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	6922      	ldr	r2, [r4, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60ab      	str	r3, [r5, #8]
 80041a8:	e78c      	b.n	80040c4 <HAL_RCC_ClockConfig+0x4c>
 80041aa:	46c0      	nop			@ (mov r8, r8)
 80041ac:	40022000 	.word	0x40022000
 80041b0:	40021000 	.word	0x40021000
 80041b4:	08007ab0 	.word	0x08007ab0
 80041b8:	20000000 	.word	0x20000000
 80041bc:	20000008 	.word	0x20000008
 80041c0:	00001388 	.word	0x00001388
 80041c4:	ffff84ff 	.word	0xffff84ff
 80041c8:	fffff0ff 	.word	0xfffff0ff
 80041cc:	ffff8fff 	.word	0xffff8fff

080041d0 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041d2:	6803      	ldr	r3, [r0, #0]
{
 80041d4:	0005      	movs	r5, r0
 80041d6:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041d8:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041da:	065b      	lsls	r3, r3, #25
 80041dc:	d523      	bpl.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041de:	2280      	movs	r2, #128	@ 0x80
 80041e0:	4c39      	ldr	r4, [pc, #228]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80041e2:	0552      	lsls	r2, r2, #21
 80041e4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80041e6:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041e8:	4213      	tst	r3, r2
 80041ea:	d107      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80041ee:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f0:	4313      	orrs	r3, r2
 80041f2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80041f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80041f6:	4013      	ands	r3, r2
 80041f8:	9303      	str	r3, [sp, #12]
 80041fa:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80041fc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80041fe:	23c0      	movs	r3, #192	@ 0xc0
 8004200:	0011      	movs	r1, r2
 8004202:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004204:	69a8      	ldr	r0, [r5, #24]
 8004206:	4f31      	ldr	r7, [pc, #196]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8004208:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800420a:	421a      	tst	r2, r3
 800420c:	d13b      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800420e:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004210:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004212:	69aa      	ldr	r2, [r5, #24]
 8004214:	403b      	ands	r3, r7
 8004216:	4313      	orrs	r3, r2
 8004218:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800421a:	2e01      	cmp	r6, #1
 800421c:	d103      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800421e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004220:	4a2b      	ldr	r2, [pc, #172]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8004222:	4013      	ands	r3, r2
 8004224:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004226:	682a      	ldr	r2, [r5, #0]
 8004228:	07d3      	lsls	r3, r2, #31
 800422a:	d506      	bpl.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800422c:	2403      	movs	r4, #3
 800422e:	4926      	ldr	r1, [pc, #152]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004230:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004232:	43a3      	bics	r3, r4
 8004234:	68ac      	ldr	r4, [r5, #8]
 8004236:	4323      	orrs	r3, r4
 8004238:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800423a:	0793      	lsls	r3, r2, #30
 800423c:	d506      	bpl.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800423e:	4922      	ldr	r1, [pc, #136]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004240:	4c24      	ldr	r4, [pc, #144]	@ (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8004242:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004244:	4023      	ands	r3, r4
 8004246:	68ec      	ldr	r4, [r5, #12]
 8004248:	4323      	orrs	r3, r4
 800424a:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800424c:	0693      	lsls	r3, r2, #26
 800424e:	d506      	bpl.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004250:	491d      	ldr	r1, [pc, #116]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004252:	696c      	ldr	r4, [r5, #20]
 8004254:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	4323      	orrs	r3, r4
 800425c:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800425e:	0753      	lsls	r3, r2, #29
 8004260:	d506      	bpl.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004262:	4919      	ldr	r1, [pc, #100]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004264:	4c1c      	ldr	r4, [pc, #112]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004266:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004268:	4023      	ands	r3, r4
 800426a:	692c      	ldr	r4, [r5, #16]
 800426c:	4323      	orrs	r3, r4
 800426e:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8004270:	0612      	lsls	r2, r2, #24
 8004272:	d506      	bpl.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8004274:	21e0      	movs	r1, #224	@ 0xe0
 8004276:	4a14      	ldr	r2, [pc, #80]	@ (80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004278:	6813      	ldr	r3, [r2, #0]
 800427a:	438b      	bics	r3, r1
 800427c:	6869      	ldr	r1, [r5, #4]
 800427e:	430b      	orrs	r3, r1
 8004280:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8004282:	b005      	add	sp, #20
 8004284:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004286:	4288      	cmp	r0, r1
 8004288:	d0c1      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 800428a:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800428c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 800428e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8004290:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8004292:	0252      	lsls	r2, r2, #9
 8004294:	4302      	orrs	r2, r0
 8004296:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004298:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800429a:	4810      	ldr	r0, [pc, #64]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800429c:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 800429e:	4002      	ands	r2, r0
 80042a0:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 80042a2:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80042a4:	07db      	lsls	r3, r3, #31
 80042a6:	d5b2      	bpl.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 80042a8:	f7fe ffaa 	bl	8003200 <HAL_GetTick>
 80042ac:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80042ae:	2202      	movs	r2, #2
 80042b0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80042b2:	4213      	tst	r3, r2
 80042b4:	d1ab      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b6:	f7fe ffa3 	bl	8003200 <HAL_GetTick>
 80042ba:	9b01      	ldr	r3, [sp, #4]
 80042bc:	1ac0      	subs	r0, r0, r3
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80042c0:	4298      	cmp	r0, r3
 80042c2:	d9f4      	bls.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 80042c4:	2003      	movs	r0, #3
 80042c6:	e7a8      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80042c8:	40021000 	.word	0x40021000
 80042cc:	fffffcff 	.word	0xfffffcff
 80042d0:	efffffff 	.word	0xefffffff
 80042d4:	ffffcfff 	.word	0xffffcfff
 80042d8:	ffff3fff 	.word	0xffff3fff
 80042dc:	fffeffff 	.word	0xfffeffff
 80042e0:	00001388 	.word	0x00001388

080042e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042e6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80042e8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ea:	6a02      	ldr	r2, [r0, #32]
 80042ec:	43a2      	bics	r2, r4
 80042ee:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042f2:	4a12      	ldr	r2, [pc, #72]	@ (800433c <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 80042f4:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042f6:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042f8:	680a      	ldr	r2, [r1, #0]
 80042fa:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042fc:	2202      	movs	r2, #2
 80042fe:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004300:	688a      	ldr	r2, [r1, #8]
 8004302:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004304:	4a0e      	ldr	r2, [pc, #56]	@ (8004340 <TIM_OC1_SetConfig+0x5c>)
 8004306:	4290      	cmp	r0, r2
 8004308:	d005      	beq.n	8004316 <TIM_OC1_SetConfig+0x32>
 800430a:	4a0e      	ldr	r2, [pc, #56]	@ (8004344 <TIM_OC1_SetConfig+0x60>)
 800430c:	4290      	cmp	r0, r2
 800430e:	d002      	beq.n	8004316 <TIM_OC1_SetConfig+0x32>
 8004310:	4a0d      	ldr	r2, [pc, #52]	@ (8004348 <TIM_OC1_SetConfig+0x64>)
 8004312:	4290      	cmp	r0, r2
 8004314:	d10b      	bne.n	800432e <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004316:	2208      	movs	r2, #8
 8004318:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800431a:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800431c:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800431e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8004320:	2204      	movs	r2, #4
 8004322:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004324:	4a09      	ldr	r2, [pc, #36]	@ (800434c <TIM_OC1_SetConfig+0x68>)
 8004326:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004328:	694c      	ldr	r4, [r1, #20]
 800432a:	4334      	orrs	r4, r6
 800432c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800432e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004330:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004332:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004334:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004336:	6203      	str	r3, [r0, #32]
}
 8004338:	bd70      	pop	{r4, r5, r6, pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	fffeff8c 	.word	0xfffeff8c
 8004340:	40012c00 	.word	0x40012c00
 8004344:	40014400 	.word	0x40014400
 8004348:	40014800 	.word	0x40014800
 800434c:	fffffcff 	.word	0xfffffcff

08004350 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004350:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004352:	4a17      	ldr	r2, [pc, #92]	@ (80043b0 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8004354:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004356:	6a03      	ldr	r3, [r0, #32]
 8004358:	4013      	ands	r3, r2
 800435a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800435c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800435e:	4b15      	ldr	r3, [pc, #84]	@ (80043b4 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8004360:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004362:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004364:	680b      	ldr	r3, [r1, #0]
 8004366:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004368:	4b13      	ldr	r3, [pc, #76]	@ (80043b8 <TIM_OC3_SetConfig+0x68>)
 800436a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800436c:	688b      	ldr	r3, [r1, #8]
 800436e:	021b      	lsls	r3, r3, #8
 8004370:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004372:	4d12      	ldr	r5, [pc, #72]	@ (80043bc <TIM_OC3_SetConfig+0x6c>)
 8004374:	42a8      	cmp	r0, r5
 8004376:	d10e      	bne.n	8004396 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004378:	4d11      	ldr	r5, [pc, #68]	@ (80043c0 <TIM_OC3_SetConfig+0x70>)
 800437a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800437c:	68cb      	ldr	r3, [r1, #12]
 800437e:	021b      	lsls	r3, r3, #8
 8004380:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004382:	4d10      	ldr	r5, [pc, #64]	@ (80043c4 <TIM_OC3_SetConfig+0x74>)
 8004384:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004386:	4d10      	ldr	r5, [pc, #64]	@ (80043c8 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004388:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800438a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800438c:	694a      	ldr	r2, [r1, #20]
 800438e:	4332      	orrs	r2, r6
 8004390:	0112      	lsls	r2, r2, #4
 8004392:	432a      	orrs	r2, r5
 8004394:	e005      	b.n	80043a2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004396:	4d0d      	ldr	r5, [pc, #52]	@ (80043cc <TIM_OC3_SetConfig+0x7c>)
 8004398:	42a8      	cmp	r0, r5
 800439a:	d0f4      	beq.n	8004386 <TIM_OC3_SetConfig+0x36>
 800439c:	4d0c      	ldr	r5, [pc, #48]	@ (80043d0 <TIM_OC3_SetConfig+0x80>)
 800439e:	42a8      	cmp	r0, r5
 80043a0:	d0f1      	beq.n	8004386 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043a4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80043a6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80043a8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043aa:	6203      	str	r3, [r0, #32]
}
 80043ac:	bd70      	pop	{r4, r5, r6, pc}
 80043ae:	46c0      	nop			@ (mov r8, r8)
 80043b0:	fffffeff 	.word	0xfffffeff
 80043b4:	fffeff8c 	.word	0xfffeff8c
 80043b8:	fffffdff 	.word	0xfffffdff
 80043bc:	40012c00 	.word	0x40012c00
 80043c0:	fffff7ff 	.word	0xfffff7ff
 80043c4:	fffffbff 	.word	0xfffffbff
 80043c8:	ffffcfff 	.word	0xffffcfff
 80043cc:	40014400 	.word	0x40014400
 80043d0:	40014800 	.word	0x40014800

080043d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043d4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043d6:	4a12      	ldr	r2, [pc, #72]	@ (8004420 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80043d8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043da:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043dc:	4d11      	ldr	r5, [pc, #68]	@ (8004424 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043de:	4013      	ands	r3, r2
 80043e0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80043e2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80043e4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043e6:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043e8:	680d      	ldr	r5, [r1, #0]
 80043ea:	022d      	lsls	r5, r5, #8
 80043ec:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004428 <TIM_OC4_SetConfig+0x54>)
 80043f0:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043f2:	688a      	ldr	r2, [r1, #8]
 80043f4:	0312      	lsls	r2, r2, #12
 80043f6:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f8:	4c0c      	ldr	r4, [pc, #48]	@ (800442c <TIM_OC4_SetConfig+0x58>)
 80043fa:	42a0      	cmp	r0, r4
 80043fc:	d005      	beq.n	800440a <TIM_OC4_SetConfig+0x36>
 80043fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004430 <TIM_OC4_SetConfig+0x5c>)
 8004400:	42a0      	cmp	r0, r4
 8004402:	d002      	beq.n	800440a <TIM_OC4_SetConfig+0x36>
 8004404:	4c0b      	ldr	r4, [pc, #44]	@ (8004434 <TIM_OC4_SetConfig+0x60>)
 8004406:	42a0      	cmp	r0, r4
 8004408:	d104      	bne.n	8004414 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800440a:	4c0b      	ldr	r4, [pc, #44]	@ (8004438 <TIM_OC4_SetConfig+0x64>)
 800440c:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800440e:	694b      	ldr	r3, [r1, #20]
 8004410:	019b      	lsls	r3, r3, #6
 8004412:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004414:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004416:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004418:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800441a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800441c:	6202      	str	r2, [r0, #32]
}
 800441e:	bd30      	pop	{r4, r5, pc}
 8004420:	ffffefff 	.word	0xffffefff
 8004424:	feff8cff 	.word	0xfeff8cff
 8004428:	ffffdfff 	.word	0xffffdfff
 800442c:	40012c00 	.word	0x40012c00
 8004430:	40014400 	.word	0x40014400
 8004434:	40014800 	.word	0x40014800
 8004438:	ffffbfff 	.word	0xffffbfff

0800443c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800443c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800443e:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004440:	4c10      	ldr	r4, [pc, #64]	@ (8004484 <TIM_OC5_SetConfig+0x48>)
 8004442:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004444:	4a10      	ldr	r2, [pc, #64]	@ (8004488 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004446:	4023      	ands	r3, r4
 8004448:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800444a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800444c:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800444e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004450:	680a      	ldr	r2, [r1, #0]
 8004452:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004454:	4a0d      	ldr	r2, [pc, #52]	@ (800448c <TIM_OC5_SetConfig+0x50>)
 8004456:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004458:	688a      	ldr	r2, [r1, #8]
 800445a:	0412      	lsls	r2, r2, #16
 800445c:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800445e:	4e0c      	ldr	r6, [pc, #48]	@ (8004490 <TIM_OC5_SetConfig+0x54>)
 8004460:	42b0      	cmp	r0, r6
 8004462:	d005      	beq.n	8004470 <TIM_OC5_SetConfig+0x34>
 8004464:	4e0b      	ldr	r6, [pc, #44]	@ (8004494 <TIM_OC5_SetConfig+0x58>)
 8004466:	42b0      	cmp	r0, r6
 8004468:	d002      	beq.n	8004470 <TIM_OC5_SetConfig+0x34>
 800446a:	4e0b      	ldr	r6, [pc, #44]	@ (8004498 <TIM_OC5_SetConfig+0x5c>)
 800446c:	42b0      	cmp	r0, r6
 800446e:	d103      	bne.n	8004478 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004470:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004472:	694b      	ldr	r3, [r1, #20]
 8004474:	021b      	lsls	r3, r3, #8
 8004476:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004478:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800447a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800447c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800447e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004480:	6202      	str	r2, [r0, #32]
}
 8004482:	bd70      	pop	{r4, r5, r6, pc}
 8004484:	fffeffff 	.word	0xfffeffff
 8004488:	fffeff8f 	.word	0xfffeff8f
 800448c:	fffdffff 	.word	0xfffdffff
 8004490:	40012c00 	.word	0x40012c00
 8004494:	40014400 	.word	0x40014400
 8004498:	40014800 	.word	0x40014800

0800449c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800449c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800449e:	4a12      	ldr	r2, [pc, #72]	@ (80044e8 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80044a0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80044a2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044a4:	4d11      	ldr	r5, [pc, #68]	@ (80044ec <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80044a6:	4013      	ands	r3, r2
 80044a8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80044aa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80044ac:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044ae:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044b0:	680d      	ldr	r5, [r1, #0]
 80044b2:	022d      	lsls	r5, r5, #8
 80044b4:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80044b6:	4a0e      	ldr	r2, [pc, #56]	@ (80044f0 <TIM_OC6_SetConfig+0x54>)
 80044b8:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044ba:	688a      	ldr	r2, [r1, #8]
 80044bc:	0512      	lsls	r2, r2, #20
 80044be:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c0:	4c0c      	ldr	r4, [pc, #48]	@ (80044f4 <TIM_OC6_SetConfig+0x58>)
 80044c2:	42a0      	cmp	r0, r4
 80044c4:	d005      	beq.n	80044d2 <TIM_OC6_SetConfig+0x36>
 80044c6:	4c0c      	ldr	r4, [pc, #48]	@ (80044f8 <TIM_OC6_SetConfig+0x5c>)
 80044c8:	42a0      	cmp	r0, r4
 80044ca:	d002      	beq.n	80044d2 <TIM_OC6_SetConfig+0x36>
 80044cc:	4c0b      	ldr	r4, [pc, #44]	@ (80044fc <TIM_OC6_SetConfig+0x60>)
 80044ce:	42a0      	cmp	r0, r4
 80044d0:	d104      	bne.n	80044dc <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044d2:	4c0b      	ldr	r4, [pc, #44]	@ (8004500 <TIM_OC6_SetConfig+0x64>)
 80044d4:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80044d6:	694b      	ldr	r3, [r1, #20]
 80044d8:	029b      	lsls	r3, r3, #10
 80044da:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044dc:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80044de:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80044e0:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80044e2:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044e4:	6202      	str	r2, [r0, #32]
}
 80044e6:	bd30      	pop	{r4, r5, pc}
 80044e8:	ffefffff 	.word	0xffefffff
 80044ec:	feff8fff 	.word	0xfeff8fff
 80044f0:	ffdfffff 	.word	0xffdfffff
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40014400 	.word	0x40014400
 80044fc:	40014800 	.word	0x40014800
 8004500:	fffbffff 	.word	0xfffbffff

08004504 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004504:	4770      	bx	lr
	...

08004508 <TIM_Base_SetConfig>:
{
 8004508:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800450a:	4c1a      	ldr	r4, [pc, #104]	@ (8004574 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800450c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800450e:	42a0      	cmp	r0, r4
 8004510:	d00a      	beq.n	8004528 <TIM_Base_SetConfig+0x20>
 8004512:	4a19      	ldr	r2, [pc, #100]	@ (8004578 <TIM_Base_SetConfig+0x70>)
 8004514:	4290      	cmp	r0, r2
 8004516:	d007      	beq.n	8004528 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004518:	4a18      	ldr	r2, [pc, #96]	@ (800457c <TIM_Base_SetConfig+0x74>)
 800451a:	4290      	cmp	r0, r2
 800451c:	d109      	bne.n	8004532 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800451e:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <TIM_Base_SetConfig+0x78>)
 8004520:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004522:	68cb      	ldr	r3, [r1, #12]
 8004524:	4313      	orrs	r3, r2
 8004526:	e00a      	b.n	800453e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004528:	2270      	movs	r2, #112	@ 0x70
 800452a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800452c:	684a      	ldr	r2, [r1, #4]
 800452e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004530:	e7f5      	b.n	800451e <TIM_Base_SetConfig+0x16>
 8004532:	4a14      	ldr	r2, [pc, #80]	@ (8004584 <TIM_Base_SetConfig+0x7c>)
 8004534:	4290      	cmp	r0, r2
 8004536:	d0f2      	beq.n	800451e <TIM_Base_SetConfig+0x16>
 8004538:	4a13      	ldr	r2, [pc, #76]	@ (8004588 <TIM_Base_SetConfig+0x80>)
 800453a:	4290      	cmp	r0, r2
 800453c:	d0ef      	beq.n	800451e <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800453e:	2280      	movs	r2, #128	@ 0x80
 8004540:	4393      	bics	r3, r2
 8004542:	694a      	ldr	r2, [r1, #20]
 8004544:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004546:	688a      	ldr	r2, [r1, #8]
 8004548:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800454a:	680a      	ldr	r2, [r1, #0]
 800454c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800454e:	42a0      	cmp	r0, r4
 8004550:	d005      	beq.n	800455e <TIM_Base_SetConfig+0x56>
 8004552:	4a0c      	ldr	r2, [pc, #48]	@ (8004584 <TIM_Base_SetConfig+0x7c>)
 8004554:	4290      	cmp	r0, r2
 8004556:	d002      	beq.n	800455e <TIM_Base_SetConfig+0x56>
 8004558:	4a0b      	ldr	r2, [pc, #44]	@ (8004588 <TIM_Base_SetConfig+0x80>)
 800455a:	4290      	cmp	r0, r2
 800455c:	d101      	bne.n	8004562 <TIM_Base_SetConfig+0x5a>
    TIMx->RCR = Structure->RepetitionCounter;
 800455e:	690a      	ldr	r2, [r1, #16]
 8004560:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004562:	2204      	movs	r2, #4
 8004564:	6801      	ldr	r1, [r0, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800456a:	2201      	movs	r2, #1
 800456c:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800456e:	6003      	str	r3, [r0, #0]
}
 8004570:	bd10      	pop	{r4, pc}
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	40012c00 	.word	0x40012c00
 8004578:	40000400 	.word	0x40000400
 800457c:	40002000 	.word	0x40002000
 8004580:	fffffcff 	.word	0xfffffcff
 8004584:	40014400 	.word	0x40014400
 8004588:	40014800 	.word	0x40014800

0800458c <HAL_TIM_Base_Init>:
{
 800458c:	b570      	push	{r4, r5, r6, lr}
 800458e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004590:	2001      	movs	r0, #1
  if (htim == NULL)
 8004592:	2c00      	cmp	r4, #0
 8004594:	d023      	beq.n	80045de <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004596:	0025      	movs	r5, r4
 8004598:	353d      	adds	r5, #61	@ 0x3d
 800459a:	782b      	ldrb	r3, [r5, #0]
 800459c:	b2da      	uxtb	r2, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d105      	bne.n	80045ae <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80045a2:	0023      	movs	r3, r4
 80045a4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80045a6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80045a8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80045aa:	f7fe fcf9 	bl	8002fa0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80045ae:	2302      	movs	r3, #2
 80045b0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b2:	6820      	ldr	r0, [r4, #0]
 80045b4:	1d21      	adds	r1, r4, #4
 80045b6:	f7ff ffa7 	bl	8004508 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045ba:	0022      	movs	r2, r4
 80045bc:	2301      	movs	r3, #1
  return HAL_OK;
 80045be:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	3248      	adds	r2, #72	@ 0x48
 80045c2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c4:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c6:	3a0a      	subs	r2, #10
 80045c8:	7013      	strb	r3, [r2, #0]
 80045ca:	7053      	strb	r3, [r2, #1]
 80045cc:	7093      	strb	r3, [r2, #2]
 80045ce:	70d3      	strb	r3, [r2, #3]
 80045d0:	7113      	strb	r3, [r2, #4]
 80045d2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d4:	7193      	strb	r3, [r2, #6]
 80045d6:	71d3      	strb	r3, [r2, #7]
 80045d8:	7213      	strb	r3, [r2, #8]
 80045da:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80045dc:	702b      	strb	r3, [r5, #0]
}
 80045de:	bd70      	pop	{r4, r5, r6, pc}

080045e0 <HAL_TIM_PWM_Init>:
{
 80045e0:	b570      	push	{r4, r5, r6, lr}
 80045e2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80045e4:	2001      	movs	r0, #1
  if (htim == NULL)
 80045e6:	2c00      	cmp	r4, #0
 80045e8:	d023      	beq.n	8004632 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80045ea:	0025      	movs	r5, r4
 80045ec:	353d      	adds	r5, #61	@ 0x3d
 80045ee:	782b      	ldrb	r3, [r5, #0]
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d105      	bne.n	8004602 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80045f6:	0023      	movs	r3, r4
 80045f8:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80045fa:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80045fc:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80045fe:	f7ff ff81 	bl	8004504 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004606:	6820      	ldr	r0, [r4, #0]
 8004608:	1d21      	adds	r1, r4, #4
 800460a:	f7ff ff7d 	bl	8004508 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800460e:	0022      	movs	r2, r4
 8004610:	2301      	movs	r3, #1
  return HAL_OK;
 8004612:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004614:	3248      	adds	r2, #72	@ 0x48
 8004616:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004618:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800461a:	3a0a      	subs	r2, #10
 800461c:	7013      	strb	r3, [r2, #0]
 800461e:	7053      	strb	r3, [r2, #1]
 8004620:	7093      	strb	r3, [r2, #2]
 8004622:	70d3      	strb	r3, [r2, #3]
 8004624:	7113      	strb	r3, [r2, #4]
 8004626:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004628:	7193      	strb	r3, [r2, #6]
 800462a:	71d3      	strb	r3, [r2, #7]
 800462c:	7213      	strb	r3, [r2, #8]
 800462e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004630:	702b      	strb	r3, [r5, #0]
}
 8004632:	bd70      	pop	{r4, r5, r6, pc}

08004634 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004634:	2210      	movs	r2, #16
{
 8004636:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8004638:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800463a:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800463c:	4c16      	ldr	r4, [pc, #88]	@ (8004698 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800463e:	4393      	bics	r3, r2
 8004640:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004642:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004644:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004646:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004648:	680c      	ldr	r4, [r1, #0]
 800464a:	0224      	lsls	r4, r4, #8
 800464c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800464e:	2320      	movs	r3, #32
 8004650:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004652:	688b      	ldr	r3, [r1, #8]
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004658:	4d10      	ldr	r5, [pc, #64]	@ (800469c <TIM_OC2_SetConfig+0x68>)
 800465a:	42a8      	cmp	r0, r5
 800465c:	d10f      	bne.n	800467e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800465e:	2580      	movs	r5, #128	@ 0x80
 8004660:	43ab      	bics	r3, r5
 8004662:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004664:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004666:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004668:	011b      	lsls	r3, r3, #4
 800466a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800466c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800466e:	4d0c      	ldr	r5, [pc, #48]	@ (80046a0 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004670:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004672:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004674:	694a      	ldr	r2, [r1, #20]
 8004676:	4332      	orrs	r2, r6
 8004678:	0092      	lsls	r2, r2, #2
 800467a:	432a      	orrs	r2, r5
 800467c:	e005      	b.n	800468a <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800467e:	4d09      	ldr	r5, [pc, #36]	@ (80046a4 <TIM_OC2_SetConfig+0x70>)
 8004680:	42a8      	cmp	r0, r5
 8004682:	d0f4      	beq.n	800466e <TIM_OC2_SetConfig+0x3a>
 8004684:	4d08      	ldr	r5, [pc, #32]	@ (80046a8 <TIM_OC2_SetConfig+0x74>)
 8004686:	42a8      	cmp	r0, r5
 8004688:	d0f1      	beq.n	800466e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800468a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800468c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800468e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004690:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004692:	6203      	str	r3, [r0, #32]
}
 8004694:	bd70      	pop	{r4, r5, r6, pc}
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	feff8cff 	.word	0xfeff8cff
 800469c:	40012c00 	.word	0x40012c00
 80046a0:	fffff3ff 	.word	0xfffff3ff
 80046a4:	40014400 	.word	0x40014400
 80046a8:	40014800 	.word	0x40014800

080046ac <HAL_TIM_PWM_ConfigChannel>:
{
 80046ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80046ae:	0007      	movs	r7, r0
 80046b0:	373c      	adds	r7, #60	@ 0x3c
{
 80046b2:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 80046b4:	783a      	ldrb	r2, [r7, #0]
{
 80046b6:	0003      	movs	r3, r0
 80046b8:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80046ba:	2002      	movs	r0, #2
 80046bc:	2a01      	cmp	r2, #1
 80046be:	d00c      	beq.n	80046da <HAL_TIM_PWM_ConfigChannel+0x2e>
 80046c0:	3801      	subs	r0, #1
 80046c2:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 80046c4:	2d0c      	cmp	r5, #12
 80046c6:	d051      	beq.n	800476c <HAL_TIM_PWM_ConfigChannel+0xc0>
 80046c8:	d808      	bhi.n	80046dc <HAL_TIM_PWM_ConfigChannel+0x30>
 80046ca:	2d04      	cmp	r5, #4
 80046cc:	d02d      	beq.n	800472a <HAL_TIM_PWM_ConfigChannel+0x7e>
 80046ce:	2d08      	cmp	r5, #8
 80046d0:	d03c      	beq.n	800474c <HAL_TIM_PWM_ConfigChannel+0xa0>
 80046d2:	2d00      	cmp	r5, #0
 80046d4:	d017      	beq.n	8004706 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 80046d6:	2300      	movs	r3, #0
 80046d8:	703b      	strb	r3, [r7, #0]
}
 80046da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80046dc:	2d10      	cmp	r5, #16
 80046de:	d058      	beq.n	8004792 <HAL_TIM_PWM_ConfigChannel+0xe6>
 80046e0:	2d14      	cmp	r5, #20
 80046e2:	d1f8      	bne.n	80046d6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046e4:	681d      	ldr	r5, [r3, #0]
 80046e6:	0028      	movs	r0, r5
 80046e8:	f7ff fed8 	bl	800449c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046ec:	2380      	movs	r3, #128	@ 0x80
 80046ee:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	4313      	orrs	r3, r2
 80046f4:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80046f6:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80046f8:	4a2e      	ldr	r2, [pc, #184]	@ (80047b4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 80046fa:	4013      	ands	r3, r2
 80046fc:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80046fe:	6923      	ldr	r3, [r4, #16]
 8004700:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004702:	021b      	lsls	r3, r3, #8
 8004704:	e053      	b.n	80047ae <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004706:	681d      	ldr	r5, [r3, #0]
 8004708:	0028      	movs	r0, r5
 800470a:	f7ff fdeb 	bl	80042e4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800470e:	2308      	movs	r3, #8
 8004710:	69aa      	ldr	r2, [r5, #24]
 8004712:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004714:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004716:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004718:	69ab      	ldr	r3, [r5, #24]
 800471a:	4393      	bics	r3, r2
 800471c:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800471e:	69ab      	ldr	r3, [r5, #24]
 8004720:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004722:	4313      	orrs	r3, r2
 8004724:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004726:	2000      	movs	r0, #0
 8004728:	e7d5      	b.n	80046d6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800472a:	681d      	ldr	r5, [r3, #0]
 800472c:	0028      	movs	r0, r5
 800472e:	f7ff ff81 	bl	8004634 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004732:	2380      	movs	r3, #128	@ 0x80
 8004734:	69aa      	ldr	r2, [r5, #24]
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	4313      	orrs	r3, r2
 800473a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800473c:	69ab      	ldr	r3, [r5, #24]
 800473e:	4a1d      	ldr	r2, [pc, #116]	@ (80047b4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004740:	4013      	ands	r3, r2
 8004742:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004744:	6923      	ldr	r3, [r4, #16]
 8004746:	69aa      	ldr	r2, [r5, #24]
 8004748:	021b      	lsls	r3, r3, #8
 800474a:	e7ea      	b.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800474c:	681e      	ldr	r6, [r3, #0]
 800474e:	0030      	movs	r0, r6
 8004750:	f7ff fdfe 	bl	8004350 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004754:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004756:	69f3      	ldr	r3, [r6, #28]
 8004758:	431d      	orrs	r5, r3
 800475a:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800475c:	69f3      	ldr	r3, [r6, #28]
 800475e:	4393      	bics	r3, r2
 8004760:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004762:	69f3      	ldr	r3, [r6, #28]
 8004764:	6922      	ldr	r2, [r4, #16]
 8004766:	4313      	orrs	r3, r2
 8004768:	61f3      	str	r3, [r6, #28]
      break;
 800476a:	e7dc      	b.n	8004726 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800476c:	681d      	ldr	r5, [r3, #0]
 800476e:	0028      	movs	r0, r5
 8004770:	f7ff fe30 	bl	80043d4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004774:	2380      	movs	r3, #128	@ 0x80
 8004776:	69ea      	ldr	r2, [r5, #28]
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	4313      	orrs	r3, r2
 800477c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800477e:	69eb      	ldr	r3, [r5, #28]
 8004780:	4a0c      	ldr	r2, [pc, #48]	@ (80047b4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004782:	4013      	ands	r3, r2
 8004784:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004786:	6923      	ldr	r3, [r4, #16]
 8004788:	69ea      	ldr	r2, [r5, #28]
 800478a:	021b      	lsls	r3, r3, #8
 800478c:	4313      	orrs	r3, r2
 800478e:	61eb      	str	r3, [r5, #28]
      break;
 8004790:	e7c9      	b.n	8004726 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004792:	681d      	ldr	r5, [r3, #0]
 8004794:	0028      	movs	r0, r5
 8004796:	f7ff fe51 	bl	800443c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800479a:	2308      	movs	r3, #8
 800479c:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800479e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80047a0:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047a2:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80047a4:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80047a6:	4393      	bics	r3, r2
 80047a8:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80047aa:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80047ac:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047ae:	4313      	orrs	r3, r2
 80047b0:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 80047b2:	e7b8      	b.n	8004726 <HAL_TIM_PWM_ConfigChannel+0x7a>
 80047b4:	fffffbff 	.word	0xfffffbff

080047b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047b8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047ba:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047bc:	4d03      	ldr	r5, [pc, #12]	@ (80047cc <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047be:	430a      	orrs	r2, r1
 80047c0:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c2:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047c4:	4313      	orrs	r3, r2
 80047c6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047c8:	6083      	str	r3, [r0, #8]
}
 80047ca:	bd30      	pop	{r4, r5, pc}
 80047cc:	ffff00ff 	.word	0xffff00ff

080047d0 <HAL_TIM_ConfigClockSource>:
{
 80047d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80047d2:	0005      	movs	r5, r0
 80047d4:	2202      	movs	r2, #2
 80047d6:	353c      	adds	r5, #60	@ 0x3c
 80047d8:	782c      	ldrb	r4, [r5, #0]
{
 80047da:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80047dc:	0010      	movs	r0, r2
 80047de:	2c01      	cmp	r4, #1
 80047e0:	d01b      	beq.n	800481a <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80047e2:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 80047e4:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80047e6:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 80047e8:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80047ea:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 80047ec:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047ee:	4a41      	ldr	r2, [pc, #260]	@ (80048f4 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 80047f0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047f2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80047f4:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80047f6:	680b      	ldr	r3, [r1, #0]
 80047f8:	2b60      	cmp	r3, #96	@ 0x60
 80047fa:	d04e      	beq.n	800489a <HAL_TIM_ConfigClockSource+0xca>
 80047fc:	d82d      	bhi.n	800485a <HAL_TIM_ConfigClockSource+0x8a>
 80047fe:	2b40      	cmp	r3, #64	@ 0x40
 8004800:	d062      	beq.n	80048c8 <HAL_TIM_ConfigClockSource+0xf8>
 8004802:	d813      	bhi.n	800482c <HAL_TIM_ConfigClockSource+0x5c>
 8004804:	2b20      	cmp	r3, #32
 8004806:	d00b      	beq.n	8004820 <HAL_TIM_ConfigClockSource+0x50>
 8004808:	d808      	bhi.n	800481c <HAL_TIM_ConfigClockSource+0x4c>
 800480a:	2210      	movs	r2, #16
 800480c:	0019      	movs	r1, r3
 800480e:	4391      	bics	r1, r2
 8004810:	d006      	beq.n	8004820 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8004812:	2301      	movs	r3, #1
 8004814:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8004816:	2300      	movs	r3, #0
 8004818:	702b      	strb	r3, [r5, #0]
}
 800481a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800481c:	2b30      	cmp	r3, #48	@ 0x30
 800481e:	d1f8      	bne.n	8004812 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8004820:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004822:	4935      	ldr	r1, [pc, #212]	@ (80048f8 <HAL_TIM_ConfigClockSource+0x128>)
 8004824:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004826:	4313      	orrs	r3, r2
 8004828:	2207      	movs	r2, #7
 800482a:	e028      	b.n	800487e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800482c:	2b50      	cmp	r3, #80	@ 0x50
 800482e:	d1f0      	bne.n	8004812 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8004830:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004832:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8004834:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004836:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004838:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800483a:	4387      	bics	r7, r0
 800483c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800483e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004840:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004842:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004844:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004846:	200a      	movs	r0, #10
 8004848:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800484a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800484c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800484e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004850:	4b29      	ldr	r3, [pc, #164]	@ (80048f8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8004852:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004854:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004856:	2357      	movs	r3, #87	@ 0x57
 8004858:	e011      	b.n	800487e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800485a:	2280      	movs	r2, #128	@ 0x80
 800485c:	0152      	lsls	r2, r2, #5
 800485e:	4293      	cmp	r3, r2
 8004860:	d00f      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0xb2>
 8004862:	2280      	movs	r2, #128	@ 0x80
 8004864:	0192      	lsls	r2, r2, #6
 8004866:	4293      	cmp	r3, r2
 8004868:	d00d      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0xb6>
 800486a:	2b70      	cmp	r3, #112	@ 0x70
 800486c:	d1d1      	bne.n	8004812 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800486e:	68cb      	ldr	r3, [r1, #12]
 8004870:	684a      	ldr	r2, [r1, #4]
 8004872:	0020      	movs	r0, r4
 8004874:	6889      	ldr	r1, [r1, #8]
 8004876:	f7ff ff9f 	bl	80047b8 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800487a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800487c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800487e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8004880:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004882:	2000      	movs	r0, #0
 8004884:	e7c5      	b.n	8004812 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8004886:	68cb      	ldr	r3, [r1, #12]
 8004888:	684a      	ldr	r2, [r1, #4]
 800488a:	0020      	movs	r0, r4
 800488c:	6889      	ldr	r1, [r1, #8]
 800488e:	f7ff ff93 	bl	80047b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004892:	2380      	movs	r3, #128	@ 0x80
 8004894:	68a2      	ldr	r2, [r4, #8]
 8004896:	01db      	lsls	r3, r3, #7
 8004898:	e7f1      	b.n	800487e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800489a:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800489c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800489e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80048a0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a2:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048a4:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a6:	43b8      	bics	r0, r7
 80048a8:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048aa:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048ac:	4f13      	ldr	r7, [pc, #76]	@ (80048fc <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80048ae:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048b0:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048b2:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048b4:	20a0      	movs	r0, #160	@ 0xa0
 80048b6:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 80048b8:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80048ba:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80048bc:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80048be:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048c0:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <HAL_TIM_ConfigClockSource+0x128>)
 80048c2:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048c4:	2367      	movs	r3, #103	@ 0x67
 80048c6:	e7da      	b.n	800487e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 80048c8:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80048ca:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80048cc:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ce:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048d0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d2:	4387      	bics	r7, r0
 80048d4:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048d6:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80048d8:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048da:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048dc:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048de:	200a      	movs	r0, #10
 80048e0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80048e2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80048e4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80048e6:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048e8:	4b03      	ldr	r3, [pc, #12]	@ (80048f8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80048ea:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ec:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048ee:	2347      	movs	r3, #71	@ 0x47
 80048f0:	e7c5      	b.n	800487e <HAL_TIM_ConfigClockSource+0xae>
 80048f2:	46c0      	nop			@ (mov r8, r8)
 80048f4:	ffce0088 	.word	0xffce0088
 80048f8:	ffcfff8f 	.word	0xffcfff8f
 80048fc:	ffff0fff 	.word	0xffff0fff

08004900 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004900:	231f      	movs	r3, #31
{
 8004902:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004904:	2401      	movs	r4, #1
 8004906:	4019      	ands	r1, r3
 8004908:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800490a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800490c:	6a03      	ldr	r3, [r0, #32]
 800490e:	43a3      	bics	r3, r4
 8004910:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004912:	6a03      	ldr	r3, [r0, #32]
 8004914:	431a      	orrs	r2, r3
 8004916:	6202      	str	r2, [r0, #32]
}
 8004918:	bd10      	pop	{r4, pc}
	...

0800491c <HAL_TIM_OC_Start>:
{
 800491c:	0002      	movs	r2, r0
 800491e:	b510      	push	{r4, lr}
 8004920:	2908      	cmp	r1, #8
 8004922:	d01c      	beq.n	800495e <HAL_TIM_OC_Start+0x42>
 8004924:	d806      	bhi.n	8004934 <HAL_TIM_OC_Start+0x18>
 8004926:	2900      	cmp	r1, #0
 8004928:	d00b      	beq.n	8004942 <HAL_TIM_OC_Start+0x26>
 800492a:	2904      	cmp	r1, #4
 800492c:	d014      	beq.n	8004958 <HAL_TIM_OC_Start+0x3c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800492e:	0013      	movs	r3, r2
 8004930:	3343      	adds	r3, #67	@ 0x43
 8004932:	e008      	b.n	8004946 <HAL_TIM_OC_Start+0x2a>
 8004934:	290c      	cmp	r1, #12
 8004936:	d015      	beq.n	8004964 <HAL_TIM_OC_Start+0x48>
 8004938:	2910      	cmp	r1, #16
 800493a:	d1f8      	bne.n	800492e <HAL_TIM_OC_Start+0x12>
 800493c:	0003      	movs	r3, r0
 800493e:	3342      	adds	r3, #66	@ 0x42
 8004940:	e001      	b.n	8004946 <HAL_TIM_OC_Start+0x2a>
 8004942:	0003      	movs	r3, r0
 8004944:	333e      	adds	r3, #62	@ 0x3e
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	3b01      	subs	r3, #1
 800494a:	1e58      	subs	r0, r3, #1
 800494c:	4183      	sbcs	r3, r0
 800494e:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8004950:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004952:	2b00      	cmp	r3, #0
 8004954:	d009      	beq.n	800496a <HAL_TIM_OC_Start+0x4e>
}
 8004956:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004958:	0003      	movs	r3, r0
 800495a:	333f      	adds	r3, #63	@ 0x3f
 800495c:	e7f3      	b.n	8004946 <HAL_TIM_OC_Start+0x2a>
 800495e:	0003      	movs	r3, r0
 8004960:	3340      	adds	r3, #64	@ 0x40
 8004962:	e7f0      	b.n	8004946 <HAL_TIM_OC_Start+0x2a>
 8004964:	0003      	movs	r3, r0
 8004966:	3341      	adds	r3, #65	@ 0x41
 8004968:	e7ed      	b.n	8004946 <HAL_TIM_OC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800496a:	2302      	movs	r3, #2
 800496c:	2908      	cmp	r1, #8
 800496e:	d030      	beq.n	80049d2 <HAL_TIM_OC_Start+0xb6>
 8004970:	d806      	bhi.n	8004980 <HAL_TIM_OC_Start+0x64>
 8004972:	2900      	cmp	r1, #0
 8004974:	d00b      	beq.n	800498e <HAL_TIM_OC_Start+0x72>
 8004976:	2904      	cmp	r1, #4
 8004978:	d028      	beq.n	80049cc <HAL_TIM_OC_Start+0xb0>
 800497a:	0010      	movs	r0, r2
 800497c:	3043      	adds	r0, #67	@ 0x43
 800497e:	e008      	b.n	8004992 <HAL_TIM_OC_Start+0x76>
 8004980:	290c      	cmp	r1, #12
 8004982:	d029      	beq.n	80049d8 <HAL_TIM_OC_Start+0xbc>
 8004984:	2910      	cmp	r1, #16
 8004986:	d1f8      	bne.n	800497a <HAL_TIM_OC_Start+0x5e>
 8004988:	0010      	movs	r0, r2
 800498a:	3042      	adds	r0, #66	@ 0x42
 800498c:	e001      	b.n	8004992 <HAL_TIM_OC_Start+0x76>
 800498e:	0010      	movs	r0, r2
 8004990:	303e      	adds	r0, #62	@ 0x3e
 8004992:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004994:	6814      	ldr	r4, [r2, #0]
 8004996:	2201      	movs	r2, #1
 8004998:	0020      	movs	r0, r4
 800499a:	f7ff ffb1 	bl	8004900 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800499e:	4a16      	ldr	r2, [pc, #88]	@ (80049f8 <HAL_TIM_OC_Start+0xdc>)
 80049a0:	4294      	cmp	r4, r2
 80049a2:	d005      	beq.n	80049b0 <HAL_TIM_OC_Start+0x94>
 80049a4:	4b15      	ldr	r3, [pc, #84]	@ (80049fc <HAL_TIM_OC_Start+0xe0>)
 80049a6:	429c      	cmp	r4, r3
 80049a8:	d002      	beq.n	80049b0 <HAL_TIM_OC_Start+0x94>
 80049aa:	4b15      	ldr	r3, [pc, #84]	@ (8004a00 <HAL_TIM_OC_Start+0xe4>)
 80049ac:	429c      	cmp	r4, r3
 80049ae:	d116      	bne.n	80049de <HAL_TIM_OC_Start+0xc2>
    __HAL_TIM_MOE_ENABLE(htim);
 80049b0:	2380      	movs	r3, #128	@ 0x80
 80049b2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80049b4:	021b      	lsls	r3, r3, #8
 80049b6:	430b      	orrs	r3, r1
 80049b8:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ba:	4294      	cmp	r4, r2
 80049bc:	d112      	bne.n	80049e4 <HAL_TIM_OC_Start+0xc8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049be:	68a3      	ldr	r3, [r4, #8]
 80049c0:	4a10      	ldr	r2, [pc, #64]	@ (8004a04 <HAL_TIM_OC_Start+0xe8>)
 80049c2:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	2b06      	cmp	r3, #6
 80049c6:	d112      	bne.n	80049ee <HAL_TIM_OC_Start+0xd2>
  return HAL_OK;
 80049c8:	2000      	movs	r0, #0
 80049ca:	e7c4      	b.n	8004956 <HAL_TIM_OC_Start+0x3a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049cc:	0010      	movs	r0, r2
 80049ce:	303f      	adds	r0, #63	@ 0x3f
 80049d0:	e7df      	b.n	8004992 <HAL_TIM_OC_Start+0x76>
 80049d2:	0010      	movs	r0, r2
 80049d4:	3040      	adds	r0, #64	@ 0x40
 80049d6:	e7dc      	b.n	8004992 <HAL_TIM_OC_Start+0x76>
 80049d8:	0010      	movs	r0, r2
 80049da:	3041      	adds	r0, #65	@ 0x41
 80049dc:	e7d9      	b.n	8004992 <HAL_TIM_OC_Start+0x76>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_TIM_OC_Start+0xec>)
 80049e0:	429c      	cmp	r4, r3
 80049e2:	d0ec      	beq.n	80049be <HAL_TIM_OC_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 80049e4:	2301      	movs	r3, #1
 80049e6:	6822      	ldr	r2, [r4, #0]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	6023      	str	r3, [r4, #0]
 80049ec:	e7ec      	b.n	80049c8 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	2280      	movs	r2, #128	@ 0x80
 80049f0:	0252      	lsls	r2, r2, #9
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d1f6      	bne.n	80049e4 <HAL_TIM_OC_Start+0xc8>
 80049f6:	e7e7      	b.n	80049c8 <HAL_TIM_OC_Start+0xac>
 80049f8:	40012c00 	.word	0x40012c00
 80049fc:	40014400 	.word	0x40014400
 8004a00:	40014800 	.word	0x40014800
 8004a04:	00010007 	.word	0x00010007
 8004a08:	40000400 	.word	0x40000400

08004a0c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004a0c:	b510      	push	{r4, lr}
 8004a0e:	f7ff ff85 	bl	800491c <HAL_TIM_OC_Start>
 8004a12:	bd10      	pop	{r4, pc}

08004a14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a14:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a16:	0004      	movs	r4, r0
 8004a18:	2202      	movs	r2, #2
 8004a1a:	343c      	adds	r4, #60	@ 0x3c
 8004a1c:	7825      	ldrb	r5, [r4, #0]
{
 8004a1e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004a20:	0010      	movs	r0, r2
 8004a22:	2d01      	cmp	r5, #1
 8004a24:	d01f      	beq.n	8004a66 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a26:	001d      	movs	r5, r3
 8004a28:	353d      	adds	r5, #61	@ 0x3d
 8004a2a:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a2c:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a2e:	4e0e      	ldr	r6, [pc, #56]	@ (8004a68 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8004a30:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004a32:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a34:	42b2      	cmp	r2, r6
 8004a36:	d103      	bne.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a38:	4f0c      	ldr	r7, [pc, #48]	@ (8004a6c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8004a3a:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a3c:	684f      	ldr	r7, [r1, #4]
 8004a3e:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a40:	2770      	movs	r7, #112	@ 0x70
 8004a42:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a44:	680f      	ldr	r7, [r1, #0]
 8004a46:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a48:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a4a:	42b2      	cmp	r2, r6
 8004a4c:	d002      	beq.n	8004a54 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004a4e:	4b08      	ldr	r3, [pc, #32]	@ (8004a70 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d104      	bne.n	8004a5e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a54:	2380      	movs	r3, #128	@ 0x80
 8004a56:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a58:	688b      	ldr	r3, [r1, #8]
 8004a5a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a5c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a5e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004a60:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004a62:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004a64:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a68:	40012c00 	.word	0x40012c00
 8004a6c:	ff0fffff 	.word	0xff0fffff
 8004a70:	40000400 	.word	0x40000400

08004a74 <__cvt>:
 8004a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a76:	001f      	movs	r7, r3
 8004a78:	2300      	movs	r3, #0
 8004a7a:	0016      	movs	r6, r2
 8004a7c:	b08b      	sub	sp, #44	@ 0x2c
 8004a7e:	429f      	cmp	r7, r3
 8004a80:	da04      	bge.n	8004a8c <__cvt+0x18>
 8004a82:	2180      	movs	r1, #128	@ 0x80
 8004a84:	0609      	lsls	r1, r1, #24
 8004a86:	187b      	adds	r3, r7, r1
 8004a88:	001f      	movs	r7, r3
 8004a8a:	232d      	movs	r3, #45	@ 0x2d
 8004a8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004a8e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8004a90:	7013      	strb	r3, [r2, #0]
 8004a92:	2320      	movs	r3, #32
 8004a94:	2203      	movs	r2, #3
 8004a96:	439d      	bics	r5, r3
 8004a98:	2d46      	cmp	r5, #70	@ 0x46
 8004a9a:	d007      	beq.n	8004aac <__cvt+0x38>
 8004a9c:	002b      	movs	r3, r5
 8004a9e:	3b45      	subs	r3, #69	@ 0x45
 8004aa0:	4259      	negs	r1, r3
 8004aa2:	414b      	adcs	r3, r1
 8004aa4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004aa6:	3a01      	subs	r2, #1
 8004aa8:	18cb      	adds	r3, r1, r3
 8004aaa:	9310      	str	r3, [sp, #64]	@ 0x40
 8004aac:	ab09      	add	r3, sp, #36	@ 0x24
 8004aae:	9304      	str	r3, [sp, #16]
 8004ab0:	ab08      	add	r3, sp, #32
 8004ab2:	9303      	str	r3, [sp, #12]
 8004ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004ab6:	9200      	str	r2, [sp, #0]
 8004ab8:	9302      	str	r3, [sp, #8]
 8004aba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004abc:	0032      	movs	r2, r6
 8004abe:	9301      	str	r3, [sp, #4]
 8004ac0:	003b      	movs	r3, r7
 8004ac2:	f000 fe81 	bl	80057c8 <_dtoa_r>
 8004ac6:	0004      	movs	r4, r0
 8004ac8:	2d47      	cmp	r5, #71	@ 0x47
 8004aca:	d11b      	bne.n	8004b04 <__cvt+0x90>
 8004acc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004ace:	07db      	lsls	r3, r3, #31
 8004ad0:	d511      	bpl.n	8004af6 <__cvt+0x82>
 8004ad2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ad4:	18c3      	adds	r3, r0, r3
 8004ad6:	9307      	str	r3, [sp, #28]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2300      	movs	r3, #0
 8004adc:	0030      	movs	r0, r6
 8004ade:	0039      	movs	r1, r7
 8004ae0:	f7fb fcb4 	bl	800044c <__aeabi_dcmpeq>
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	d001      	beq.n	8004aec <__cvt+0x78>
 8004ae8:	9b07      	ldr	r3, [sp, #28]
 8004aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004aec:	2230      	movs	r2, #48	@ 0x30
 8004aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af0:	9907      	ldr	r1, [sp, #28]
 8004af2:	428b      	cmp	r3, r1
 8004af4:	d320      	bcc.n	8004b38 <__cvt+0xc4>
 8004af6:	0020      	movs	r0, r4
 8004af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004afa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004afc:	1b1b      	subs	r3, r3, r4
 8004afe:	6013      	str	r3, [r2, #0]
 8004b00:	b00b      	add	sp, #44	@ 0x2c
 8004b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004b06:	18c3      	adds	r3, r0, r3
 8004b08:	9307      	str	r3, [sp, #28]
 8004b0a:	2d46      	cmp	r5, #70	@ 0x46
 8004b0c:	d1e4      	bne.n	8004ad8 <__cvt+0x64>
 8004b0e:	7803      	ldrb	r3, [r0, #0]
 8004b10:	2b30      	cmp	r3, #48	@ 0x30
 8004b12:	d10c      	bne.n	8004b2e <__cvt+0xba>
 8004b14:	2200      	movs	r2, #0
 8004b16:	2300      	movs	r3, #0
 8004b18:	0030      	movs	r0, r6
 8004b1a:	0039      	movs	r1, r7
 8004b1c:	f7fb fc96 	bl	800044c <__aeabi_dcmpeq>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	d104      	bne.n	8004b2e <__cvt+0xba>
 8004b24:	2301      	movs	r3, #1
 8004b26:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004b30:	9a07      	ldr	r2, [sp, #28]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	18d3      	adds	r3, r2, r3
 8004b36:	e7ce      	b.n	8004ad6 <__cvt+0x62>
 8004b38:	1c59      	adds	r1, r3, #1
 8004b3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	e7d6      	b.n	8004aee <__cvt+0x7a>

08004b40 <__exponent>:
 8004b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b42:	232b      	movs	r3, #43	@ 0x2b
 8004b44:	b085      	sub	sp, #20
 8004b46:	0005      	movs	r5, r0
 8004b48:	1e0c      	subs	r4, r1, #0
 8004b4a:	7002      	strb	r2, [r0, #0]
 8004b4c:	da01      	bge.n	8004b52 <__exponent+0x12>
 8004b4e:	424c      	negs	r4, r1
 8004b50:	3302      	adds	r3, #2
 8004b52:	706b      	strb	r3, [r5, #1]
 8004b54:	2c09      	cmp	r4, #9
 8004b56:	dd2c      	ble.n	8004bb2 <__exponent+0x72>
 8004b58:	ab02      	add	r3, sp, #8
 8004b5a:	1dde      	adds	r6, r3, #7
 8004b5c:	0020      	movs	r0, r4
 8004b5e:	210a      	movs	r1, #10
 8004b60:	f7fb fc5e 	bl	8000420 <__aeabi_idivmod>
 8004b64:	0037      	movs	r7, r6
 8004b66:	3130      	adds	r1, #48	@ 0x30
 8004b68:	3e01      	subs	r6, #1
 8004b6a:	0020      	movs	r0, r4
 8004b6c:	7031      	strb	r1, [r6, #0]
 8004b6e:	210a      	movs	r1, #10
 8004b70:	9401      	str	r4, [sp, #4]
 8004b72:	f7fb fb6f 	bl	8000254 <__divsi3>
 8004b76:	9b01      	ldr	r3, [sp, #4]
 8004b78:	0004      	movs	r4, r0
 8004b7a:	2b63      	cmp	r3, #99	@ 0x63
 8004b7c:	dcee      	bgt.n	8004b5c <__exponent+0x1c>
 8004b7e:	1eba      	subs	r2, r7, #2
 8004b80:	1ca8      	adds	r0, r5, #2
 8004b82:	0001      	movs	r1, r0
 8004b84:	0013      	movs	r3, r2
 8004b86:	3430      	adds	r4, #48	@ 0x30
 8004b88:	7014      	strb	r4, [r2, #0]
 8004b8a:	ac02      	add	r4, sp, #8
 8004b8c:	3407      	adds	r4, #7
 8004b8e:	429c      	cmp	r4, r3
 8004b90:	d80a      	bhi.n	8004ba8 <__exponent+0x68>
 8004b92:	2300      	movs	r3, #0
 8004b94:	4294      	cmp	r4, r2
 8004b96:	d303      	bcc.n	8004ba0 <__exponent+0x60>
 8004b98:	3309      	adds	r3, #9
 8004b9a:	aa02      	add	r2, sp, #8
 8004b9c:	189b      	adds	r3, r3, r2
 8004b9e:	1bdb      	subs	r3, r3, r7
 8004ba0:	18c0      	adds	r0, r0, r3
 8004ba2:	1b40      	subs	r0, r0, r5
 8004ba4:	b005      	add	sp, #20
 8004ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ba8:	781c      	ldrb	r4, [r3, #0]
 8004baa:	3301      	adds	r3, #1
 8004bac:	700c      	strb	r4, [r1, #0]
 8004bae:	3101      	adds	r1, #1
 8004bb0:	e7eb      	b.n	8004b8a <__exponent+0x4a>
 8004bb2:	2330      	movs	r3, #48	@ 0x30
 8004bb4:	18e4      	adds	r4, r4, r3
 8004bb6:	70ab      	strb	r3, [r5, #2]
 8004bb8:	1d28      	adds	r0, r5, #4
 8004bba:	70ec      	strb	r4, [r5, #3]
 8004bbc:	e7f1      	b.n	8004ba2 <__exponent+0x62>
	...

08004bc0 <_printf_float>:
 8004bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bc2:	b097      	sub	sp, #92	@ 0x5c
 8004bc4:	000d      	movs	r5, r1
 8004bc6:	920a      	str	r2, [sp, #40]	@ 0x28
 8004bc8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8004bca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bcc:	9009      	str	r0, [sp, #36]	@ 0x24
 8004bce:	f000 fceb 	bl	80055a8 <_localeconv_r>
 8004bd2:	6803      	ldr	r3, [r0, #0]
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8004bd8:	f7fb fa96 	bl	8000108 <strlen>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004be0:	9314      	str	r3, [sp, #80]	@ 0x50
 8004be2:	7e2b      	ldrb	r3, [r5, #24]
 8004be4:	2207      	movs	r2, #7
 8004be6:	930c      	str	r3, [sp, #48]	@ 0x30
 8004be8:	682b      	ldr	r3, [r5, #0]
 8004bea:	930e      	str	r3, [sp, #56]	@ 0x38
 8004bec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	05c9      	lsls	r1, r1, #23
 8004bf2:	d545      	bpl.n	8004c80 <_printf_float+0xc0>
 8004bf4:	189b      	adds	r3, r3, r2
 8004bf6:	4393      	bics	r3, r2
 8004bf8:	001a      	movs	r2, r3
 8004bfa:	3208      	adds	r2, #8
 8004bfc:	6022      	str	r2, [r4, #0]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	681e      	ldr	r6, [r3, #0]
 8004c02:	685f      	ldr	r7, [r3, #4]
 8004c04:	007b      	lsls	r3, r7, #1
 8004c06:	085b      	lsrs	r3, r3, #1
 8004c08:	9311      	str	r3, [sp, #68]	@ 0x44
 8004c0a:	9610      	str	r6, [sp, #64]	@ 0x40
 8004c0c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8004c0e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8004c10:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004c12:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8004c14:	4ba7      	ldr	r3, [pc, #668]	@ (8004eb4 <_printf_float+0x2f4>)
 8004c16:	4252      	negs	r2, r2
 8004c18:	f7fd fdf6 	bl	8002808 <__aeabi_dcmpun>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	d131      	bne.n	8004c84 <_printf_float+0xc4>
 8004c20:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004c22:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8004c24:	2201      	movs	r2, #1
 8004c26:	4ba3      	ldr	r3, [pc, #652]	@ (8004eb4 <_printf_float+0x2f4>)
 8004c28:	4252      	negs	r2, r2
 8004c2a:	f7fb fc1f 	bl	800046c <__aeabi_dcmple>
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	d128      	bne.n	8004c84 <_printf_float+0xc4>
 8004c32:	2200      	movs	r2, #0
 8004c34:	2300      	movs	r3, #0
 8004c36:	0030      	movs	r0, r6
 8004c38:	0039      	movs	r1, r7
 8004c3a:	f7fb fc0d 	bl	8000458 <__aeabi_dcmplt>
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	d003      	beq.n	8004c4a <_printf_float+0x8a>
 8004c42:	002b      	movs	r3, r5
 8004c44:	222d      	movs	r2, #45	@ 0x2d
 8004c46:	3343      	adds	r3, #67	@ 0x43
 8004c48:	701a      	strb	r2, [r3, #0]
 8004c4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004c4c:	4f9a      	ldr	r7, [pc, #616]	@ (8004eb8 <_printf_float+0x2f8>)
 8004c4e:	2b47      	cmp	r3, #71	@ 0x47
 8004c50:	d800      	bhi.n	8004c54 <_printf_float+0x94>
 8004c52:	4f9a      	ldr	r7, [pc, #616]	@ (8004ebc <_printf_float+0x2fc>)
 8004c54:	2303      	movs	r3, #3
 8004c56:	2400      	movs	r4, #0
 8004c58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004c5a:	612b      	str	r3, [r5, #16]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	439a      	bics	r2, r3
 8004c60:	602a      	str	r2, [r5, #0]
 8004c62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c64:	0029      	movs	r1, r5
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c6c:	aa15      	add	r2, sp, #84	@ 0x54
 8004c6e:	f000 f9e5 	bl	800503c <_printf_common>
 8004c72:	3001      	adds	r0, #1
 8004c74:	d000      	beq.n	8004c78 <_printf_float+0xb8>
 8004c76:	e09e      	b.n	8004db6 <_printf_float+0x1f6>
 8004c78:	2001      	movs	r0, #1
 8004c7a:	4240      	negs	r0, r0
 8004c7c:	b017      	add	sp, #92	@ 0x5c
 8004c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c80:	3307      	adds	r3, #7
 8004c82:	e7b8      	b.n	8004bf6 <_printf_float+0x36>
 8004c84:	0032      	movs	r2, r6
 8004c86:	003b      	movs	r3, r7
 8004c88:	0030      	movs	r0, r6
 8004c8a:	0039      	movs	r1, r7
 8004c8c:	f7fd fdbc 	bl	8002808 <__aeabi_dcmpun>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d00b      	beq.n	8004cac <_printf_float+0xec>
 8004c94:	2f00      	cmp	r7, #0
 8004c96:	da03      	bge.n	8004ca0 <_printf_float+0xe0>
 8004c98:	002b      	movs	r3, r5
 8004c9a:	222d      	movs	r2, #45	@ 0x2d
 8004c9c:	3343      	adds	r3, #67	@ 0x43
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ca2:	4f87      	ldr	r7, [pc, #540]	@ (8004ec0 <_printf_float+0x300>)
 8004ca4:	2b47      	cmp	r3, #71	@ 0x47
 8004ca6:	d8d5      	bhi.n	8004c54 <_printf_float+0x94>
 8004ca8:	4f86      	ldr	r7, [pc, #536]	@ (8004ec4 <_printf_float+0x304>)
 8004caa:	e7d3      	b.n	8004c54 <_printf_float+0x94>
 8004cac:	2220      	movs	r2, #32
 8004cae:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8004cb0:	686b      	ldr	r3, [r5, #4]
 8004cb2:	4394      	bics	r4, r2
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	d146      	bne.n	8004d46 <_printf_float+0x186>
 8004cb8:	3307      	adds	r3, #7
 8004cba:	606b      	str	r3, [r5, #4]
 8004cbc:	2380      	movs	r3, #128	@ 0x80
 8004cbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	602b      	str	r3, [r5, #0]
 8004cc8:	9206      	str	r2, [sp, #24]
 8004cca:	aa14      	add	r2, sp, #80	@ 0x50
 8004ccc:	9205      	str	r2, [sp, #20]
 8004cce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004cd0:	a90a      	add	r1, sp, #40	@ 0x28
 8004cd2:	9204      	str	r2, [sp, #16]
 8004cd4:	aa13      	add	r2, sp, #76	@ 0x4c
 8004cd6:	9203      	str	r2, [sp, #12]
 8004cd8:	2223      	movs	r2, #35	@ 0x23
 8004cda:	1852      	adds	r2, r2, r1
 8004cdc:	9202      	str	r2, [sp, #8]
 8004cde:	9301      	str	r3, [sp, #4]
 8004ce0:	686b      	ldr	r3, [r5, #4]
 8004ce2:	0032      	movs	r2, r6
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ce8:	003b      	movs	r3, r7
 8004cea:	f7ff fec3 	bl	8004a74 <__cvt>
 8004cee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004cf0:	0007      	movs	r7, r0
 8004cf2:	2c47      	cmp	r4, #71	@ 0x47
 8004cf4:	d12d      	bne.n	8004d52 <_printf_float+0x192>
 8004cf6:	1cd3      	adds	r3, r2, #3
 8004cf8:	db02      	blt.n	8004d00 <_printf_float+0x140>
 8004cfa:	686b      	ldr	r3, [r5, #4]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	dd47      	ble.n	8004d90 <_printf_float+0x1d0>
 8004d00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d02:	3b02      	subs	r3, #2
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	930c      	str	r3, [sp, #48]	@ 0x30
 8004d08:	0028      	movs	r0, r5
 8004d0a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8004d0c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004d0e:	3901      	subs	r1, #1
 8004d10:	3050      	adds	r0, #80	@ 0x50
 8004d12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004d14:	f7ff ff14 	bl	8004b40 <__exponent>
 8004d18:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004d1a:	0004      	movs	r4, r0
 8004d1c:	1813      	adds	r3, r2, r0
 8004d1e:	612b      	str	r3, [r5, #16]
 8004d20:	2a01      	cmp	r2, #1
 8004d22:	dc02      	bgt.n	8004d2a <_printf_float+0x16a>
 8004d24:	682a      	ldr	r2, [r5, #0]
 8004d26:	07d2      	lsls	r2, r2, #31
 8004d28:	d501      	bpl.n	8004d2e <_printf_float+0x16e>
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	612b      	str	r3, [r5, #16]
 8004d2e:	2323      	movs	r3, #35	@ 0x23
 8004d30:	aa0a      	add	r2, sp, #40	@ 0x28
 8004d32:	189b      	adds	r3, r3, r2
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d100      	bne.n	8004d3c <_printf_float+0x17c>
 8004d3a:	e792      	b.n	8004c62 <_printf_float+0xa2>
 8004d3c:	002b      	movs	r3, r5
 8004d3e:	222d      	movs	r2, #45	@ 0x2d
 8004d40:	3343      	adds	r3, #67	@ 0x43
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	e78d      	b.n	8004c62 <_printf_float+0xa2>
 8004d46:	2c47      	cmp	r4, #71	@ 0x47
 8004d48:	d1b8      	bne.n	8004cbc <_printf_float+0xfc>
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1b6      	bne.n	8004cbc <_printf_float+0xfc>
 8004d4e:	3301      	adds	r3, #1
 8004d50:	e7b3      	b.n	8004cba <_printf_float+0xfa>
 8004d52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d54:	2b65      	cmp	r3, #101	@ 0x65
 8004d56:	d9d7      	bls.n	8004d08 <_printf_float+0x148>
 8004d58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d5a:	2b66      	cmp	r3, #102	@ 0x66
 8004d5c:	d11a      	bne.n	8004d94 <_printf_float+0x1d4>
 8004d5e:	686b      	ldr	r3, [r5, #4]
 8004d60:	2a00      	cmp	r2, #0
 8004d62:	dd09      	ble.n	8004d78 <_printf_float+0x1b8>
 8004d64:	612a      	str	r2, [r5, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <_printf_float+0x1b0>
 8004d6a:	6829      	ldr	r1, [r5, #0]
 8004d6c:	07c9      	lsls	r1, r1, #31
 8004d6e:	d50b      	bpl.n	8004d88 <_printf_float+0x1c8>
 8004d70:	3301      	adds	r3, #1
 8004d72:	189b      	adds	r3, r3, r2
 8004d74:	612b      	str	r3, [r5, #16]
 8004d76:	e007      	b.n	8004d88 <_printf_float+0x1c8>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d103      	bne.n	8004d84 <_printf_float+0x1c4>
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	6829      	ldr	r1, [r5, #0]
 8004d80:	4211      	tst	r1, r2
 8004d82:	d000      	beq.n	8004d86 <_printf_float+0x1c6>
 8004d84:	1c9a      	adds	r2, r3, #2
 8004d86:	612a      	str	r2, [r5, #16]
 8004d88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004d8a:	2400      	movs	r4, #0
 8004d8c:	65ab      	str	r3, [r5, #88]	@ 0x58
 8004d8e:	e7ce      	b.n	8004d2e <_printf_float+0x16e>
 8004d90:	2367      	movs	r3, #103	@ 0x67
 8004d92:	930c      	str	r3, [sp, #48]	@ 0x30
 8004d94:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8004d96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004d98:	4299      	cmp	r1, r3
 8004d9a:	db06      	blt.n	8004daa <_printf_float+0x1ea>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	6129      	str	r1, [r5, #16]
 8004da0:	07db      	lsls	r3, r3, #31
 8004da2:	d5f1      	bpl.n	8004d88 <_printf_float+0x1c8>
 8004da4:	3101      	adds	r1, #1
 8004da6:	6129      	str	r1, [r5, #16]
 8004da8:	e7ee      	b.n	8004d88 <_printf_float+0x1c8>
 8004daa:	2201      	movs	r2, #1
 8004dac:	2900      	cmp	r1, #0
 8004dae:	dce0      	bgt.n	8004d72 <_printf_float+0x1b2>
 8004db0:	1892      	adds	r2, r2, r2
 8004db2:	1a52      	subs	r2, r2, r1
 8004db4:	e7dd      	b.n	8004d72 <_printf_float+0x1b2>
 8004db6:	682a      	ldr	r2, [r5, #0]
 8004db8:	0553      	lsls	r3, r2, #21
 8004dba:	d408      	bmi.n	8004dce <_printf_float+0x20e>
 8004dbc:	692b      	ldr	r3, [r5, #16]
 8004dbe:	003a      	movs	r2, r7
 8004dc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004dc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dc4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004dc6:	47a0      	blx	r4
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d129      	bne.n	8004e20 <_printf_float+0x260>
 8004dcc:	e754      	b.n	8004c78 <_printf_float+0xb8>
 8004dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004dd0:	2b65      	cmp	r3, #101	@ 0x65
 8004dd2:	d800      	bhi.n	8004dd6 <_printf_float+0x216>
 8004dd4:	e0db      	b.n	8004f8e <_printf_float+0x3ce>
 8004dd6:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8004dd8:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8004dda:	2200      	movs	r2, #0
 8004ddc:	2300      	movs	r3, #0
 8004dde:	f7fb fb35 	bl	800044c <__aeabi_dcmpeq>
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d033      	beq.n	8004e4e <_printf_float+0x28e>
 8004de6:	2301      	movs	r3, #1
 8004de8:	4a37      	ldr	r2, [pc, #220]	@ (8004ec8 <_printf_float+0x308>)
 8004dea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004dec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004df0:	47a0      	blx	r4
 8004df2:	3001      	adds	r0, #1
 8004df4:	d100      	bne.n	8004df8 <_printf_float+0x238>
 8004df6:	e73f      	b.n	8004c78 <_printf_float+0xb8>
 8004df8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8004dfa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004dfc:	42b3      	cmp	r3, r6
 8004dfe:	db02      	blt.n	8004e06 <_printf_float+0x246>
 8004e00:	682b      	ldr	r3, [r5, #0]
 8004e02:	07db      	lsls	r3, r3, #31
 8004e04:	d50c      	bpl.n	8004e20 <_printf_float+0x260>
 8004e06:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e0a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e10:	47a0      	blx	r4
 8004e12:	2400      	movs	r4, #0
 8004e14:	3001      	adds	r0, #1
 8004e16:	d100      	bne.n	8004e1a <_printf_float+0x25a>
 8004e18:	e72e      	b.n	8004c78 <_printf_float+0xb8>
 8004e1a:	1e73      	subs	r3, r6, #1
 8004e1c:	42a3      	cmp	r3, r4
 8004e1e:	dc0a      	bgt.n	8004e36 <_printf_float+0x276>
 8004e20:	682b      	ldr	r3, [r5, #0]
 8004e22:	079b      	lsls	r3, r3, #30
 8004e24:	d500      	bpl.n	8004e28 <_printf_float+0x268>
 8004e26:	e106      	b.n	8005036 <_printf_float+0x476>
 8004e28:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004e2a:	68e8      	ldr	r0, [r5, #12]
 8004e2c:	4298      	cmp	r0, r3
 8004e2e:	db00      	blt.n	8004e32 <_printf_float+0x272>
 8004e30:	e724      	b.n	8004c7c <_printf_float+0xbc>
 8004e32:	0018      	movs	r0, r3
 8004e34:	e722      	b.n	8004c7c <_printf_float+0xbc>
 8004e36:	002a      	movs	r2, r5
 8004e38:	2301      	movs	r3, #1
 8004e3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e3c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e3e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8004e40:	321a      	adds	r2, #26
 8004e42:	47b8      	blx	r7
 8004e44:	3001      	adds	r0, #1
 8004e46:	d100      	bne.n	8004e4a <_printf_float+0x28a>
 8004e48:	e716      	b.n	8004c78 <_printf_float+0xb8>
 8004e4a:	3401      	adds	r4, #1
 8004e4c:	e7e5      	b.n	8004e1a <_printf_float+0x25a>
 8004e4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	dc3b      	bgt.n	8004ecc <_printf_float+0x30c>
 8004e54:	2301      	movs	r3, #1
 8004e56:	4a1c      	ldr	r2, [pc, #112]	@ (8004ec8 <_printf_float+0x308>)
 8004e58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e5c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004e5e:	47a0      	blx	r4
 8004e60:	3001      	adds	r0, #1
 8004e62:	d100      	bne.n	8004e66 <_printf_float+0x2a6>
 8004e64:	e708      	b.n	8004c78 <_printf_float+0xb8>
 8004e66:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8004e68:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004e6a:	4333      	orrs	r3, r6
 8004e6c:	d102      	bne.n	8004e74 <_printf_float+0x2b4>
 8004e6e:	682b      	ldr	r3, [r5, #0]
 8004e70:	07db      	lsls	r3, r3, #31
 8004e72:	d5d5      	bpl.n	8004e20 <_printf_float+0x260>
 8004e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e7c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004e7e:	47a0      	blx	r4
 8004e80:	2300      	movs	r3, #0
 8004e82:	3001      	adds	r0, #1
 8004e84:	d100      	bne.n	8004e88 <_printf_float+0x2c8>
 8004e86:	e6f7      	b.n	8004c78 <_printf_float+0xb8>
 8004e88:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e8a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004e8c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004e8e:	425b      	negs	r3, r3
 8004e90:	4293      	cmp	r3, r2
 8004e92:	dc01      	bgt.n	8004e98 <_printf_float+0x2d8>
 8004e94:	0033      	movs	r3, r6
 8004e96:	e792      	b.n	8004dbe <_printf_float+0x1fe>
 8004e98:	002a      	movs	r2, r5
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ea0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004ea2:	321a      	adds	r2, #26
 8004ea4:	47a0      	blx	r4
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	d100      	bne.n	8004eac <_printf_float+0x2ec>
 8004eaa:	e6e5      	b.n	8004c78 <_printf_float+0xb8>
 8004eac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004eae:	3301      	adds	r3, #1
 8004eb0:	e7ea      	b.n	8004e88 <_printf_float+0x2c8>
 8004eb2:	46c0      	nop			@ (mov r8, r8)
 8004eb4:	7fefffff 	.word	0x7fefffff
 8004eb8:	08007940 	.word	0x08007940
 8004ebc:	0800793c 	.word	0x0800793c
 8004ec0:	08007948 	.word	0x08007948
 8004ec4:	08007944 	.word	0x08007944
 8004ec8:	0800794c 	.word	0x0800794c
 8004ecc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ece:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8004ed0:	930c      	str	r3, [sp, #48]	@ 0x30
 8004ed2:	429e      	cmp	r6, r3
 8004ed4:	dd00      	ble.n	8004ed8 <_printf_float+0x318>
 8004ed6:	001e      	movs	r6, r3
 8004ed8:	2e00      	cmp	r6, #0
 8004eda:	dc31      	bgt.n	8004f40 <_printf_float+0x380>
 8004edc:	43f3      	mvns	r3, r6
 8004ede:	2400      	movs	r4, #0
 8004ee0:	17db      	asrs	r3, r3, #31
 8004ee2:	4033      	ands	r3, r6
 8004ee4:	930e      	str	r3, [sp, #56]	@ 0x38
 8004ee6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8004ee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004eea:	1af3      	subs	r3, r6, r3
 8004eec:	42a3      	cmp	r3, r4
 8004eee:	dc30      	bgt.n	8004f52 <_printf_float+0x392>
 8004ef0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004ef2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	dc38      	bgt.n	8004f6a <_printf_float+0x3aa>
 8004ef8:	682b      	ldr	r3, [r5, #0]
 8004efa:	07db      	lsls	r3, r3, #31
 8004efc:	d435      	bmi.n	8004f6a <_printf_float+0x3aa>
 8004efe:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8004f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f02:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f04:	1b9b      	subs	r3, r3, r6
 8004f06:	1b14      	subs	r4, r2, r4
 8004f08:	429c      	cmp	r4, r3
 8004f0a:	dd00      	ble.n	8004f0e <_printf_float+0x34e>
 8004f0c:	001c      	movs	r4, r3
 8004f0e:	2c00      	cmp	r4, #0
 8004f10:	dc34      	bgt.n	8004f7c <_printf_float+0x3bc>
 8004f12:	43e3      	mvns	r3, r4
 8004f14:	2600      	movs	r6, #0
 8004f16:	17db      	asrs	r3, r3, #31
 8004f18:	401c      	ands	r4, r3
 8004f1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004f1c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	1b1b      	subs	r3, r3, r4
 8004f22:	42b3      	cmp	r3, r6
 8004f24:	dc00      	bgt.n	8004f28 <_printf_float+0x368>
 8004f26:	e77b      	b.n	8004e20 <_printf_float+0x260>
 8004f28:	002a      	movs	r2, r5
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f30:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8004f32:	321a      	adds	r2, #26
 8004f34:	47b8      	blx	r7
 8004f36:	3001      	adds	r0, #1
 8004f38:	d100      	bne.n	8004f3c <_printf_float+0x37c>
 8004f3a:	e69d      	b.n	8004c78 <_printf_float+0xb8>
 8004f3c:	3601      	adds	r6, #1
 8004f3e:	e7ec      	b.n	8004f1a <_printf_float+0x35a>
 8004f40:	0033      	movs	r3, r6
 8004f42:	003a      	movs	r2, r7
 8004f44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f48:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004f4a:	47a0      	blx	r4
 8004f4c:	3001      	adds	r0, #1
 8004f4e:	d1c5      	bne.n	8004edc <_printf_float+0x31c>
 8004f50:	e692      	b.n	8004c78 <_printf_float+0xb8>
 8004f52:	002a      	movs	r2, r5
 8004f54:	2301      	movs	r3, #1
 8004f56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f58:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f5a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004f5c:	321a      	adds	r2, #26
 8004f5e:	47b0      	blx	r6
 8004f60:	3001      	adds	r0, #1
 8004f62:	d100      	bne.n	8004f66 <_printf_float+0x3a6>
 8004f64:	e688      	b.n	8004c78 <_printf_float+0xb8>
 8004f66:	3401      	adds	r4, #1
 8004f68:	e7bd      	b.n	8004ee6 <_printf_float+0x326>
 8004f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004f6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f72:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004f74:	47a0      	blx	r4
 8004f76:	3001      	adds	r0, #1
 8004f78:	d1c1      	bne.n	8004efe <_printf_float+0x33e>
 8004f7a:	e67d      	b.n	8004c78 <_printf_float+0xb8>
 8004f7c:	19ba      	adds	r2, r7, r6
 8004f7e:	0023      	movs	r3, r4
 8004f80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f84:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004f86:	47b0      	blx	r6
 8004f88:	3001      	adds	r0, #1
 8004f8a:	d1c2      	bne.n	8004f12 <_printf_float+0x352>
 8004f8c:	e674      	b.n	8004c78 <_printf_float+0xb8>
 8004f8e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f90:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	dc02      	bgt.n	8004f9c <_printf_float+0x3dc>
 8004f96:	2301      	movs	r3, #1
 8004f98:	421a      	tst	r2, r3
 8004f9a:	d039      	beq.n	8005010 <_printf_float+0x450>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	003a      	movs	r2, r7
 8004fa0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004fa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004fa6:	47b0      	blx	r6
 8004fa8:	3001      	adds	r0, #1
 8004faa:	d100      	bne.n	8004fae <_printf_float+0x3ee>
 8004fac:	e664      	b.n	8004c78 <_printf_float+0xb8>
 8004fae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004fb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004fb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004fb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fb6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004fb8:	47b0      	blx	r6
 8004fba:	3001      	adds	r0, #1
 8004fbc:	d100      	bne.n	8004fc0 <_printf_float+0x400>
 8004fbe:	e65b      	b.n	8004c78 <_printf_float+0xb8>
 8004fc0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8004fc2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8004fc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	930c      	str	r3, [sp, #48]	@ 0x30
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f7fb fa3d 	bl	800044c <__aeabi_dcmpeq>
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	d11a      	bne.n	800500c <_printf_float+0x44c>
 8004fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fd8:	1c7a      	adds	r2, r7, #1
 8004fda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004fdc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fde:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004fe0:	47b0      	blx	r6
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d10e      	bne.n	8005004 <_printf_float+0x444>
 8004fe6:	e647      	b.n	8004c78 <_printf_float+0xb8>
 8004fe8:	002a      	movs	r2, r5
 8004fea:	2301      	movs	r3, #1
 8004fec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ff0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8004ff2:	321a      	adds	r2, #26
 8004ff4:	47b8      	blx	r7
 8004ff6:	3001      	adds	r0, #1
 8004ff8:	d100      	bne.n	8004ffc <_printf_float+0x43c>
 8004ffa:	e63d      	b.n	8004c78 <_printf_float+0xb8>
 8004ffc:	3601      	adds	r6, #1
 8004ffe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005000:	429e      	cmp	r6, r3
 8005002:	dbf1      	blt.n	8004fe8 <_printf_float+0x428>
 8005004:	002a      	movs	r2, r5
 8005006:	0023      	movs	r3, r4
 8005008:	3250      	adds	r2, #80	@ 0x50
 800500a:	e6d9      	b.n	8004dc0 <_printf_float+0x200>
 800500c:	2600      	movs	r6, #0
 800500e:	e7f6      	b.n	8004ffe <_printf_float+0x43e>
 8005010:	003a      	movs	r2, r7
 8005012:	e7e2      	b.n	8004fda <_printf_float+0x41a>
 8005014:	002a      	movs	r2, r5
 8005016:	2301      	movs	r3, #1
 8005018:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800501a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800501c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800501e:	3219      	adds	r2, #25
 8005020:	47b0      	blx	r6
 8005022:	3001      	adds	r0, #1
 8005024:	d100      	bne.n	8005028 <_printf_float+0x468>
 8005026:	e627      	b.n	8004c78 <_printf_float+0xb8>
 8005028:	3401      	adds	r4, #1
 800502a:	68eb      	ldr	r3, [r5, #12]
 800502c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800502e:	1a9b      	subs	r3, r3, r2
 8005030:	42a3      	cmp	r3, r4
 8005032:	dcef      	bgt.n	8005014 <_printf_float+0x454>
 8005034:	e6f8      	b.n	8004e28 <_printf_float+0x268>
 8005036:	2400      	movs	r4, #0
 8005038:	e7f7      	b.n	800502a <_printf_float+0x46a>
 800503a:	46c0      	nop			@ (mov r8, r8)

0800503c <_printf_common>:
 800503c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800503e:	0016      	movs	r6, r2
 8005040:	9301      	str	r3, [sp, #4]
 8005042:	688a      	ldr	r2, [r1, #8]
 8005044:	690b      	ldr	r3, [r1, #16]
 8005046:	000c      	movs	r4, r1
 8005048:	9000      	str	r0, [sp, #0]
 800504a:	4293      	cmp	r3, r2
 800504c:	da00      	bge.n	8005050 <_printf_common+0x14>
 800504e:	0013      	movs	r3, r2
 8005050:	0022      	movs	r2, r4
 8005052:	6033      	str	r3, [r6, #0]
 8005054:	3243      	adds	r2, #67	@ 0x43
 8005056:	7812      	ldrb	r2, [r2, #0]
 8005058:	2a00      	cmp	r2, #0
 800505a:	d001      	beq.n	8005060 <_printf_common+0x24>
 800505c:	3301      	adds	r3, #1
 800505e:	6033      	str	r3, [r6, #0]
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	069b      	lsls	r3, r3, #26
 8005064:	d502      	bpl.n	800506c <_printf_common+0x30>
 8005066:	6833      	ldr	r3, [r6, #0]
 8005068:	3302      	adds	r3, #2
 800506a:	6033      	str	r3, [r6, #0]
 800506c:	6822      	ldr	r2, [r4, #0]
 800506e:	2306      	movs	r3, #6
 8005070:	0015      	movs	r5, r2
 8005072:	401d      	ands	r5, r3
 8005074:	421a      	tst	r2, r3
 8005076:	d027      	beq.n	80050c8 <_printf_common+0x8c>
 8005078:	0023      	movs	r3, r4
 800507a:	3343      	adds	r3, #67	@ 0x43
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	1e5a      	subs	r2, r3, #1
 8005080:	4193      	sbcs	r3, r2
 8005082:	6822      	ldr	r2, [r4, #0]
 8005084:	0692      	lsls	r2, r2, #26
 8005086:	d430      	bmi.n	80050ea <_printf_common+0xae>
 8005088:	0022      	movs	r2, r4
 800508a:	9901      	ldr	r1, [sp, #4]
 800508c:	9800      	ldr	r0, [sp, #0]
 800508e:	9d08      	ldr	r5, [sp, #32]
 8005090:	3243      	adds	r2, #67	@ 0x43
 8005092:	47a8      	blx	r5
 8005094:	3001      	adds	r0, #1
 8005096:	d025      	beq.n	80050e4 <_printf_common+0xa8>
 8005098:	2206      	movs	r2, #6
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	2500      	movs	r5, #0
 800509e:	4013      	ands	r3, r2
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d105      	bne.n	80050b0 <_printf_common+0x74>
 80050a4:	6833      	ldr	r3, [r6, #0]
 80050a6:	68e5      	ldr	r5, [r4, #12]
 80050a8:	1aed      	subs	r5, r5, r3
 80050aa:	43eb      	mvns	r3, r5
 80050ac:	17db      	asrs	r3, r3, #31
 80050ae:	401d      	ands	r5, r3
 80050b0:	68a3      	ldr	r3, [r4, #8]
 80050b2:	6922      	ldr	r2, [r4, #16]
 80050b4:	4293      	cmp	r3, r2
 80050b6:	dd01      	ble.n	80050bc <_printf_common+0x80>
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	18ed      	adds	r5, r5, r3
 80050bc:	2600      	movs	r6, #0
 80050be:	42b5      	cmp	r5, r6
 80050c0:	d120      	bne.n	8005104 <_printf_common+0xc8>
 80050c2:	2000      	movs	r0, #0
 80050c4:	e010      	b.n	80050e8 <_printf_common+0xac>
 80050c6:	3501      	adds	r5, #1
 80050c8:	68e3      	ldr	r3, [r4, #12]
 80050ca:	6832      	ldr	r2, [r6, #0]
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	42ab      	cmp	r3, r5
 80050d0:	ddd2      	ble.n	8005078 <_printf_common+0x3c>
 80050d2:	0022      	movs	r2, r4
 80050d4:	2301      	movs	r3, #1
 80050d6:	9901      	ldr	r1, [sp, #4]
 80050d8:	9800      	ldr	r0, [sp, #0]
 80050da:	9f08      	ldr	r7, [sp, #32]
 80050dc:	3219      	adds	r2, #25
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	d1f0      	bne.n	80050c6 <_printf_common+0x8a>
 80050e4:	2001      	movs	r0, #1
 80050e6:	4240      	negs	r0, r0
 80050e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80050ea:	2030      	movs	r0, #48	@ 0x30
 80050ec:	18e1      	adds	r1, r4, r3
 80050ee:	3143      	adds	r1, #67	@ 0x43
 80050f0:	7008      	strb	r0, [r1, #0]
 80050f2:	0021      	movs	r1, r4
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	3145      	adds	r1, #69	@ 0x45
 80050f8:	7809      	ldrb	r1, [r1, #0]
 80050fa:	18a2      	adds	r2, r4, r2
 80050fc:	3243      	adds	r2, #67	@ 0x43
 80050fe:	3302      	adds	r3, #2
 8005100:	7011      	strb	r1, [r2, #0]
 8005102:	e7c1      	b.n	8005088 <_printf_common+0x4c>
 8005104:	0022      	movs	r2, r4
 8005106:	2301      	movs	r3, #1
 8005108:	9901      	ldr	r1, [sp, #4]
 800510a:	9800      	ldr	r0, [sp, #0]
 800510c:	9f08      	ldr	r7, [sp, #32]
 800510e:	321a      	adds	r2, #26
 8005110:	47b8      	blx	r7
 8005112:	3001      	adds	r0, #1
 8005114:	d0e6      	beq.n	80050e4 <_printf_common+0xa8>
 8005116:	3601      	adds	r6, #1
 8005118:	e7d1      	b.n	80050be <_printf_common+0x82>
	...

0800511c <_printf_i>:
 800511c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800511e:	b08b      	sub	sp, #44	@ 0x2c
 8005120:	9206      	str	r2, [sp, #24]
 8005122:	000a      	movs	r2, r1
 8005124:	3243      	adds	r2, #67	@ 0x43
 8005126:	9307      	str	r3, [sp, #28]
 8005128:	9005      	str	r0, [sp, #20]
 800512a:	9203      	str	r2, [sp, #12]
 800512c:	7e0a      	ldrb	r2, [r1, #24]
 800512e:	000c      	movs	r4, r1
 8005130:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005132:	2a78      	cmp	r2, #120	@ 0x78
 8005134:	d809      	bhi.n	800514a <_printf_i+0x2e>
 8005136:	2a62      	cmp	r2, #98	@ 0x62
 8005138:	d80b      	bhi.n	8005152 <_printf_i+0x36>
 800513a:	2a00      	cmp	r2, #0
 800513c:	d100      	bne.n	8005140 <_printf_i+0x24>
 800513e:	e0ba      	b.n	80052b6 <_printf_i+0x19a>
 8005140:	497a      	ldr	r1, [pc, #488]	@ (800532c <_printf_i+0x210>)
 8005142:	9104      	str	r1, [sp, #16]
 8005144:	2a58      	cmp	r2, #88	@ 0x58
 8005146:	d100      	bne.n	800514a <_printf_i+0x2e>
 8005148:	e08e      	b.n	8005268 <_printf_i+0x14c>
 800514a:	0025      	movs	r5, r4
 800514c:	3542      	adds	r5, #66	@ 0x42
 800514e:	702a      	strb	r2, [r5, #0]
 8005150:	e022      	b.n	8005198 <_printf_i+0x7c>
 8005152:	0010      	movs	r0, r2
 8005154:	3863      	subs	r0, #99	@ 0x63
 8005156:	2815      	cmp	r0, #21
 8005158:	d8f7      	bhi.n	800514a <_printf_i+0x2e>
 800515a:	f7fa ffe7 	bl	800012c <__gnu_thumb1_case_shi>
 800515e:	0016      	.short	0x0016
 8005160:	fff6001f 	.word	0xfff6001f
 8005164:	fff6fff6 	.word	0xfff6fff6
 8005168:	001ffff6 	.word	0x001ffff6
 800516c:	fff6fff6 	.word	0xfff6fff6
 8005170:	fff6fff6 	.word	0xfff6fff6
 8005174:	0036009f 	.word	0x0036009f
 8005178:	fff6007e 	.word	0xfff6007e
 800517c:	00b0fff6 	.word	0x00b0fff6
 8005180:	0036fff6 	.word	0x0036fff6
 8005184:	fff6fff6 	.word	0xfff6fff6
 8005188:	0082      	.short	0x0082
 800518a:	0025      	movs	r5, r4
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	3542      	adds	r5, #66	@ 0x42
 8005190:	1d11      	adds	r1, r2, #4
 8005192:	6019      	str	r1, [r3, #0]
 8005194:	6813      	ldr	r3, [r2, #0]
 8005196:	702b      	strb	r3, [r5, #0]
 8005198:	2301      	movs	r3, #1
 800519a:	e09e      	b.n	80052da <_printf_i+0x1be>
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	6809      	ldr	r1, [r1, #0]
 80051a0:	1d02      	adds	r2, r0, #4
 80051a2:	060d      	lsls	r5, r1, #24
 80051a4:	d50b      	bpl.n	80051be <_printf_i+0xa2>
 80051a6:	6806      	ldr	r6, [r0, #0]
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	2e00      	cmp	r6, #0
 80051ac:	da03      	bge.n	80051b6 <_printf_i+0x9a>
 80051ae:	232d      	movs	r3, #45	@ 0x2d
 80051b0:	9a03      	ldr	r2, [sp, #12]
 80051b2:	4276      	negs	r6, r6
 80051b4:	7013      	strb	r3, [r2, #0]
 80051b6:	4b5d      	ldr	r3, [pc, #372]	@ (800532c <_printf_i+0x210>)
 80051b8:	270a      	movs	r7, #10
 80051ba:	9304      	str	r3, [sp, #16]
 80051bc:	e018      	b.n	80051f0 <_printf_i+0xd4>
 80051be:	6806      	ldr	r6, [r0, #0]
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	0649      	lsls	r1, r1, #25
 80051c4:	d5f1      	bpl.n	80051aa <_printf_i+0x8e>
 80051c6:	b236      	sxth	r6, r6
 80051c8:	e7ef      	b.n	80051aa <_printf_i+0x8e>
 80051ca:	6808      	ldr	r0, [r1, #0]
 80051cc:	6819      	ldr	r1, [r3, #0]
 80051ce:	c940      	ldmia	r1!, {r6}
 80051d0:	0605      	lsls	r5, r0, #24
 80051d2:	d402      	bmi.n	80051da <_printf_i+0xbe>
 80051d4:	0640      	lsls	r0, r0, #25
 80051d6:	d500      	bpl.n	80051da <_printf_i+0xbe>
 80051d8:	b2b6      	uxth	r6, r6
 80051da:	6019      	str	r1, [r3, #0]
 80051dc:	4b53      	ldr	r3, [pc, #332]	@ (800532c <_printf_i+0x210>)
 80051de:	270a      	movs	r7, #10
 80051e0:	9304      	str	r3, [sp, #16]
 80051e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80051e4:	d100      	bne.n	80051e8 <_printf_i+0xcc>
 80051e6:	3f02      	subs	r7, #2
 80051e8:	0023      	movs	r3, r4
 80051ea:	2200      	movs	r2, #0
 80051ec:	3343      	adds	r3, #67	@ 0x43
 80051ee:	701a      	strb	r2, [r3, #0]
 80051f0:	6863      	ldr	r3, [r4, #4]
 80051f2:	60a3      	str	r3, [r4, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	db06      	blt.n	8005206 <_printf_i+0xea>
 80051f8:	2104      	movs	r1, #4
 80051fa:	6822      	ldr	r2, [r4, #0]
 80051fc:	9d03      	ldr	r5, [sp, #12]
 80051fe:	438a      	bics	r2, r1
 8005200:	6022      	str	r2, [r4, #0]
 8005202:	4333      	orrs	r3, r6
 8005204:	d00c      	beq.n	8005220 <_printf_i+0x104>
 8005206:	9d03      	ldr	r5, [sp, #12]
 8005208:	0030      	movs	r0, r6
 800520a:	0039      	movs	r1, r7
 800520c:	f7fb f81e 	bl	800024c <__aeabi_uidivmod>
 8005210:	9b04      	ldr	r3, [sp, #16]
 8005212:	3d01      	subs	r5, #1
 8005214:	5c5b      	ldrb	r3, [r3, r1]
 8005216:	702b      	strb	r3, [r5, #0]
 8005218:	0033      	movs	r3, r6
 800521a:	0006      	movs	r6, r0
 800521c:	429f      	cmp	r7, r3
 800521e:	d9f3      	bls.n	8005208 <_printf_i+0xec>
 8005220:	2f08      	cmp	r7, #8
 8005222:	d109      	bne.n	8005238 <_printf_i+0x11c>
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	07db      	lsls	r3, r3, #31
 8005228:	d506      	bpl.n	8005238 <_printf_i+0x11c>
 800522a:	6862      	ldr	r2, [r4, #4]
 800522c:	6923      	ldr	r3, [r4, #16]
 800522e:	429a      	cmp	r2, r3
 8005230:	dc02      	bgt.n	8005238 <_printf_i+0x11c>
 8005232:	2330      	movs	r3, #48	@ 0x30
 8005234:	3d01      	subs	r5, #1
 8005236:	702b      	strb	r3, [r5, #0]
 8005238:	9b03      	ldr	r3, [sp, #12]
 800523a:	1b5b      	subs	r3, r3, r5
 800523c:	6123      	str	r3, [r4, #16]
 800523e:	9b07      	ldr	r3, [sp, #28]
 8005240:	0021      	movs	r1, r4
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	9805      	ldr	r0, [sp, #20]
 8005246:	9b06      	ldr	r3, [sp, #24]
 8005248:	aa09      	add	r2, sp, #36	@ 0x24
 800524a:	f7ff fef7 	bl	800503c <_printf_common>
 800524e:	3001      	adds	r0, #1
 8005250:	d148      	bne.n	80052e4 <_printf_i+0x1c8>
 8005252:	2001      	movs	r0, #1
 8005254:	4240      	negs	r0, r0
 8005256:	b00b      	add	sp, #44	@ 0x2c
 8005258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800525a:	2220      	movs	r2, #32
 800525c:	6809      	ldr	r1, [r1, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	6022      	str	r2, [r4, #0]
 8005262:	2278      	movs	r2, #120	@ 0x78
 8005264:	4932      	ldr	r1, [pc, #200]	@ (8005330 <_printf_i+0x214>)
 8005266:	9104      	str	r1, [sp, #16]
 8005268:	0021      	movs	r1, r4
 800526a:	3145      	adds	r1, #69	@ 0x45
 800526c:	700a      	strb	r2, [r1, #0]
 800526e:	6819      	ldr	r1, [r3, #0]
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	c940      	ldmia	r1!, {r6}
 8005274:	0610      	lsls	r0, r2, #24
 8005276:	d402      	bmi.n	800527e <_printf_i+0x162>
 8005278:	0650      	lsls	r0, r2, #25
 800527a:	d500      	bpl.n	800527e <_printf_i+0x162>
 800527c:	b2b6      	uxth	r6, r6
 800527e:	6019      	str	r1, [r3, #0]
 8005280:	07d3      	lsls	r3, r2, #31
 8005282:	d502      	bpl.n	800528a <_printf_i+0x16e>
 8005284:	2320      	movs	r3, #32
 8005286:	4313      	orrs	r3, r2
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	2e00      	cmp	r6, #0
 800528c:	d001      	beq.n	8005292 <_printf_i+0x176>
 800528e:	2710      	movs	r7, #16
 8005290:	e7aa      	b.n	80051e8 <_printf_i+0xcc>
 8005292:	2220      	movs	r2, #32
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	4393      	bics	r3, r2
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	e7f8      	b.n	800528e <_printf_i+0x172>
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	680d      	ldr	r5, [r1, #0]
 80052a0:	1d10      	adds	r0, r2, #4
 80052a2:	6949      	ldr	r1, [r1, #20]
 80052a4:	6018      	str	r0, [r3, #0]
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	062e      	lsls	r6, r5, #24
 80052aa:	d501      	bpl.n	80052b0 <_printf_i+0x194>
 80052ac:	6019      	str	r1, [r3, #0]
 80052ae:	e002      	b.n	80052b6 <_printf_i+0x19a>
 80052b0:	066d      	lsls	r5, r5, #25
 80052b2:	d5fb      	bpl.n	80052ac <_printf_i+0x190>
 80052b4:	8019      	strh	r1, [r3, #0]
 80052b6:	2300      	movs	r3, #0
 80052b8:	9d03      	ldr	r5, [sp, #12]
 80052ba:	6123      	str	r3, [r4, #16]
 80052bc:	e7bf      	b.n	800523e <_printf_i+0x122>
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	1d11      	adds	r1, r2, #4
 80052c2:	6019      	str	r1, [r3, #0]
 80052c4:	6815      	ldr	r5, [r2, #0]
 80052c6:	2100      	movs	r1, #0
 80052c8:	0028      	movs	r0, r5
 80052ca:	6862      	ldr	r2, [r4, #4]
 80052cc:	f000 f9eb 	bl	80056a6 <memchr>
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d001      	beq.n	80052d8 <_printf_i+0x1bc>
 80052d4:	1b40      	subs	r0, r0, r5
 80052d6:	6060      	str	r0, [r4, #4]
 80052d8:	6863      	ldr	r3, [r4, #4]
 80052da:	6123      	str	r3, [r4, #16]
 80052dc:	2300      	movs	r3, #0
 80052de:	9a03      	ldr	r2, [sp, #12]
 80052e0:	7013      	strb	r3, [r2, #0]
 80052e2:	e7ac      	b.n	800523e <_printf_i+0x122>
 80052e4:	002a      	movs	r2, r5
 80052e6:	6923      	ldr	r3, [r4, #16]
 80052e8:	9906      	ldr	r1, [sp, #24]
 80052ea:	9805      	ldr	r0, [sp, #20]
 80052ec:	9d07      	ldr	r5, [sp, #28]
 80052ee:	47a8      	blx	r5
 80052f0:	3001      	adds	r0, #1
 80052f2:	d0ae      	beq.n	8005252 <_printf_i+0x136>
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	079b      	lsls	r3, r3, #30
 80052f8:	d415      	bmi.n	8005326 <_printf_i+0x20a>
 80052fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052fc:	68e0      	ldr	r0, [r4, #12]
 80052fe:	4298      	cmp	r0, r3
 8005300:	daa9      	bge.n	8005256 <_printf_i+0x13a>
 8005302:	0018      	movs	r0, r3
 8005304:	e7a7      	b.n	8005256 <_printf_i+0x13a>
 8005306:	0022      	movs	r2, r4
 8005308:	2301      	movs	r3, #1
 800530a:	9906      	ldr	r1, [sp, #24]
 800530c:	9805      	ldr	r0, [sp, #20]
 800530e:	9e07      	ldr	r6, [sp, #28]
 8005310:	3219      	adds	r2, #25
 8005312:	47b0      	blx	r6
 8005314:	3001      	adds	r0, #1
 8005316:	d09c      	beq.n	8005252 <_printf_i+0x136>
 8005318:	3501      	adds	r5, #1
 800531a:	68e3      	ldr	r3, [r4, #12]
 800531c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	42ab      	cmp	r3, r5
 8005322:	dcf0      	bgt.n	8005306 <_printf_i+0x1ea>
 8005324:	e7e9      	b.n	80052fa <_printf_i+0x1de>
 8005326:	2500      	movs	r5, #0
 8005328:	e7f7      	b.n	800531a <_printf_i+0x1fe>
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	0800794e 	.word	0x0800794e
 8005330:	0800795f 	.word	0x0800795f

08005334 <std>:
 8005334:	2300      	movs	r3, #0
 8005336:	b510      	push	{r4, lr}
 8005338:	0004      	movs	r4, r0
 800533a:	6003      	str	r3, [r0, #0]
 800533c:	6043      	str	r3, [r0, #4]
 800533e:	6083      	str	r3, [r0, #8]
 8005340:	8181      	strh	r1, [r0, #12]
 8005342:	6643      	str	r3, [r0, #100]	@ 0x64
 8005344:	81c2      	strh	r2, [r0, #14]
 8005346:	6103      	str	r3, [r0, #16]
 8005348:	6143      	str	r3, [r0, #20]
 800534a:	6183      	str	r3, [r0, #24]
 800534c:	0019      	movs	r1, r3
 800534e:	2208      	movs	r2, #8
 8005350:	305c      	adds	r0, #92	@ 0x5c
 8005352:	f000 f921 	bl	8005598 <memset>
 8005356:	4b0b      	ldr	r3, [pc, #44]	@ (8005384 <std+0x50>)
 8005358:	6224      	str	r4, [r4, #32]
 800535a:	6263      	str	r3, [r4, #36]	@ 0x24
 800535c:	4b0a      	ldr	r3, [pc, #40]	@ (8005388 <std+0x54>)
 800535e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005360:	4b0a      	ldr	r3, [pc, #40]	@ (800538c <std+0x58>)
 8005362:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005364:	4b0a      	ldr	r3, [pc, #40]	@ (8005390 <std+0x5c>)
 8005366:	6323      	str	r3, [r4, #48]	@ 0x30
 8005368:	4b0a      	ldr	r3, [pc, #40]	@ (8005394 <std+0x60>)
 800536a:	429c      	cmp	r4, r3
 800536c:	d005      	beq.n	800537a <std+0x46>
 800536e:	4b0a      	ldr	r3, [pc, #40]	@ (8005398 <std+0x64>)
 8005370:	429c      	cmp	r4, r3
 8005372:	d002      	beq.n	800537a <std+0x46>
 8005374:	4b09      	ldr	r3, [pc, #36]	@ (800539c <std+0x68>)
 8005376:	429c      	cmp	r4, r3
 8005378:	d103      	bne.n	8005382 <std+0x4e>
 800537a:	0020      	movs	r0, r4
 800537c:	3058      	adds	r0, #88	@ 0x58
 800537e:	f000 f98f 	bl	80056a0 <__retarget_lock_init_recursive>
 8005382:	bd10      	pop	{r4, pc}
 8005384:	08005501 	.word	0x08005501
 8005388:	08005529 	.word	0x08005529
 800538c:	08005561 	.word	0x08005561
 8005390:	0800558d 	.word	0x0800558d
 8005394:	20000304 	.word	0x20000304
 8005398:	2000036c 	.word	0x2000036c
 800539c:	200003d4 	.word	0x200003d4

080053a0 <stdio_exit_handler>:
 80053a0:	b510      	push	{r4, lr}
 80053a2:	4a03      	ldr	r2, [pc, #12]	@ (80053b0 <stdio_exit_handler+0x10>)
 80053a4:	4903      	ldr	r1, [pc, #12]	@ (80053b4 <stdio_exit_handler+0x14>)
 80053a6:	4804      	ldr	r0, [pc, #16]	@ (80053b8 <stdio_exit_handler+0x18>)
 80053a8:	f000 f86c 	bl	8005484 <_fwalk_sglue>
 80053ac:	bd10      	pop	{r4, pc}
 80053ae:	46c0      	nop			@ (mov r8, r8)
 80053b0:	2000000c 	.word	0x2000000c
 80053b4:	080070b5 	.word	0x080070b5
 80053b8:	2000001c 	.word	0x2000001c

080053bc <cleanup_stdio>:
 80053bc:	6841      	ldr	r1, [r0, #4]
 80053be:	4b0b      	ldr	r3, [pc, #44]	@ (80053ec <cleanup_stdio+0x30>)
 80053c0:	b510      	push	{r4, lr}
 80053c2:	0004      	movs	r4, r0
 80053c4:	4299      	cmp	r1, r3
 80053c6:	d001      	beq.n	80053cc <cleanup_stdio+0x10>
 80053c8:	f001 fe74 	bl	80070b4 <_fflush_r>
 80053cc:	68a1      	ldr	r1, [r4, #8]
 80053ce:	4b08      	ldr	r3, [pc, #32]	@ (80053f0 <cleanup_stdio+0x34>)
 80053d0:	4299      	cmp	r1, r3
 80053d2:	d002      	beq.n	80053da <cleanup_stdio+0x1e>
 80053d4:	0020      	movs	r0, r4
 80053d6:	f001 fe6d 	bl	80070b4 <_fflush_r>
 80053da:	68e1      	ldr	r1, [r4, #12]
 80053dc:	4b05      	ldr	r3, [pc, #20]	@ (80053f4 <cleanup_stdio+0x38>)
 80053de:	4299      	cmp	r1, r3
 80053e0:	d002      	beq.n	80053e8 <cleanup_stdio+0x2c>
 80053e2:	0020      	movs	r0, r4
 80053e4:	f001 fe66 	bl	80070b4 <_fflush_r>
 80053e8:	bd10      	pop	{r4, pc}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	20000304 	.word	0x20000304
 80053f0:	2000036c 	.word	0x2000036c
 80053f4:	200003d4 	.word	0x200003d4

080053f8 <global_stdio_init.part.0>:
 80053f8:	b510      	push	{r4, lr}
 80053fa:	4b09      	ldr	r3, [pc, #36]	@ (8005420 <global_stdio_init.part.0+0x28>)
 80053fc:	4a09      	ldr	r2, [pc, #36]	@ (8005424 <global_stdio_init.part.0+0x2c>)
 80053fe:	2104      	movs	r1, #4
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	4809      	ldr	r0, [pc, #36]	@ (8005428 <global_stdio_init.part.0+0x30>)
 8005404:	2200      	movs	r2, #0
 8005406:	f7ff ff95 	bl	8005334 <std>
 800540a:	2201      	movs	r2, #1
 800540c:	2109      	movs	r1, #9
 800540e:	4807      	ldr	r0, [pc, #28]	@ (800542c <global_stdio_init.part.0+0x34>)
 8005410:	f7ff ff90 	bl	8005334 <std>
 8005414:	2202      	movs	r2, #2
 8005416:	2112      	movs	r1, #18
 8005418:	4805      	ldr	r0, [pc, #20]	@ (8005430 <global_stdio_init.part.0+0x38>)
 800541a:	f7ff ff8b 	bl	8005334 <std>
 800541e:	bd10      	pop	{r4, pc}
 8005420:	2000043c 	.word	0x2000043c
 8005424:	080053a1 	.word	0x080053a1
 8005428:	20000304 	.word	0x20000304
 800542c:	2000036c 	.word	0x2000036c
 8005430:	200003d4 	.word	0x200003d4

08005434 <__sfp_lock_acquire>:
 8005434:	b510      	push	{r4, lr}
 8005436:	4802      	ldr	r0, [pc, #8]	@ (8005440 <__sfp_lock_acquire+0xc>)
 8005438:	f000 f933 	bl	80056a2 <__retarget_lock_acquire_recursive>
 800543c:	bd10      	pop	{r4, pc}
 800543e:	46c0      	nop			@ (mov r8, r8)
 8005440:	20000445 	.word	0x20000445

08005444 <__sfp_lock_release>:
 8005444:	b510      	push	{r4, lr}
 8005446:	4802      	ldr	r0, [pc, #8]	@ (8005450 <__sfp_lock_release+0xc>)
 8005448:	f000 f92c 	bl	80056a4 <__retarget_lock_release_recursive>
 800544c:	bd10      	pop	{r4, pc}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	20000445 	.word	0x20000445

08005454 <__sinit>:
 8005454:	b510      	push	{r4, lr}
 8005456:	0004      	movs	r4, r0
 8005458:	f7ff ffec 	bl	8005434 <__sfp_lock_acquire>
 800545c:	6a23      	ldr	r3, [r4, #32]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <__sinit+0x14>
 8005462:	f7ff ffef 	bl	8005444 <__sfp_lock_release>
 8005466:	bd10      	pop	{r4, pc}
 8005468:	4b04      	ldr	r3, [pc, #16]	@ (800547c <__sinit+0x28>)
 800546a:	6223      	str	r3, [r4, #32]
 800546c:	4b04      	ldr	r3, [pc, #16]	@ (8005480 <__sinit+0x2c>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1f6      	bne.n	8005462 <__sinit+0xe>
 8005474:	f7ff ffc0 	bl	80053f8 <global_stdio_init.part.0>
 8005478:	e7f3      	b.n	8005462 <__sinit+0xe>
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	080053bd 	.word	0x080053bd
 8005480:	2000043c 	.word	0x2000043c

08005484 <_fwalk_sglue>:
 8005484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005486:	0014      	movs	r4, r2
 8005488:	2600      	movs	r6, #0
 800548a:	9000      	str	r0, [sp, #0]
 800548c:	9101      	str	r1, [sp, #4]
 800548e:	68a5      	ldr	r5, [r4, #8]
 8005490:	6867      	ldr	r7, [r4, #4]
 8005492:	3f01      	subs	r7, #1
 8005494:	d504      	bpl.n	80054a0 <_fwalk_sglue+0x1c>
 8005496:	6824      	ldr	r4, [r4, #0]
 8005498:	2c00      	cmp	r4, #0
 800549a:	d1f8      	bne.n	800548e <_fwalk_sglue+0xa>
 800549c:	0030      	movs	r0, r6
 800549e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054a0:	89ab      	ldrh	r3, [r5, #12]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d908      	bls.n	80054b8 <_fwalk_sglue+0x34>
 80054a6:	220e      	movs	r2, #14
 80054a8:	5eab      	ldrsh	r3, [r5, r2]
 80054aa:	3301      	adds	r3, #1
 80054ac:	d004      	beq.n	80054b8 <_fwalk_sglue+0x34>
 80054ae:	0029      	movs	r1, r5
 80054b0:	9800      	ldr	r0, [sp, #0]
 80054b2:	9b01      	ldr	r3, [sp, #4]
 80054b4:	4798      	blx	r3
 80054b6:	4306      	orrs	r6, r0
 80054b8:	3568      	adds	r5, #104	@ 0x68
 80054ba:	e7ea      	b.n	8005492 <_fwalk_sglue+0xe>

080054bc <siprintf>:
 80054bc:	b40e      	push	{r1, r2, r3}
 80054be:	b510      	push	{r4, lr}
 80054c0:	2400      	movs	r4, #0
 80054c2:	490c      	ldr	r1, [pc, #48]	@ (80054f4 <siprintf+0x38>)
 80054c4:	b09d      	sub	sp, #116	@ 0x74
 80054c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80054c8:	9002      	str	r0, [sp, #8]
 80054ca:	9006      	str	r0, [sp, #24]
 80054cc:	9107      	str	r1, [sp, #28]
 80054ce:	9104      	str	r1, [sp, #16]
 80054d0:	4809      	ldr	r0, [pc, #36]	@ (80054f8 <siprintf+0x3c>)
 80054d2:	490a      	ldr	r1, [pc, #40]	@ (80054fc <siprintf+0x40>)
 80054d4:	cb04      	ldmia	r3!, {r2}
 80054d6:	9105      	str	r1, [sp, #20]
 80054d8:	6800      	ldr	r0, [r0, #0]
 80054da:	a902      	add	r1, sp, #8
 80054dc:	9301      	str	r3, [sp, #4]
 80054de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80054e0:	f001 fc64 	bl	8006dac <_svfiprintf_r>
 80054e4:	9b02      	ldr	r3, [sp, #8]
 80054e6:	701c      	strb	r4, [r3, #0]
 80054e8:	b01d      	add	sp, #116	@ 0x74
 80054ea:	bc10      	pop	{r4}
 80054ec:	bc08      	pop	{r3}
 80054ee:	b003      	add	sp, #12
 80054f0:	4718      	bx	r3
 80054f2:	46c0      	nop			@ (mov r8, r8)
 80054f4:	7fffffff 	.word	0x7fffffff
 80054f8:	20000018 	.word	0x20000018
 80054fc:	ffff0208 	.word	0xffff0208

08005500 <__sread>:
 8005500:	b570      	push	{r4, r5, r6, lr}
 8005502:	000c      	movs	r4, r1
 8005504:	250e      	movs	r5, #14
 8005506:	5f49      	ldrsh	r1, [r1, r5]
 8005508:	f000 f878 	bl	80055fc <_read_r>
 800550c:	2800      	cmp	r0, #0
 800550e:	db03      	blt.n	8005518 <__sread+0x18>
 8005510:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005512:	181b      	adds	r3, r3, r0
 8005514:	6563      	str	r3, [r4, #84]	@ 0x54
 8005516:	bd70      	pop	{r4, r5, r6, pc}
 8005518:	89a3      	ldrh	r3, [r4, #12]
 800551a:	4a02      	ldr	r2, [pc, #8]	@ (8005524 <__sread+0x24>)
 800551c:	4013      	ands	r3, r2
 800551e:	81a3      	strh	r3, [r4, #12]
 8005520:	e7f9      	b.n	8005516 <__sread+0x16>
 8005522:	46c0      	nop			@ (mov r8, r8)
 8005524:	ffffefff 	.word	0xffffefff

08005528 <__swrite>:
 8005528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552a:	001f      	movs	r7, r3
 800552c:	898b      	ldrh	r3, [r1, #12]
 800552e:	0005      	movs	r5, r0
 8005530:	000c      	movs	r4, r1
 8005532:	0016      	movs	r6, r2
 8005534:	05db      	lsls	r3, r3, #23
 8005536:	d505      	bpl.n	8005544 <__swrite+0x1c>
 8005538:	230e      	movs	r3, #14
 800553a:	5ec9      	ldrsh	r1, [r1, r3]
 800553c:	2200      	movs	r2, #0
 800553e:	2302      	movs	r3, #2
 8005540:	f000 f848 	bl	80055d4 <_lseek_r>
 8005544:	89a3      	ldrh	r3, [r4, #12]
 8005546:	4a05      	ldr	r2, [pc, #20]	@ (800555c <__swrite+0x34>)
 8005548:	0028      	movs	r0, r5
 800554a:	4013      	ands	r3, r2
 800554c:	81a3      	strh	r3, [r4, #12]
 800554e:	0032      	movs	r2, r6
 8005550:	230e      	movs	r3, #14
 8005552:	5ee1      	ldrsh	r1, [r4, r3]
 8005554:	003b      	movs	r3, r7
 8005556:	f000 f865 	bl	8005624 <_write_r>
 800555a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800555c:	ffffefff 	.word	0xffffefff

08005560 <__sseek>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	000c      	movs	r4, r1
 8005564:	250e      	movs	r5, #14
 8005566:	5f49      	ldrsh	r1, [r1, r5]
 8005568:	f000 f834 	bl	80055d4 <_lseek_r>
 800556c:	89a3      	ldrh	r3, [r4, #12]
 800556e:	1c42      	adds	r2, r0, #1
 8005570:	d103      	bne.n	800557a <__sseek+0x1a>
 8005572:	4a05      	ldr	r2, [pc, #20]	@ (8005588 <__sseek+0x28>)
 8005574:	4013      	ands	r3, r2
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	bd70      	pop	{r4, r5, r6, pc}
 800557a:	2280      	movs	r2, #128	@ 0x80
 800557c:	0152      	lsls	r2, r2, #5
 800557e:	4313      	orrs	r3, r2
 8005580:	81a3      	strh	r3, [r4, #12]
 8005582:	6560      	str	r0, [r4, #84]	@ 0x54
 8005584:	e7f8      	b.n	8005578 <__sseek+0x18>
 8005586:	46c0      	nop			@ (mov r8, r8)
 8005588:	ffffefff 	.word	0xffffefff

0800558c <__sclose>:
 800558c:	b510      	push	{r4, lr}
 800558e:	230e      	movs	r3, #14
 8005590:	5ec9      	ldrsh	r1, [r1, r3]
 8005592:	f000 f80d 	bl	80055b0 <_close_r>
 8005596:	bd10      	pop	{r4, pc}

08005598 <memset>:
 8005598:	0003      	movs	r3, r0
 800559a:	1882      	adds	r2, r0, r2
 800559c:	4293      	cmp	r3, r2
 800559e:	d100      	bne.n	80055a2 <memset+0xa>
 80055a0:	4770      	bx	lr
 80055a2:	7019      	strb	r1, [r3, #0]
 80055a4:	3301      	adds	r3, #1
 80055a6:	e7f9      	b.n	800559c <memset+0x4>

080055a8 <_localeconv_r>:
 80055a8:	4800      	ldr	r0, [pc, #0]	@ (80055ac <_localeconv_r+0x4>)
 80055aa:	4770      	bx	lr
 80055ac:	20000158 	.word	0x20000158

080055b0 <_close_r>:
 80055b0:	2300      	movs	r3, #0
 80055b2:	b570      	push	{r4, r5, r6, lr}
 80055b4:	4d06      	ldr	r5, [pc, #24]	@ (80055d0 <_close_r+0x20>)
 80055b6:	0004      	movs	r4, r0
 80055b8:	0008      	movs	r0, r1
 80055ba:	602b      	str	r3, [r5, #0]
 80055bc:	f7fd fd82 	bl	80030c4 <_close>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d103      	bne.n	80055cc <_close_r+0x1c>
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d000      	beq.n	80055cc <_close_r+0x1c>
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	bd70      	pop	{r4, r5, r6, pc}
 80055ce:	46c0      	nop			@ (mov r8, r8)
 80055d0:	20000440 	.word	0x20000440

080055d4 <_lseek_r>:
 80055d4:	b570      	push	{r4, r5, r6, lr}
 80055d6:	0004      	movs	r4, r0
 80055d8:	0008      	movs	r0, r1
 80055da:	0011      	movs	r1, r2
 80055dc:	001a      	movs	r2, r3
 80055de:	2300      	movs	r3, #0
 80055e0:	4d05      	ldr	r5, [pc, #20]	@ (80055f8 <_lseek_r+0x24>)
 80055e2:	602b      	str	r3, [r5, #0]
 80055e4:	f7fd fd78 	bl	80030d8 <_lseek>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d103      	bne.n	80055f4 <_lseek_r+0x20>
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d000      	beq.n	80055f4 <_lseek_r+0x20>
 80055f2:	6023      	str	r3, [r4, #0]
 80055f4:	bd70      	pop	{r4, r5, r6, pc}
 80055f6:	46c0      	nop			@ (mov r8, r8)
 80055f8:	20000440 	.word	0x20000440

080055fc <_read_r>:
 80055fc:	b570      	push	{r4, r5, r6, lr}
 80055fe:	0004      	movs	r4, r0
 8005600:	0008      	movs	r0, r1
 8005602:	0011      	movs	r1, r2
 8005604:	001a      	movs	r2, r3
 8005606:	2300      	movs	r3, #0
 8005608:	4d05      	ldr	r5, [pc, #20]	@ (8005620 <_read_r+0x24>)
 800560a:	602b      	str	r3, [r5, #0]
 800560c:	f7fd fd40 	bl	8003090 <_read>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d103      	bne.n	800561c <_read_r+0x20>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d000      	beq.n	800561c <_read_r+0x20>
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	bd70      	pop	{r4, r5, r6, pc}
 800561e:	46c0      	nop			@ (mov r8, r8)
 8005620:	20000440 	.word	0x20000440

08005624 <_write_r>:
 8005624:	b570      	push	{r4, r5, r6, lr}
 8005626:	0004      	movs	r4, r0
 8005628:	0008      	movs	r0, r1
 800562a:	0011      	movs	r1, r2
 800562c:	001a      	movs	r2, r3
 800562e:	2300      	movs	r3, #0
 8005630:	4d05      	ldr	r5, [pc, #20]	@ (8005648 <_write_r+0x24>)
 8005632:	602b      	str	r3, [r5, #0]
 8005634:	f7fd fd39 	bl	80030aa <_write>
 8005638:	1c43      	adds	r3, r0, #1
 800563a:	d103      	bne.n	8005644 <_write_r+0x20>
 800563c:	682b      	ldr	r3, [r5, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d000      	beq.n	8005644 <_write_r+0x20>
 8005642:	6023      	str	r3, [r4, #0]
 8005644:	bd70      	pop	{r4, r5, r6, pc}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	20000440 	.word	0x20000440

0800564c <__errno>:
 800564c:	4b01      	ldr	r3, [pc, #4]	@ (8005654 <__errno+0x8>)
 800564e:	6818      	ldr	r0, [r3, #0]
 8005650:	4770      	bx	lr
 8005652:	46c0      	nop			@ (mov r8, r8)
 8005654:	20000018 	.word	0x20000018

08005658 <__libc_init_array>:
 8005658:	b570      	push	{r4, r5, r6, lr}
 800565a:	2600      	movs	r6, #0
 800565c:	4c0c      	ldr	r4, [pc, #48]	@ (8005690 <__libc_init_array+0x38>)
 800565e:	4d0d      	ldr	r5, [pc, #52]	@ (8005694 <__libc_init_array+0x3c>)
 8005660:	1b64      	subs	r4, r4, r5
 8005662:	10a4      	asrs	r4, r4, #2
 8005664:	42a6      	cmp	r6, r4
 8005666:	d109      	bne.n	800567c <__libc_init_array+0x24>
 8005668:	2600      	movs	r6, #0
 800566a:	f002 f8f3 	bl	8007854 <_init>
 800566e:	4c0a      	ldr	r4, [pc, #40]	@ (8005698 <__libc_init_array+0x40>)
 8005670:	4d0a      	ldr	r5, [pc, #40]	@ (800569c <__libc_init_array+0x44>)
 8005672:	1b64      	subs	r4, r4, r5
 8005674:	10a4      	asrs	r4, r4, #2
 8005676:	42a6      	cmp	r6, r4
 8005678:	d105      	bne.n	8005686 <__libc_init_array+0x2e>
 800567a:	bd70      	pop	{r4, r5, r6, pc}
 800567c:	00b3      	lsls	r3, r6, #2
 800567e:	58eb      	ldr	r3, [r5, r3]
 8005680:	4798      	blx	r3
 8005682:	3601      	adds	r6, #1
 8005684:	e7ee      	b.n	8005664 <__libc_init_array+0xc>
 8005686:	00b3      	lsls	r3, r6, #2
 8005688:	58eb      	ldr	r3, [r5, r3]
 800568a:	4798      	blx	r3
 800568c:	3601      	adds	r6, #1
 800568e:	e7f2      	b.n	8005676 <__libc_init_array+0x1e>
 8005690:	08007cf4 	.word	0x08007cf4
 8005694:	08007cf4 	.word	0x08007cf4
 8005698:	08007cf8 	.word	0x08007cf8
 800569c:	08007cf4 	.word	0x08007cf4

080056a0 <__retarget_lock_init_recursive>:
 80056a0:	4770      	bx	lr

080056a2 <__retarget_lock_acquire_recursive>:
 80056a2:	4770      	bx	lr

080056a4 <__retarget_lock_release_recursive>:
 80056a4:	4770      	bx	lr

080056a6 <memchr>:
 80056a6:	b2c9      	uxtb	r1, r1
 80056a8:	1882      	adds	r2, r0, r2
 80056aa:	4290      	cmp	r0, r2
 80056ac:	d101      	bne.n	80056b2 <memchr+0xc>
 80056ae:	2000      	movs	r0, #0
 80056b0:	4770      	bx	lr
 80056b2:	7803      	ldrb	r3, [r0, #0]
 80056b4:	428b      	cmp	r3, r1
 80056b6:	d0fb      	beq.n	80056b0 <memchr+0xa>
 80056b8:	3001      	adds	r0, #1
 80056ba:	e7f6      	b.n	80056aa <memchr+0x4>

080056bc <quorem>:
 80056bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056be:	6903      	ldr	r3, [r0, #16]
 80056c0:	690c      	ldr	r4, [r1, #16]
 80056c2:	b089      	sub	sp, #36	@ 0x24
 80056c4:	9003      	str	r0, [sp, #12]
 80056c6:	9106      	str	r1, [sp, #24]
 80056c8:	2000      	movs	r0, #0
 80056ca:	42a3      	cmp	r3, r4
 80056cc:	db63      	blt.n	8005796 <quorem+0xda>
 80056ce:	000b      	movs	r3, r1
 80056d0:	3c01      	subs	r4, #1
 80056d2:	3314      	adds	r3, #20
 80056d4:	00a5      	lsls	r5, r4, #2
 80056d6:	9304      	str	r3, [sp, #16]
 80056d8:	195b      	adds	r3, r3, r5
 80056da:	9305      	str	r3, [sp, #20]
 80056dc:	9b03      	ldr	r3, [sp, #12]
 80056de:	3314      	adds	r3, #20
 80056e0:	9301      	str	r3, [sp, #4]
 80056e2:	195d      	adds	r5, r3, r5
 80056e4:	9b05      	ldr	r3, [sp, #20]
 80056e6:	682f      	ldr	r7, [r5, #0]
 80056e8:	681e      	ldr	r6, [r3, #0]
 80056ea:	0038      	movs	r0, r7
 80056ec:	3601      	adds	r6, #1
 80056ee:	0031      	movs	r1, r6
 80056f0:	f7fa fd26 	bl	8000140 <__udivsi3>
 80056f4:	9002      	str	r0, [sp, #8]
 80056f6:	42b7      	cmp	r7, r6
 80056f8:	d327      	bcc.n	800574a <quorem+0x8e>
 80056fa:	9b04      	ldr	r3, [sp, #16]
 80056fc:	2700      	movs	r7, #0
 80056fe:	469c      	mov	ip, r3
 8005700:	9e01      	ldr	r6, [sp, #4]
 8005702:	9707      	str	r7, [sp, #28]
 8005704:	4662      	mov	r2, ip
 8005706:	ca08      	ldmia	r2!, {r3}
 8005708:	6830      	ldr	r0, [r6, #0]
 800570a:	4694      	mov	ip, r2
 800570c:	9a02      	ldr	r2, [sp, #8]
 800570e:	b299      	uxth	r1, r3
 8005710:	4351      	muls	r1, r2
 8005712:	0c1b      	lsrs	r3, r3, #16
 8005714:	4353      	muls	r3, r2
 8005716:	19c9      	adds	r1, r1, r7
 8005718:	0c0a      	lsrs	r2, r1, #16
 800571a:	189b      	adds	r3, r3, r2
 800571c:	b289      	uxth	r1, r1
 800571e:	b282      	uxth	r2, r0
 8005720:	1a52      	subs	r2, r2, r1
 8005722:	9907      	ldr	r1, [sp, #28]
 8005724:	0c1f      	lsrs	r7, r3, #16
 8005726:	1852      	adds	r2, r2, r1
 8005728:	0c00      	lsrs	r0, r0, #16
 800572a:	b29b      	uxth	r3, r3
 800572c:	1411      	asrs	r1, r2, #16
 800572e:	1ac3      	subs	r3, r0, r3
 8005730:	185b      	adds	r3, r3, r1
 8005732:	1419      	asrs	r1, r3, #16
 8005734:	b292      	uxth	r2, r2
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	431a      	orrs	r2, r3
 800573a:	9b05      	ldr	r3, [sp, #20]
 800573c:	9107      	str	r1, [sp, #28]
 800573e:	c604      	stmia	r6!, {r2}
 8005740:	4563      	cmp	r3, ip
 8005742:	d2df      	bcs.n	8005704 <quorem+0x48>
 8005744:	682b      	ldr	r3, [r5, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d02b      	beq.n	80057a2 <quorem+0xe6>
 800574a:	9906      	ldr	r1, [sp, #24]
 800574c:	9803      	ldr	r0, [sp, #12]
 800574e:	f001 f9b7 	bl	8006ac0 <__mcmp>
 8005752:	2800      	cmp	r0, #0
 8005754:	db1e      	blt.n	8005794 <quorem+0xd8>
 8005756:	2600      	movs	r6, #0
 8005758:	9d01      	ldr	r5, [sp, #4]
 800575a:	9904      	ldr	r1, [sp, #16]
 800575c:	c901      	ldmia	r1!, {r0}
 800575e:	682b      	ldr	r3, [r5, #0]
 8005760:	b287      	uxth	r7, r0
 8005762:	b29a      	uxth	r2, r3
 8005764:	1bd2      	subs	r2, r2, r7
 8005766:	1992      	adds	r2, r2, r6
 8005768:	0c00      	lsrs	r0, r0, #16
 800576a:	0c1b      	lsrs	r3, r3, #16
 800576c:	1a1b      	subs	r3, r3, r0
 800576e:	1410      	asrs	r0, r2, #16
 8005770:	181b      	adds	r3, r3, r0
 8005772:	141e      	asrs	r6, r3, #16
 8005774:	b292      	uxth	r2, r2
 8005776:	041b      	lsls	r3, r3, #16
 8005778:	431a      	orrs	r2, r3
 800577a:	9b05      	ldr	r3, [sp, #20]
 800577c:	c504      	stmia	r5!, {r2}
 800577e:	428b      	cmp	r3, r1
 8005780:	d2ec      	bcs.n	800575c <quorem+0xa0>
 8005782:	9a01      	ldr	r2, [sp, #4]
 8005784:	00a3      	lsls	r3, r4, #2
 8005786:	18d3      	adds	r3, r2, r3
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	2a00      	cmp	r2, #0
 800578c:	d014      	beq.n	80057b8 <quorem+0xfc>
 800578e:	9b02      	ldr	r3, [sp, #8]
 8005790:	3301      	adds	r3, #1
 8005792:	9302      	str	r3, [sp, #8]
 8005794:	9802      	ldr	r0, [sp, #8]
 8005796:	b009      	add	sp, #36	@ 0x24
 8005798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800579a:	682b      	ldr	r3, [r5, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d104      	bne.n	80057aa <quorem+0xee>
 80057a0:	3c01      	subs	r4, #1
 80057a2:	9b01      	ldr	r3, [sp, #4]
 80057a4:	3d04      	subs	r5, #4
 80057a6:	42ab      	cmp	r3, r5
 80057a8:	d3f7      	bcc.n	800579a <quorem+0xde>
 80057aa:	9b03      	ldr	r3, [sp, #12]
 80057ac:	611c      	str	r4, [r3, #16]
 80057ae:	e7cc      	b.n	800574a <quorem+0x8e>
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	2a00      	cmp	r2, #0
 80057b4:	d104      	bne.n	80057c0 <quorem+0x104>
 80057b6:	3c01      	subs	r4, #1
 80057b8:	9a01      	ldr	r2, [sp, #4]
 80057ba:	3b04      	subs	r3, #4
 80057bc:	429a      	cmp	r2, r3
 80057be:	d3f7      	bcc.n	80057b0 <quorem+0xf4>
 80057c0:	9b03      	ldr	r3, [sp, #12]
 80057c2:	611c      	str	r4, [r3, #16]
 80057c4:	e7e3      	b.n	800578e <quorem+0xd2>
	...

080057c8 <_dtoa_r>:
 80057c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ca:	0014      	movs	r4, r2
 80057cc:	001d      	movs	r5, r3
 80057ce:	69c6      	ldr	r6, [r0, #28]
 80057d0:	b09d      	sub	sp, #116	@ 0x74
 80057d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80057d4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80057d6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80057d8:	9003      	str	r0, [sp, #12]
 80057da:	2e00      	cmp	r6, #0
 80057dc:	d10f      	bne.n	80057fe <_dtoa_r+0x36>
 80057de:	2010      	movs	r0, #16
 80057e0:	f000 fe2c 	bl	800643c <malloc>
 80057e4:	9b03      	ldr	r3, [sp, #12]
 80057e6:	1e02      	subs	r2, r0, #0
 80057e8:	61d8      	str	r0, [r3, #28]
 80057ea:	d104      	bne.n	80057f6 <_dtoa_r+0x2e>
 80057ec:	21ef      	movs	r1, #239	@ 0xef
 80057ee:	4bc7      	ldr	r3, [pc, #796]	@ (8005b0c <_dtoa_r+0x344>)
 80057f0:	48c7      	ldr	r0, [pc, #796]	@ (8005b10 <_dtoa_r+0x348>)
 80057f2:	f001 fcb9 	bl	8007168 <__assert_func>
 80057f6:	6046      	str	r6, [r0, #4]
 80057f8:	6086      	str	r6, [r0, #8]
 80057fa:	6006      	str	r6, [r0, #0]
 80057fc:	60c6      	str	r6, [r0, #12]
 80057fe:	9b03      	ldr	r3, [sp, #12]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	6819      	ldr	r1, [r3, #0]
 8005804:	2900      	cmp	r1, #0
 8005806:	d00b      	beq.n	8005820 <_dtoa_r+0x58>
 8005808:	685a      	ldr	r2, [r3, #4]
 800580a:	2301      	movs	r3, #1
 800580c:	4093      	lsls	r3, r2
 800580e:	604a      	str	r2, [r1, #4]
 8005810:	608b      	str	r3, [r1, #8]
 8005812:	9803      	ldr	r0, [sp, #12]
 8005814:	f000 ff12 	bl	800663c <_Bfree>
 8005818:	2200      	movs	r2, #0
 800581a:	9b03      	ldr	r3, [sp, #12]
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	2d00      	cmp	r5, #0
 8005822:	da1e      	bge.n	8005862 <_dtoa_r+0x9a>
 8005824:	2301      	movs	r3, #1
 8005826:	603b      	str	r3, [r7, #0]
 8005828:	006b      	lsls	r3, r5, #1
 800582a:	085b      	lsrs	r3, r3, #1
 800582c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800582e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005830:	4bb8      	ldr	r3, [pc, #736]	@ (8005b14 <_dtoa_r+0x34c>)
 8005832:	4ab8      	ldr	r2, [pc, #736]	@ (8005b14 <_dtoa_r+0x34c>)
 8005834:	403b      	ands	r3, r7
 8005836:	4293      	cmp	r3, r2
 8005838:	d116      	bne.n	8005868 <_dtoa_r+0xa0>
 800583a:	4bb7      	ldr	r3, [pc, #732]	@ (8005b18 <_dtoa_r+0x350>)
 800583c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800583e:	6013      	str	r3, [r2, #0]
 8005840:	033b      	lsls	r3, r7, #12
 8005842:	0b1b      	lsrs	r3, r3, #12
 8005844:	4323      	orrs	r3, r4
 8005846:	d101      	bne.n	800584c <_dtoa_r+0x84>
 8005848:	f000 fd80 	bl	800634c <_dtoa_r+0xb84>
 800584c:	4bb3      	ldr	r3, [pc, #716]	@ (8005b1c <_dtoa_r+0x354>)
 800584e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005850:	9308      	str	r3, [sp, #32]
 8005852:	2a00      	cmp	r2, #0
 8005854:	d002      	beq.n	800585c <_dtoa_r+0x94>
 8005856:	4bb2      	ldr	r3, [pc, #712]	@ (8005b20 <_dtoa_r+0x358>)
 8005858:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	9808      	ldr	r0, [sp, #32]
 800585e:	b01d      	add	sp, #116	@ 0x74
 8005860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005862:	2300      	movs	r3, #0
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	e7e2      	b.n	800582e <_dtoa_r+0x66>
 8005868:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800586a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800586c:	9212      	str	r2, [sp, #72]	@ 0x48
 800586e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005870:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005872:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005874:	2200      	movs	r2, #0
 8005876:	2300      	movs	r3, #0
 8005878:	f7fa fde8 	bl	800044c <__aeabi_dcmpeq>
 800587c:	1e06      	subs	r6, r0, #0
 800587e:	d00b      	beq.n	8005898 <_dtoa_r+0xd0>
 8005880:	2301      	movs	r3, #1
 8005882:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005884:	6013      	str	r3, [r2, #0]
 8005886:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005888:	2b00      	cmp	r3, #0
 800588a:	d002      	beq.n	8005892 <_dtoa_r+0xca>
 800588c:	4ba5      	ldr	r3, [pc, #660]	@ (8005b24 <_dtoa_r+0x35c>)
 800588e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	4ba5      	ldr	r3, [pc, #660]	@ (8005b28 <_dtoa_r+0x360>)
 8005894:	9308      	str	r3, [sp, #32]
 8005896:	e7e1      	b.n	800585c <_dtoa_r+0x94>
 8005898:	ab1a      	add	r3, sp, #104	@ 0x68
 800589a:	9301      	str	r3, [sp, #4]
 800589c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	9803      	ldr	r0, [sp, #12]
 80058a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80058a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80058a6:	f001 f9c1 	bl	8006c2c <__d2b>
 80058aa:	007a      	lsls	r2, r7, #1
 80058ac:	9005      	str	r0, [sp, #20]
 80058ae:	0d52      	lsrs	r2, r2, #21
 80058b0:	d100      	bne.n	80058b4 <_dtoa_r+0xec>
 80058b2:	e07b      	b.n	80059ac <_dtoa_r+0x1e4>
 80058b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80058b6:	9618      	str	r6, [sp, #96]	@ 0x60
 80058b8:	0319      	lsls	r1, r3, #12
 80058ba:	4b9c      	ldr	r3, [pc, #624]	@ (8005b2c <_dtoa_r+0x364>)
 80058bc:	0b09      	lsrs	r1, r1, #12
 80058be:	430b      	orrs	r3, r1
 80058c0:	499b      	ldr	r1, [pc, #620]	@ (8005b30 <_dtoa_r+0x368>)
 80058c2:	1857      	adds	r7, r2, r1
 80058c4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80058c6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80058c8:	0019      	movs	r1, r3
 80058ca:	2200      	movs	r2, #0
 80058cc:	4b99      	ldr	r3, [pc, #612]	@ (8005b34 <_dtoa_r+0x36c>)
 80058ce:	f7fc fb91 	bl	8001ff4 <__aeabi_dsub>
 80058d2:	4a99      	ldr	r2, [pc, #612]	@ (8005b38 <_dtoa_r+0x370>)
 80058d4:	4b99      	ldr	r3, [pc, #612]	@ (8005b3c <_dtoa_r+0x374>)
 80058d6:	f7fc f8a7 	bl	8001a28 <__aeabi_dmul>
 80058da:	4a99      	ldr	r2, [pc, #612]	@ (8005b40 <_dtoa_r+0x378>)
 80058dc:	4b99      	ldr	r3, [pc, #612]	@ (8005b44 <_dtoa_r+0x37c>)
 80058de:	f7fb f8a3 	bl	8000a28 <__aeabi_dadd>
 80058e2:	0004      	movs	r4, r0
 80058e4:	0038      	movs	r0, r7
 80058e6:	000d      	movs	r5, r1
 80058e8:	f7fc ffec 	bl	80028c4 <__aeabi_i2d>
 80058ec:	4a96      	ldr	r2, [pc, #600]	@ (8005b48 <_dtoa_r+0x380>)
 80058ee:	4b97      	ldr	r3, [pc, #604]	@ (8005b4c <_dtoa_r+0x384>)
 80058f0:	f7fc f89a 	bl	8001a28 <__aeabi_dmul>
 80058f4:	0002      	movs	r2, r0
 80058f6:	000b      	movs	r3, r1
 80058f8:	0020      	movs	r0, r4
 80058fa:	0029      	movs	r1, r5
 80058fc:	f7fb f894 	bl	8000a28 <__aeabi_dadd>
 8005900:	0004      	movs	r4, r0
 8005902:	000d      	movs	r5, r1
 8005904:	f7fc ffa2 	bl	800284c <__aeabi_d2iz>
 8005908:	2200      	movs	r2, #0
 800590a:	9004      	str	r0, [sp, #16]
 800590c:	2300      	movs	r3, #0
 800590e:	0020      	movs	r0, r4
 8005910:	0029      	movs	r1, r5
 8005912:	f7fa fda1 	bl	8000458 <__aeabi_dcmplt>
 8005916:	2800      	cmp	r0, #0
 8005918:	d00b      	beq.n	8005932 <_dtoa_r+0x16a>
 800591a:	9804      	ldr	r0, [sp, #16]
 800591c:	f7fc ffd2 	bl	80028c4 <__aeabi_i2d>
 8005920:	002b      	movs	r3, r5
 8005922:	0022      	movs	r2, r4
 8005924:	f7fa fd92 	bl	800044c <__aeabi_dcmpeq>
 8005928:	4243      	negs	r3, r0
 800592a:	4158      	adcs	r0, r3
 800592c:	9b04      	ldr	r3, [sp, #16]
 800592e:	1a1b      	subs	r3, r3, r0
 8005930:	9304      	str	r3, [sp, #16]
 8005932:	2301      	movs	r3, #1
 8005934:	9315      	str	r3, [sp, #84]	@ 0x54
 8005936:	9b04      	ldr	r3, [sp, #16]
 8005938:	2b16      	cmp	r3, #22
 800593a:	d810      	bhi.n	800595e <_dtoa_r+0x196>
 800593c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800593e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005940:	9a04      	ldr	r2, [sp, #16]
 8005942:	4b83      	ldr	r3, [pc, #524]	@ (8005b50 <_dtoa_r+0x388>)
 8005944:	00d2      	lsls	r2, r2, #3
 8005946:	189b      	adds	r3, r3, r2
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f7fa fd84 	bl	8000458 <__aeabi_dcmplt>
 8005950:	2800      	cmp	r0, #0
 8005952:	d047      	beq.n	80059e4 <_dtoa_r+0x21c>
 8005954:	9b04      	ldr	r3, [sp, #16]
 8005956:	3b01      	subs	r3, #1
 8005958:	9304      	str	r3, [sp, #16]
 800595a:	2300      	movs	r3, #0
 800595c:	9315      	str	r3, [sp, #84]	@ 0x54
 800595e:	2200      	movs	r2, #0
 8005960:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005962:	9206      	str	r2, [sp, #24]
 8005964:	1bdb      	subs	r3, r3, r7
 8005966:	1e5a      	subs	r2, r3, #1
 8005968:	d53e      	bpl.n	80059e8 <_dtoa_r+0x220>
 800596a:	2201      	movs	r2, #1
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	9306      	str	r3, [sp, #24]
 8005970:	2300      	movs	r3, #0
 8005972:	930d      	str	r3, [sp, #52]	@ 0x34
 8005974:	9b04      	ldr	r3, [sp, #16]
 8005976:	2b00      	cmp	r3, #0
 8005978:	db38      	blt.n	80059ec <_dtoa_r+0x224>
 800597a:	9a04      	ldr	r2, [sp, #16]
 800597c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800597e:	4694      	mov	ip, r2
 8005980:	4463      	add	r3, ip
 8005982:	930d      	str	r3, [sp, #52]	@ 0x34
 8005984:	2300      	movs	r3, #0
 8005986:	9214      	str	r2, [sp, #80]	@ 0x50
 8005988:	930f      	str	r3, [sp, #60]	@ 0x3c
 800598a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800598c:	2401      	movs	r4, #1
 800598e:	2b09      	cmp	r3, #9
 8005990:	d862      	bhi.n	8005a58 <_dtoa_r+0x290>
 8005992:	2b05      	cmp	r3, #5
 8005994:	dd02      	ble.n	800599c <_dtoa_r+0x1d4>
 8005996:	2400      	movs	r4, #0
 8005998:	3b04      	subs	r3, #4
 800599a:	9322      	str	r3, [sp, #136]	@ 0x88
 800599c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800599e:	1e98      	subs	r0, r3, #2
 80059a0:	2803      	cmp	r0, #3
 80059a2:	d863      	bhi.n	8005a6c <_dtoa_r+0x2a4>
 80059a4:	f7fa fbb8 	bl	8000118 <__gnu_thumb1_case_uqi>
 80059a8:	2b385654 	.word	0x2b385654
 80059ac:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80059ae:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80059b0:	18f6      	adds	r6, r6, r3
 80059b2:	4b68      	ldr	r3, [pc, #416]	@ (8005b54 <_dtoa_r+0x38c>)
 80059b4:	18f2      	adds	r2, r6, r3
 80059b6:	2a20      	cmp	r2, #32
 80059b8:	dd0f      	ble.n	80059da <_dtoa_r+0x212>
 80059ba:	2340      	movs	r3, #64	@ 0x40
 80059bc:	1a9b      	subs	r3, r3, r2
 80059be:	409f      	lsls	r7, r3
 80059c0:	4b65      	ldr	r3, [pc, #404]	@ (8005b58 <_dtoa_r+0x390>)
 80059c2:	0038      	movs	r0, r7
 80059c4:	18f3      	adds	r3, r6, r3
 80059c6:	40dc      	lsrs	r4, r3
 80059c8:	4320      	orrs	r0, r4
 80059ca:	f7fc ffa9 	bl	8002920 <__aeabi_ui2d>
 80059ce:	2201      	movs	r2, #1
 80059d0:	4b62      	ldr	r3, [pc, #392]	@ (8005b5c <_dtoa_r+0x394>)
 80059d2:	1e77      	subs	r7, r6, #1
 80059d4:	18cb      	adds	r3, r1, r3
 80059d6:	9218      	str	r2, [sp, #96]	@ 0x60
 80059d8:	e776      	b.n	80058c8 <_dtoa_r+0x100>
 80059da:	2320      	movs	r3, #32
 80059dc:	0020      	movs	r0, r4
 80059de:	1a9b      	subs	r3, r3, r2
 80059e0:	4098      	lsls	r0, r3
 80059e2:	e7f2      	b.n	80059ca <_dtoa_r+0x202>
 80059e4:	9015      	str	r0, [sp, #84]	@ 0x54
 80059e6:	e7ba      	b.n	800595e <_dtoa_r+0x196>
 80059e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80059ea:	e7c3      	b.n	8005974 <_dtoa_r+0x1ac>
 80059ec:	9b06      	ldr	r3, [sp, #24]
 80059ee:	9a04      	ldr	r2, [sp, #16]
 80059f0:	1a9b      	subs	r3, r3, r2
 80059f2:	9306      	str	r3, [sp, #24]
 80059f4:	4253      	negs	r3, r2
 80059f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80059f8:	2300      	movs	r3, #0
 80059fa:	9314      	str	r3, [sp, #80]	@ 0x50
 80059fc:	e7c5      	b.n	800598a <_dtoa_r+0x1c2>
 80059fe:	2301      	movs	r3, #1
 8005a00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005a02:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a04:	4694      	mov	ip, r2
 8005a06:	9b04      	ldr	r3, [sp, #16]
 8005a08:	4463      	add	r3, ip
 8005a0a:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	dc08      	bgt.n	8005a26 <_dtoa_r+0x25e>
 8005a14:	2301      	movs	r3, #1
 8005a16:	e006      	b.n	8005a26 <_dtoa_r+0x25e>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	dd28      	ble.n	8005a74 <_dtoa_r+0x2ac>
 8005a22:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a26:	9a03      	ldr	r2, [sp, #12]
 8005a28:	2100      	movs	r1, #0
 8005a2a:	69d0      	ldr	r0, [r2, #28]
 8005a2c:	2204      	movs	r2, #4
 8005a2e:	0015      	movs	r5, r2
 8005a30:	3514      	adds	r5, #20
 8005a32:	429d      	cmp	r5, r3
 8005a34:	d923      	bls.n	8005a7e <_dtoa_r+0x2b6>
 8005a36:	6041      	str	r1, [r0, #4]
 8005a38:	9803      	ldr	r0, [sp, #12]
 8005a3a:	f000 fdbb 	bl	80065b4 <_Balloc>
 8005a3e:	9008      	str	r0, [sp, #32]
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d11f      	bne.n	8005a84 <_dtoa_r+0x2bc>
 8005a44:	21b0      	movs	r1, #176	@ 0xb0
 8005a46:	4b46      	ldr	r3, [pc, #280]	@ (8005b60 <_dtoa_r+0x398>)
 8005a48:	4831      	ldr	r0, [pc, #196]	@ (8005b10 <_dtoa_r+0x348>)
 8005a4a:	9a08      	ldr	r2, [sp, #32]
 8005a4c:	31ff      	adds	r1, #255	@ 0xff
 8005a4e:	e6d0      	b.n	80057f2 <_dtoa_r+0x2a>
 8005a50:	2300      	movs	r3, #0
 8005a52:	e7e2      	b.n	8005a1a <_dtoa_r+0x252>
 8005a54:	2300      	movs	r3, #0
 8005a56:	e7d3      	b.n	8005a00 <_dtoa_r+0x238>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	9410      	str	r4, [sp, #64]	@ 0x40
 8005a5c:	9322      	str	r3, [sp, #136]	@ 0x88
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	2200      	movs	r2, #0
 8005a62:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a66:	3313      	adds	r3, #19
 8005a68:	9223      	str	r2, [sp, #140]	@ 0x8c
 8005a6a:	e7dc      	b.n	8005a26 <_dtoa_r+0x25e>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a70:	3b02      	subs	r3, #2
 8005a72:	e7f5      	b.n	8005a60 <_dtoa_r+0x298>
 8005a74:	2301      	movs	r3, #1
 8005a76:	001a      	movs	r2, r3
 8005a78:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a7c:	e7f4      	b.n	8005a68 <_dtoa_r+0x2a0>
 8005a7e:	3101      	adds	r1, #1
 8005a80:	0052      	lsls	r2, r2, #1
 8005a82:	e7d4      	b.n	8005a2e <_dtoa_r+0x266>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	9a08      	ldr	r2, [sp, #32]
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a8e:	2b0e      	cmp	r3, #14
 8005a90:	d900      	bls.n	8005a94 <_dtoa_r+0x2cc>
 8005a92:	e0d6      	b.n	8005c42 <_dtoa_r+0x47a>
 8005a94:	2c00      	cmp	r4, #0
 8005a96:	d100      	bne.n	8005a9a <_dtoa_r+0x2d2>
 8005a98:	e0d3      	b.n	8005c42 <_dtoa_r+0x47a>
 8005a9a:	9b04      	ldr	r3, [sp, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	dd63      	ble.n	8005b68 <_dtoa_r+0x3a0>
 8005aa0:	210f      	movs	r1, #15
 8005aa2:	9a04      	ldr	r2, [sp, #16]
 8005aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8005b50 <_dtoa_r+0x388>)
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	00d2      	lsls	r2, r2, #3
 8005aaa:	189b      	adds	r3, r3, r2
 8005aac:	681e      	ldr	r6, [r3, #0]
 8005aae:	685f      	ldr	r7, [r3, #4]
 8005ab0:	9b04      	ldr	r3, [sp, #16]
 8005ab2:	2402      	movs	r4, #2
 8005ab4:	111d      	asrs	r5, r3, #4
 8005ab6:	05db      	lsls	r3, r3, #23
 8005ab8:	d50a      	bpl.n	8005ad0 <_dtoa_r+0x308>
 8005aba:	4b2a      	ldr	r3, [pc, #168]	@ (8005b64 <_dtoa_r+0x39c>)
 8005abc:	400d      	ands	r5, r1
 8005abe:	6a1a      	ldr	r2, [r3, #32]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005ac4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005ac6:	f7fb fb75 	bl	80011b4 <__aeabi_ddiv>
 8005aca:	900a      	str	r0, [sp, #40]	@ 0x28
 8005acc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005ace:	3401      	adds	r4, #1
 8005ad0:	4b24      	ldr	r3, [pc, #144]	@ (8005b64 <_dtoa_r+0x39c>)
 8005ad2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ad4:	2d00      	cmp	r5, #0
 8005ad6:	d108      	bne.n	8005aea <_dtoa_r+0x322>
 8005ad8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005ada:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005adc:	0032      	movs	r2, r6
 8005ade:	003b      	movs	r3, r7
 8005ae0:	f7fb fb68 	bl	80011b4 <__aeabi_ddiv>
 8005ae4:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ae6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005ae8:	e059      	b.n	8005b9e <_dtoa_r+0x3d6>
 8005aea:	2301      	movs	r3, #1
 8005aec:	421d      	tst	r5, r3
 8005aee:	d009      	beq.n	8005b04 <_dtoa_r+0x33c>
 8005af0:	18e4      	adds	r4, r4, r3
 8005af2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005af4:	0030      	movs	r0, r6
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	0039      	movs	r1, r7
 8005afc:	f7fb ff94 	bl	8001a28 <__aeabi_dmul>
 8005b00:	0006      	movs	r6, r0
 8005b02:	000f      	movs	r7, r1
 8005b04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b06:	106d      	asrs	r5, r5, #1
 8005b08:	3308      	adds	r3, #8
 8005b0a:	e7e2      	b.n	8005ad2 <_dtoa_r+0x30a>
 8005b0c:	0800797d 	.word	0x0800797d
 8005b10:	08007994 	.word	0x08007994
 8005b14:	7ff00000 	.word	0x7ff00000
 8005b18:	0000270f 	.word	0x0000270f
 8005b1c:	08007979 	.word	0x08007979
 8005b20:	0800797c 	.word	0x0800797c
 8005b24:	0800794d 	.word	0x0800794d
 8005b28:	0800794c 	.word	0x0800794c
 8005b2c:	3ff00000 	.word	0x3ff00000
 8005b30:	fffffc01 	.word	0xfffffc01
 8005b34:	3ff80000 	.word	0x3ff80000
 8005b38:	636f4361 	.word	0x636f4361
 8005b3c:	3fd287a7 	.word	0x3fd287a7
 8005b40:	8b60c8b3 	.word	0x8b60c8b3
 8005b44:	3fc68a28 	.word	0x3fc68a28
 8005b48:	509f79fb 	.word	0x509f79fb
 8005b4c:	3fd34413 	.word	0x3fd34413
 8005b50:	08007b28 	.word	0x08007b28
 8005b54:	00000432 	.word	0x00000432
 8005b58:	00000412 	.word	0x00000412
 8005b5c:	fe100000 	.word	0xfe100000
 8005b60:	080079ec 	.word	0x080079ec
 8005b64:	08007b00 	.word	0x08007b00
 8005b68:	9b04      	ldr	r3, [sp, #16]
 8005b6a:	2402      	movs	r4, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d016      	beq.n	8005b9e <_dtoa_r+0x3d6>
 8005b70:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005b72:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005b74:	220f      	movs	r2, #15
 8005b76:	425d      	negs	r5, r3
 8005b78:	402a      	ands	r2, r5
 8005b7a:	4bd5      	ldr	r3, [pc, #852]	@ (8005ed0 <_dtoa_r+0x708>)
 8005b7c:	00d2      	lsls	r2, r2, #3
 8005b7e:	189b      	adds	r3, r3, r2
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f7fb ff50 	bl	8001a28 <__aeabi_dmul>
 8005b88:	2701      	movs	r7, #1
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005b8e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005b90:	4ed0      	ldr	r6, [pc, #832]	@ (8005ed4 <_dtoa_r+0x70c>)
 8005b92:	112d      	asrs	r5, r5, #4
 8005b94:	2d00      	cmp	r5, #0
 8005b96:	d000      	beq.n	8005b9a <_dtoa_r+0x3d2>
 8005b98:	e095      	b.n	8005cc6 <_dtoa_r+0x4fe>
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1a2      	bne.n	8005ae4 <_dtoa_r+0x31c>
 8005b9e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005ba0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005ba2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d100      	bne.n	8005baa <_dtoa_r+0x3e2>
 8005ba8:	e098      	b.n	8005cdc <_dtoa_r+0x514>
 8005baa:	2200      	movs	r2, #0
 8005bac:	0030      	movs	r0, r6
 8005bae:	0039      	movs	r1, r7
 8005bb0:	4bc9      	ldr	r3, [pc, #804]	@ (8005ed8 <_dtoa_r+0x710>)
 8005bb2:	f7fa fc51 	bl	8000458 <__aeabi_dcmplt>
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	d100      	bne.n	8005bbc <_dtoa_r+0x3f4>
 8005bba:	e08f      	b.n	8005cdc <_dtoa_r+0x514>
 8005bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d100      	bne.n	8005bc4 <_dtoa_r+0x3fc>
 8005bc2:	e08b      	b.n	8005cdc <_dtoa_r+0x514>
 8005bc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	dd37      	ble.n	8005c3a <_dtoa_r+0x472>
 8005bca:	9b04      	ldr	r3, [sp, #16]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bd2:	0030      	movs	r0, r6
 8005bd4:	4bc1      	ldr	r3, [pc, #772]	@ (8005edc <_dtoa_r+0x714>)
 8005bd6:	0039      	movs	r1, r7
 8005bd8:	f7fb ff26 	bl	8001a28 <__aeabi_dmul>
 8005bdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8005bde:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005be0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005be2:	3401      	adds	r4, #1
 8005be4:	0020      	movs	r0, r4
 8005be6:	9311      	str	r3, [sp, #68]	@ 0x44
 8005be8:	f7fc fe6c 	bl	80028c4 <__aeabi_i2d>
 8005bec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bf0:	f7fb ff1a 	bl	8001a28 <__aeabi_dmul>
 8005bf4:	4bba      	ldr	r3, [pc, #744]	@ (8005ee0 <_dtoa_r+0x718>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f7fa ff16 	bl	8000a28 <__aeabi_dadd>
 8005bfc:	4bb9      	ldr	r3, [pc, #740]	@ (8005ee4 <_dtoa_r+0x71c>)
 8005bfe:	0006      	movs	r6, r0
 8005c00:	18cf      	adds	r7, r1, r3
 8005c02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d16d      	bne.n	8005ce4 <_dtoa_r+0x51c>
 8005c08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005c0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	4bb6      	ldr	r3, [pc, #728]	@ (8005ee8 <_dtoa_r+0x720>)
 8005c10:	f7fc f9f0 	bl	8001ff4 <__aeabi_dsub>
 8005c14:	0032      	movs	r2, r6
 8005c16:	003b      	movs	r3, r7
 8005c18:	0004      	movs	r4, r0
 8005c1a:	000d      	movs	r5, r1
 8005c1c:	f7fa fc30 	bl	8000480 <__aeabi_dcmpgt>
 8005c20:	2800      	cmp	r0, #0
 8005c22:	d000      	beq.n	8005c26 <_dtoa_r+0x45e>
 8005c24:	e2b6      	b.n	8006194 <_dtoa_r+0x9cc>
 8005c26:	2180      	movs	r1, #128	@ 0x80
 8005c28:	0609      	lsls	r1, r1, #24
 8005c2a:	187b      	adds	r3, r7, r1
 8005c2c:	0032      	movs	r2, r6
 8005c2e:	0020      	movs	r0, r4
 8005c30:	0029      	movs	r1, r5
 8005c32:	f7fa fc11 	bl	8000458 <__aeabi_dcmplt>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d128      	bne.n	8005c8c <_dtoa_r+0x4c4>
 8005c3a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005c3c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005c3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c40:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005c42:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	da00      	bge.n	8005c4a <_dtoa_r+0x482>
 8005c48:	e174      	b.n	8005f34 <_dtoa_r+0x76c>
 8005c4a:	9a04      	ldr	r2, [sp, #16]
 8005c4c:	2a0e      	cmp	r2, #14
 8005c4e:	dd00      	ble.n	8005c52 <_dtoa_r+0x48a>
 8005c50:	e170      	b.n	8005f34 <_dtoa_r+0x76c>
 8005c52:	4b9f      	ldr	r3, [pc, #636]	@ (8005ed0 <_dtoa_r+0x708>)
 8005c54:	00d2      	lsls	r2, r2, #3
 8005c56:	189b      	adds	r3, r3, r2
 8005c58:	685c      	ldr	r4, [r3, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	9306      	str	r3, [sp, #24]
 8005c5e:	9407      	str	r4, [sp, #28]
 8005c60:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	db00      	blt.n	8005c68 <_dtoa_r+0x4a0>
 8005c66:	e0e7      	b.n	8005e38 <_dtoa_r+0x670>
 8005c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	dd00      	ble.n	8005c70 <_dtoa_r+0x4a8>
 8005c6e:	e0e3      	b.n	8005e38 <_dtoa_r+0x670>
 8005c70:	d10c      	bne.n	8005c8c <_dtoa_r+0x4c4>
 8005c72:	9806      	ldr	r0, [sp, #24]
 8005c74:	9907      	ldr	r1, [sp, #28]
 8005c76:	2200      	movs	r2, #0
 8005c78:	4b9b      	ldr	r3, [pc, #620]	@ (8005ee8 <_dtoa_r+0x720>)
 8005c7a:	f7fb fed5 	bl	8001a28 <__aeabi_dmul>
 8005c7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c82:	f7fa fc07 	bl	8000494 <__aeabi_dcmpge>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d100      	bne.n	8005c8c <_dtoa_r+0x4c4>
 8005c8a:	e286      	b.n	800619a <_dtoa_r+0x9d2>
 8005c8c:	2600      	movs	r6, #0
 8005c8e:	0037      	movs	r7, r6
 8005c90:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005c92:	9c08      	ldr	r4, [sp, #32]
 8005c94:	43db      	mvns	r3, r3
 8005c96:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c98:	9704      	str	r7, [sp, #16]
 8005c9a:	2700      	movs	r7, #0
 8005c9c:	0031      	movs	r1, r6
 8005c9e:	9803      	ldr	r0, [sp, #12]
 8005ca0:	f000 fccc 	bl	800663c <_Bfree>
 8005ca4:	9b04      	ldr	r3, [sp, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d100      	bne.n	8005cac <_dtoa_r+0x4e4>
 8005caa:	e0bb      	b.n	8005e24 <_dtoa_r+0x65c>
 8005cac:	2f00      	cmp	r7, #0
 8005cae:	d005      	beq.n	8005cbc <_dtoa_r+0x4f4>
 8005cb0:	429f      	cmp	r7, r3
 8005cb2:	d003      	beq.n	8005cbc <_dtoa_r+0x4f4>
 8005cb4:	0039      	movs	r1, r7
 8005cb6:	9803      	ldr	r0, [sp, #12]
 8005cb8:	f000 fcc0 	bl	800663c <_Bfree>
 8005cbc:	9904      	ldr	r1, [sp, #16]
 8005cbe:	9803      	ldr	r0, [sp, #12]
 8005cc0:	f000 fcbc 	bl	800663c <_Bfree>
 8005cc4:	e0ae      	b.n	8005e24 <_dtoa_r+0x65c>
 8005cc6:	423d      	tst	r5, r7
 8005cc8:	d005      	beq.n	8005cd6 <_dtoa_r+0x50e>
 8005cca:	6832      	ldr	r2, [r6, #0]
 8005ccc:	6873      	ldr	r3, [r6, #4]
 8005cce:	f7fb feab 	bl	8001a28 <__aeabi_dmul>
 8005cd2:	003b      	movs	r3, r7
 8005cd4:	3401      	adds	r4, #1
 8005cd6:	106d      	asrs	r5, r5, #1
 8005cd8:	3608      	adds	r6, #8
 8005cda:	e75b      	b.n	8005b94 <_dtoa_r+0x3cc>
 8005cdc:	9b04      	ldr	r3, [sp, #16]
 8005cde:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce2:	e77f      	b.n	8005be4 <_dtoa_r+0x41c>
 8005ce4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ce6:	4b7a      	ldr	r3, [pc, #488]	@ (8005ed0 <_dtoa_r+0x708>)
 8005ce8:	3a01      	subs	r2, #1
 8005cea:	00d2      	lsls	r2, r2, #3
 8005cec:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2900      	cmp	r1, #0
 8005cf6:	d04c      	beq.n	8005d92 <_dtoa_r+0x5ca>
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	497c      	ldr	r1, [pc, #496]	@ (8005eec <_dtoa_r+0x724>)
 8005cfc:	f7fb fa5a 	bl	80011b4 <__aeabi_ddiv>
 8005d00:	0032      	movs	r2, r6
 8005d02:	003b      	movs	r3, r7
 8005d04:	f7fc f976 	bl	8001ff4 <__aeabi_dsub>
 8005d08:	9a08      	ldr	r2, [sp, #32]
 8005d0a:	0006      	movs	r6, r0
 8005d0c:	4694      	mov	ip, r2
 8005d0e:	000f      	movs	r7, r1
 8005d10:	9b08      	ldr	r3, [sp, #32]
 8005d12:	9316      	str	r3, [sp, #88]	@ 0x58
 8005d14:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d16:	4463      	add	r3, ip
 8005d18:	9311      	str	r3, [sp, #68]	@ 0x44
 8005d1a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d1e:	f7fc fd95 	bl	800284c <__aeabi_d2iz>
 8005d22:	0005      	movs	r5, r0
 8005d24:	f7fc fdce 	bl	80028c4 <__aeabi_i2d>
 8005d28:	0002      	movs	r2, r0
 8005d2a:	000b      	movs	r3, r1
 8005d2c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d2e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d30:	f7fc f960 	bl	8001ff4 <__aeabi_dsub>
 8005d34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005d36:	3530      	adds	r5, #48	@ 0x30
 8005d38:	1c5c      	adds	r4, r3, #1
 8005d3a:	701d      	strb	r5, [r3, #0]
 8005d3c:	0032      	movs	r2, r6
 8005d3e:	003b      	movs	r3, r7
 8005d40:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d42:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005d44:	f7fa fb88 	bl	8000458 <__aeabi_dcmplt>
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	d16b      	bne.n	8005e24 <_dtoa_r+0x65c>
 8005d4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d50:	2000      	movs	r0, #0
 8005d52:	4961      	ldr	r1, [pc, #388]	@ (8005ed8 <_dtoa_r+0x710>)
 8005d54:	f7fc f94e 	bl	8001ff4 <__aeabi_dsub>
 8005d58:	0032      	movs	r2, r6
 8005d5a:	003b      	movs	r3, r7
 8005d5c:	f7fa fb7c 	bl	8000458 <__aeabi_dcmplt>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d000      	beq.n	8005d66 <_dtoa_r+0x59e>
 8005d64:	e0c6      	b.n	8005ef4 <_dtoa_r+0x72c>
 8005d66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d68:	42a3      	cmp	r3, r4
 8005d6a:	d100      	bne.n	8005d6e <_dtoa_r+0x5a6>
 8005d6c:	e765      	b.n	8005c3a <_dtoa_r+0x472>
 8005d6e:	2200      	movs	r2, #0
 8005d70:	0030      	movs	r0, r6
 8005d72:	0039      	movs	r1, r7
 8005d74:	4b59      	ldr	r3, [pc, #356]	@ (8005edc <_dtoa_r+0x714>)
 8005d76:	f7fb fe57 	bl	8001a28 <__aeabi_dmul>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	0006      	movs	r6, r0
 8005d7e:	000f      	movs	r7, r1
 8005d80:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d84:	4b55      	ldr	r3, [pc, #340]	@ (8005edc <_dtoa_r+0x714>)
 8005d86:	f7fb fe4f 	bl	8001a28 <__aeabi_dmul>
 8005d8a:	9416      	str	r4, [sp, #88]	@ 0x58
 8005d8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d8e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005d90:	e7c3      	b.n	8005d1a <_dtoa_r+0x552>
 8005d92:	0030      	movs	r0, r6
 8005d94:	0039      	movs	r1, r7
 8005d96:	f7fb fe47 	bl	8001a28 <__aeabi_dmul>
 8005d9a:	9d08      	ldr	r5, [sp, #32]
 8005d9c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005d9e:	002b      	movs	r3, r5
 8005da0:	4694      	mov	ip, r2
 8005da2:	9016      	str	r0, [sp, #88]	@ 0x58
 8005da4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8005da6:	4463      	add	r3, ip
 8005da8:	9319      	str	r3, [sp, #100]	@ 0x64
 8005daa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005dac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dae:	f7fc fd4d 	bl	800284c <__aeabi_d2iz>
 8005db2:	0004      	movs	r4, r0
 8005db4:	f7fc fd86 	bl	80028c4 <__aeabi_i2d>
 8005db8:	000b      	movs	r3, r1
 8005dba:	0002      	movs	r2, r0
 8005dbc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005dbe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dc0:	f7fc f918 	bl	8001ff4 <__aeabi_dsub>
 8005dc4:	3430      	adds	r4, #48	@ 0x30
 8005dc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005dc8:	702c      	strb	r4, [r5, #0]
 8005dca:	3501      	adds	r5, #1
 8005dcc:	0006      	movs	r6, r0
 8005dce:	000f      	movs	r7, r1
 8005dd0:	42ab      	cmp	r3, r5
 8005dd2:	d12a      	bne.n	8005e2a <_dtoa_r+0x662>
 8005dd4:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8005dd6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8005dd8:	9b08      	ldr	r3, [sp, #32]
 8005dda:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8005ddc:	469c      	mov	ip, r3
 8005dde:	2200      	movs	r2, #0
 8005de0:	4b42      	ldr	r3, [pc, #264]	@ (8005eec <_dtoa_r+0x724>)
 8005de2:	4464      	add	r4, ip
 8005de4:	f7fa fe20 	bl	8000a28 <__aeabi_dadd>
 8005de8:	0002      	movs	r2, r0
 8005dea:	000b      	movs	r3, r1
 8005dec:	0030      	movs	r0, r6
 8005dee:	0039      	movs	r1, r7
 8005df0:	f7fa fb46 	bl	8000480 <__aeabi_dcmpgt>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d000      	beq.n	8005dfa <_dtoa_r+0x632>
 8005df8:	e07c      	b.n	8005ef4 <_dtoa_r+0x72c>
 8005dfa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005dfc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005dfe:	2000      	movs	r0, #0
 8005e00:	493a      	ldr	r1, [pc, #232]	@ (8005eec <_dtoa_r+0x724>)
 8005e02:	f7fc f8f7 	bl	8001ff4 <__aeabi_dsub>
 8005e06:	0002      	movs	r2, r0
 8005e08:	000b      	movs	r3, r1
 8005e0a:	0030      	movs	r0, r6
 8005e0c:	0039      	movs	r1, r7
 8005e0e:	f7fa fb23 	bl	8000458 <__aeabi_dcmplt>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d100      	bne.n	8005e18 <_dtoa_r+0x650>
 8005e16:	e710      	b.n	8005c3a <_dtoa_r+0x472>
 8005e18:	0023      	movs	r3, r4
 8005e1a:	3c01      	subs	r4, #1
 8005e1c:	7822      	ldrb	r2, [r4, #0]
 8005e1e:	2a30      	cmp	r2, #48	@ 0x30
 8005e20:	d0fa      	beq.n	8005e18 <_dtoa_r+0x650>
 8005e22:	001c      	movs	r4, r3
 8005e24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e26:	9304      	str	r3, [sp, #16]
 8005e28:	e042      	b.n	8005eb0 <_dtoa_r+0x6e8>
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8005edc <_dtoa_r+0x714>)
 8005e2e:	f7fb fdfb 	bl	8001a28 <__aeabi_dmul>
 8005e32:	900a      	str	r0, [sp, #40]	@ 0x28
 8005e34:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005e36:	e7b8      	b.n	8005daa <_dtoa_r+0x5e2>
 8005e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e3a:	9d08      	ldr	r5, [sp, #32]
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	195b      	adds	r3, r3, r5
 8005e40:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005e42:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005e44:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e46:	9a06      	ldr	r2, [sp, #24]
 8005e48:	9b07      	ldr	r3, [sp, #28]
 8005e4a:	0030      	movs	r0, r6
 8005e4c:	0039      	movs	r1, r7
 8005e4e:	f7fb f9b1 	bl	80011b4 <__aeabi_ddiv>
 8005e52:	f7fc fcfb 	bl	800284c <__aeabi_d2iz>
 8005e56:	9009      	str	r0, [sp, #36]	@ 0x24
 8005e58:	f7fc fd34 	bl	80028c4 <__aeabi_i2d>
 8005e5c:	9a06      	ldr	r2, [sp, #24]
 8005e5e:	9b07      	ldr	r3, [sp, #28]
 8005e60:	f7fb fde2 	bl	8001a28 <__aeabi_dmul>
 8005e64:	0002      	movs	r2, r0
 8005e66:	000b      	movs	r3, r1
 8005e68:	0030      	movs	r0, r6
 8005e6a:	0039      	movs	r1, r7
 8005e6c:	f7fc f8c2 	bl	8001ff4 <__aeabi_dsub>
 8005e70:	002b      	movs	r3, r5
 8005e72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e74:	3501      	adds	r5, #1
 8005e76:	3230      	adds	r2, #48	@ 0x30
 8005e78:	701a      	strb	r2, [r3, #0]
 8005e7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e7c:	002c      	movs	r4, r5
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d14b      	bne.n	8005f1a <_dtoa_r+0x752>
 8005e82:	0002      	movs	r2, r0
 8005e84:	000b      	movs	r3, r1
 8005e86:	f7fa fdcf 	bl	8000a28 <__aeabi_dadd>
 8005e8a:	9a06      	ldr	r2, [sp, #24]
 8005e8c:	9b07      	ldr	r3, [sp, #28]
 8005e8e:	0006      	movs	r6, r0
 8005e90:	000f      	movs	r7, r1
 8005e92:	f7fa faf5 	bl	8000480 <__aeabi_dcmpgt>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	d12a      	bne.n	8005ef0 <_dtoa_r+0x728>
 8005e9a:	9a06      	ldr	r2, [sp, #24]
 8005e9c:	9b07      	ldr	r3, [sp, #28]
 8005e9e:	0030      	movs	r0, r6
 8005ea0:	0039      	movs	r1, r7
 8005ea2:	f7fa fad3 	bl	800044c <__aeabi_dcmpeq>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d002      	beq.n	8005eb0 <_dtoa_r+0x6e8>
 8005eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eac:	07dd      	lsls	r5, r3, #31
 8005eae:	d41f      	bmi.n	8005ef0 <_dtoa_r+0x728>
 8005eb0:	9905      	ldr	r1, [sp, #20]
 8005eb2:	9803      	ldr	r0, [sp, #12]
 8005eb4:	f000 fbc2 	bl	800663c <_Bfree>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	7023      	strb	r3, [r4, #0]
 8005ebc:	9b04      	ldr	r3, [sp, #16]
 8005ebe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d100      	bne.n	8005ecc <_dtoa_r+0x704>
 8005eca:	e4c7      	b.n	800585c <_dtoa_r+0x94>
 8005ecc:	601c      	str	r4, [r3, #0]
 8005ece:	e4c5      	b.n	800585c <_dtoa_r+0x94>
 8005ed0:	08007b28 	.word	0x08007b28
 8005ed4:	08007b00 	.word	0x08007b00
 8005ed8:	3ff00000 	.word	0x3ff00000
 8005edc:	40240000 	.word	0x40240000
 8005ee0:	401c0000 	.word	0x401c0000
 8005ee4:	fcc00000 	.word	0xfcc00000
 8005ee8:	40140000 	.word	0x40140000
 8005eec:	3fe00000 	.word	0x3fe00000
 8005ef0:	9b04      	ldr	r3, [sp, #16]
 8005ef2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ef4:	0023      	movs	r3, r4
 8005ef6:	001c      	movs	r4, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	781a      	ldrb	r2, [r3, #0]
 8005efc:	2a39      	cmp	r2, #57	@ 0x39
 8005efe:	d108      	bne.n	8005f12 <_dtoa_r+0x74a>
 8005f00:	9a08      	ldr	r2, [sp, #32]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d1f7      	bne.n	8005ef6 <_dtoa_r+0x72e>
 8005f06:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005f08:	9908      	ldr	r1, [sp, #32]
 8005f0a:	3201      	adds	r2, #1
 8005f0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f0e:	2230      	movs	r2, #48	@ 0x30
 8005f10:	700a      	strb	r2, [r1, #0]
 8005f12:	781a      	ldrb	r2, [r3, #0]
 8005f14:	3201      	adds	r2, #1
 8005f16:	701a      	strb	r2, [r3, #0]
 8005f18:	e784      	b.n	8005e24 <_dtoa_r+0x65c>
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	4bc6      	ldr	r3, [pc, #792]	@ (8006238 <_dtoa_r+0xa70>)
 8005f1e:	f7fb fd83 	bl	8001a28 <__aeabi_dmul>
 8005f22:	2200      	movs	r2, #0
 8005f24:	2300      	movs	r3, #0
 8005f26:	0006      	movs	r6, r0
 8005f28:	000f      	movs	r7, r1
 8005f2a:	f7fa fa8f 	bl	800044c <__aeabi_dcmpeq>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d089      	beq.n	8005e46 <_dtoa_r+0x67e>
 8005f32:	e7bd      	b.n	8005eb0 <_dtoa_r+0x6e8>
 8005f34:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8005f36:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8005f38:	9c06      	ldr	r4, [sp, #24]
 8005f3a:	2f00      	cmp	r7, #0
 8005f3c:	d014      	beq.n	8005f68 <_dtoa_r+0x7a0>
 8005f3e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f40:	2a01      	cmp	r2, #1
 8005f42:	dd00      	ble.n	8005f46 <_dtoa_r+0x77e>
 8005f44:	e0e4      	b.n	8006110 <_dtoa_r+0x948>
 8005f46:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8005f48:	2a00      	cmp	r2, #0
 8005f4a:	d100      	bne.n	8005f4e <_dtoa_r+0x786>
 8005f4c:	e0da      	b.n	8006104 <_dtoa_r+0x93c>
 8005f4e:	4abb      	ldr	r2, [pc, #748]	@ (800623c <_dtoa_r+0xa74>)
 8005f50:	189b      	adds	r3, r3, r2
 8005f52:	9a06      	ldr	r2, [sp, #24]
 8005f54:	2101      	movs	r1, #1
 8005f56:	18d2      	adds	r2, r2, r3
 8005f58:	9206      	str	r2, [sp, #24]
 8005f5a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f5c:	9803      	ldr	r0, [sp, #12]
 8005f5e:	18d3      	adds	r3, r2, r3
 8005f60:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f62:	f000 fc23 	bl	80067ac <__i2b>
 8005f66:	0007      	movs	r7, r0
 8005f68:	2c00      	cmp	r4, #0
 8005f6a:	d00e      	beq.n	8005f8a <_dtoa_r+0x7c2>
 8005f6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	dd0b      	ble.n	8005f8a <_dtoa_r+0x7c2>
 8005f72:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f74:	0023      	movs	r3, r4
 8005f76:	4294      	cmp	r4, r2
 8005f78:	dd00      	ble.n	8005f7c <_dtoa_r+0x7b4>
 8005f7a:	0013      	movs	r3, r2
 8005f7c:	9a06      	ldr	r2, [sp, #24]
 8005f7e:	1ae4      	subs	r4, r4, r3
 8005f80:	1ad2      	subs	r2, r2, r3
 8005f82:	9206      	str	r2, [sp, #24]
 8005f84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d021      	beq.n	8005fd4 <_dtoa_r+0x80c>
 8005f90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d100      	bne.n	8005f98 <_dtoa_r+0x7d0>
 8005f96:	e0d3      	b.n	8006140 <_dtoa_r+0x978>
 8005f98:	9e05      	ldr	r6, [sp, #20]
 8005f9a:	2d00      	cmp	r5, #0
 8005f9c:	d014      	beq.n	8005fc8 <_dtoa_r+0x800>
 8005f9e:	0039      	movs	r1, r7
 8005fa0:	002a      	movs	r2, r5
 8005fa2:	9803      	ldr	r0, [sp, #12]
 8005fa4:	f000 fcc4 	bl	8006930 <__pow5mult>
 8005fa8:	9a05      	ldr	r2, [sp, #20]
 8005faa:	0001      	movs	r1, r0
 8005fac:	0007      	movs	r7, r0
 8005fae:	9803      	ldr	r0, [sp, #12]
 8005fb0:	f000 fc14 	bl	80067dc <__multiply>
 8005fb4:	0006      	movs	r6, r0
 8005fb6:	9905      	ldr	r1, [sp, #20]
 8005fb8:	9803      	ldr	r0, [sp, #12]
 8005fba:	f000 fb3f 	bl	800663c <_Bfree>
 8005fbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fc0:	9605      	str	r6, [sp, #20]
 8005fc2:	1b5b      	subs	r3, r3, r5
 8005fc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005fc6:	d005      	beq.n	8005fd4 <_dtoa_r+0x80c>
 8005fc8:	0031      	movs	r1, r6
 8005fca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005fcc:	9803      	ldr	r0, [sp, #12]
 8005fce:	f000 fcaf 	bl	8006930 <__pow5mult>
 8005fd2:	9005      	str	r0, [sp, #20]
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	9803      	ldr	r0, [sp, #12]
 8005fd8:	f000 fbe8 	bl	80067ac <__i2b>
 8005fdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fde:	0006      	movs	r6, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d100      	bne.n	8005fe6 <_dtoa_r+0x81e>
 8005fe4:	e1bc      	b.n	8006360 <_dtoa_r+0xb98>
 8005fe6:	001a      	movs	r2, r3
 8005fe8:	0001      	movs	r1, r0
 8005fea:	9803      	ldr	r0, [sp, #12]
 8005fec:	f000 fca0 	bl	8006930 <__pow5mult>
 8005ff0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005ff2:	0006      	movs	r6, r0
 8005ff4:	2500      	movs	r5, #0
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	dc16      	bgt.n	8006028 <_dtoa_r+0x860>
 8005ffa:	2500      	movs	r5, #0
 8005ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ffe:	42ab      	cmp	r3, r5
 8006000:	d10e      	bne.n	8006020 <_dtoa_r+0x858>
 8006002:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006004:	031b      	lsls	r3, r3, #12
 8006006:	42ab      	cmp	r3, r5
 8006008:	d10a      	bne.n	8006020 <_dtoa_r+0x858>
 800600a:	4b8d      	ldr	r3, [pc, #564]	@ (8006240 <_dtoa_r+0xa78>)
 800600c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800600e:	4213      	tst	r3, r2
 8006010:	d006      	beq.n	8006020 <_dtoa_r+0x858>
 8006012:	9b06      	ldr	r3, [sp, #24]
 8006014:	3501      	adds	r5, #1
 8006016:	3301      	adds	r3, #1
 8006018:	9306      	str	r3, [sp, #24]
 800601a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800601c:	3301      	adds	r3, #1
 800601e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006020:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006022:	2001      	movs	r0, #1
 8006024:	2b00      	cmp	r3, #0
 8006026:	d008      	beq.n	800603a <_dtoa_r+0x872>
 8006028:	6933      	ldr	r3, [r6, #16]
 800602a:	3303      	adds	r3, #3
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	18f3      	adds	r3, r6, r3
 8006030:	6858      	ldr	r0, [r3, #4]
 8006032:	f000 fb6b 	bl	800670c <__hi0bits>
 8006036:	2320      	movs	r3, #32
 8006038:	1a18      	subs	r0, r3, r0
 800603a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800603c:	1818      	adds	r0, r3, r0
 800603e:	0002      	movs	r2, r0
 8006040:	231f      	movs	r3, #31
 8006042:	401a      	ands	r2, r3
 8006044:	4218      	tst	r0, r3
 8006046:	d100      	bne.n	800604a <_dtoa_r+0x882>
 8006048:	e081      	b.n	800614e <_dtoa_r+0x986>
 800604a:	3301      	adds	r3, #1
 800604c:	1a9b      	subs	r3, r3, r2
 800604e:	2b04      	cmp	r3, #4
 8006050:	dd79      	ble.n	8006146 <_dtoa_r+0x97e>
 8006052:	231c      	movs	r3, #28
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	9a06      	ldr	r2, [sp, #24]
 8006058:	18e4      	adds	r4, r4, r3
 800605a:	18d2      	adds	r2, r2, r3
 800605c:	9206      	str	r2, [sp, #24]
 800605e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006060:	18d3      	adds	r3, r2, r3
 8006062:	930d      	str	r3, [sp, #52]	@ 0x34
 8006064:	9b06      	ldr	r3, [sp, #24]
 8006066:	2b00      	cmp	r3, #0
 8006068:	dd05      	ble.n	8006076 <_dtoa_r+0x8ae>
 800606a:	001a      	movs	r2, r3
 800606c:	9905      	ldr	r1, [sp, #20]
 800606e:	9803      	ldr	r0, [sp, #12]
 8006070:	f000 fcba 	bl	80069e8 <__lshift>
 8006074:	9005      	str	r0, [sp, #20]
 8006076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006078:	2b00      	cmp	r3, #0
 800607a:	dd05      	ble.n	8006088 <_dtoa_r+0x8c0>
 800607c:	0031      	movs	r1, r6
 800607e:	001a      	movs	r2, r3
 8006080:	9803      	ldr	r0, [sp, #12]
 8006082:	f000 fcb1 	bl	80069e8 <__lshift>
 8006086:	0006      	movs	r6, r0
 8006088:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800608a:	2b00      	cmp	r3, #0
 800608c:	d061      	beq.n	8006152 <_dtoa_r+0x98a>
 800608e:	0031      	movs	r1, r6
 8006090:	9805      	ldr	r0, [sp, #20]
 8006092:	f000 fd15 	bl	8006ac0 <__mcmp>
 8006096:	2800      	cmp	r0, #0
 8006098:	da5b      	bge.n	8006152 <_dtoa_r+0x98a>
 800609a:	9b04      	ldr	r3, [sp, #16]
 800609c:	220a      	movs	r2, #10
 800609e:	3b01      	subs	r3, #1
 80060a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80060a2:	9905      	ldr	r1, [sp, #20]
 80060a4:	2300      	movs	r3, #0
 80060a6:	9803      	ldr	r0, [sp, #12]
 80060a8:	f000 faec 	bl	8006684 <__multadd>
 80060ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80060ae:	9005      	str	r0, [sp, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d100      	bne.n	80060b6 <_dtoa_r+0x8ee>
 80060b4:	e15b      	b.n	800636e <_dtoa_r+0xba6>
 80060b6:	2300      	movs	r3, #0
 80060b8:	0039      	movs	r1, r7
 80060ba:	220a      	movs	r2, #10
 80060bc:	9803      	ldr	r0, [sp, #12]
 80060be:	f000 fae1 	bl	8006684 <__multadd>
 80060c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060c4:	0007      	movs	r7, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	dc4d      	bgt.n	8006166 <_dtoa_r+0x99e>
 80060ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	dd46      	ble.n	800615e <_dtoa_r+0x996>
 80060d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d000      	beq.n	80060d8 <_dtoa_r+0x910>
 80060d6:	e5db      	b.n	8005c90 <_dtoa_r+0x4c8>
 80060d8:	0031      	movs	r1, r6
 80060da:	2205      	movs	r2, #5
 80060dc:	9803      	ldr	r0, [sp, #12]
 80060de:	f000 fad1 	bl	8006684 <__multadd>
 80060e2:	0006      	movs	r6, r0
 80060e4:	0001      	movs	r1, r0
 80060e6:	9805      	ldr	r0, [sp, #20]
 80060e8:	f000 fcea 	bl	8006ac0 <__mcmp>
 80060ec:	2800      	cmp	r0, #0
 80060ee:	dc00      	bgt.n	80060f2 <_dtoa_r+0x92a>
 80060f0:	e5ce      	b.n	8005c90 <_dtoa_r+0x4c8>
 80060f2:	9b08      	ldr	r3, [sp, #32]
 80060f4:	9a08      	ldr	r2, [sp, #32]
 80060f6:	1c5c      	adds	r4, r3, #1
 80060f8:	2331      	movs	r3, #49	@ 0x31
 80060fa:	7013      	strb	r3, [r2, #0]
 80060fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80060fe:	3301      	adds	r3, #1
 8006100:	930c      	str	r3, [sp, #48]	@ 0x30
 8006102:	e5c9      	b.n	8005c98 <_dtoa_r+0x4d0>
 8006104:	2336      	movs	r3, #54	@ 0x36
 8006106:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006108:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800610a:	1a9b      	subs	r3, r3, r2
 800610c:	9c06      	ldr	r4, [sp, #24]
 800610e:	e720      	b.n	8005f52 <_dtoa_r+0x78a>
 8006110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006112:	1e5d      	subs	r5, r3, #1
 8006114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006116:	42ab      	cmp	r3, r5
 8006118:	db08      	blt.n	800612c <_dtoa_r+0x964>
 800611a:	1b5d      	subs	r5, r3, r5
 800611c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800611e:	2b00      	cmp	r3, #0
 8006120:	daf4      	bge.n	800610c <_dtoa_r+0x944>
 8006122:	9b06      	ldr	r3, [sp, #24]
 8006124:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006126:	1a9c      	subs	r4, r3, r2
 8006128:	2300      	movs	r3, #0
 800612a:	e712      	b.n	8005f52 <_dtoa_r+0x78a>
 800612c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800612e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006130:	1aeb      	subs	r3, r5, r3
 8006132:	18d3      	adds	r3, r2, r3
 8006134:	9314      	str	r3, [sp, #80]	@ 0x50
 8006136:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006138:	9c06      	ldr	r4, [sp, #24]
 800613a:	2500      	movs	r5, #0
 800613c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613e:	e708      	b.n	8005f52 <_dtoa_r+0x78a>
 8006140:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006142:	9905      	ldr	r1, [sp, #20]
 8006144:	e742      	b.n	8005fcc <_dtoa_r+0x804>
 8006146:	2b04      	cmp	r3, #4
 8006148:	d08c      	beq.n	8006064 <_dtoa_r+0x89c>
 800614a:	331c      	adds	r3, #28
 800614c:	e783      	b.n	8006056 <_dtoa_r+0x88e>
 800614e:	0013      	movs	r3, r2
 8006150:	e7fb      	b.n	800614a <_dtoa_r+0x982>
 8006152:	9b04      	ldr	r3, [sp, #16]
 8006154:	930c      	str	r3, [sp, #48]	@ 0x30
 8006156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006158:	930e      	str	r3, [sp, #56]	@ 0x38
 800615a:	2b00      	cmp	r3, #0
 800615c:	ddb5      	ble.n	80060ca <_dtoa_r+0x902>
 800615e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006160:	2b00      	cmp	r3, #0
 8006162:	d100      	bne.n	8006166 <_dtoa_r+0x99e>
 8006164:	e107      	b.n	8006376 <_dtoa_r+0xbae>
 8006166:	2c00      	cmp	r4, #0
 8006168:	dd05      	ble.n	8006176 <_dtoa_r+0x9ae>
 800616a:	0039      	movs	r1, r7
 800616c:	0022      	movs	r2, r4
 800616e:	9803      	ldr	r0, [sp, #12]
 8006170:	f000 fc3a 	bl	80069e8 <__lshift>
 8006174:	0007      	movs	r7, r0
 8006176:	9704      	str	r7, [sp, #16]
 8006178:	2d00      	cmp	r5, #0
 800617a:	d020      	beq.n	80061be <_dtoa_r+0x9f6>
 800617c:	6879      	ldr	r1, [r7, #4]
 800617e:	9803      	ldr	r0, [sp, #12]
 8006180:	f000 fa18 	bl	80065b4 <_Balloc>
 8006184:	1e04      	subs	r4, r0, #0
 8006186:	d10c      	bne.n	80061a2 <_dtoa_r+0x9da>
 8006188:	0022      	movs	r2, r4
 800618a:	4b2e      	ldr	r3, [pc, #184]	@ (8006244 <_dtoa_r+0xa7c>)
 800618c:	482e      	ldr	r0, [pc, #184]	@ (8006248 <_dtoa_r+0xa80>)
 800618e:	492f      	ldr	r1, [pc, #188]	@ (800624c <_dtoa_r+0xa84>)
 8006190:	f7ff fb2f 	bl	80057f2 <_dtoa_r+0x2a>
 8006194:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8006196:	0037      	movs	r7, r6
 8006198:	e7ab      	b.n	80060f2 <_dtoa_r+0x92a>
 800619a:	9b04      	ldr	r3, [sp, #16]
 800619c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800619e:	930c      	str	r3, [sp, #48]	@ 0x30
 80061a0:	e7f9      	b.n	8006196 <_dtoa_r+0x9ce>
 80061a2:	0039      	movs	r1, r7
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	310c      	adds	r1, #12
 80061a8:	3202      	adds	r2, #2
 80061aa:	0092      	lsls	r2, r2, #2
 80061ac:	300c      	adds	r0, #12
 80061ae:	f000 ffd1 	bl	8007154 <memcpy>
 80061b2:	2201      	movs	r2, #1
 80061b4:	0021      	movs	r1, r4
 80061b6:	9803      	ldr	r0, [sp, #12]
 80061b8:	f000 fc16 	bl	80069e8 <__lshift>
 80061bc:	9004      	str	r0, [sp, #16]
 80061be:	9b08      	ldr	r3, [sp, #32]
 80061c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061c2:	9306      	str	r3, [sp, #24]
 80061c4:	3b01      	subs	r3, #1
 80061c6:	189b      	adds	r3, r3, r2
 80061c8:	2201      	movs	r2, #1
 80061ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80061cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061ce:	4013      	ands	r3, r2
 80061d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80061d2:	0031      	movs	r1, r6
 80061d4:	9805      	ldr	r0, [sp, #20]
 80061d6:	f7ff fa71 	bl	80056bc <quorem>
 80061da:	0039      	movs	r1, r7
 80061dc:	0005      	movs	r5, r0
 80061de:	900a      	str	r0, [sp, #40]	@ 0x28
 80061e0:	9805      	ldr	r0, [sp, #20]
 80061e2:	f000 fc6d 	bl	8006ac0 <__mcmp>
 80061e6:	9a04      	ldr	r2, [sp, #16]
 80061e8:	900d      	str	r0, [sp, #52]	@ 0x34
 80061ea:	0031      	movs	r1, r6
 80061ec:	9803      	ldr	r0, [sp, #12]
 80061ee:	f000 fc83 	bl	8006af8 <__mdiff>
 80061f2:	2201      	movs	r2, #1
 80061f4:	68c3      	ldr	r3, [r0, #12]
 80061f6:	0004      	movs	r4, r0
 80061f8:	3530      	adds	r5, #48	@ 0x30
 80061fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d104      	bne.n	800620a <_dtoa_r+0xa42>
 8006200:	0001      	movs	r1, r0
 8006202:	9805      	ldr	r0, [sp, #20]
 8006204:	f000 fc5c 	bl	8006ac0 <__mcmp>
 8006208:	9009      	str	r0, [sp, #36]	@ 0x24
 800620a:	0021      	movs	r1, r4
 800620c:	9803      	ldr	r0, [sp, #12]
 800620e:	f000 fa15 	bl	800663c <_Bfree>
 8006212:	9b06      	ldr	r3, [sp, #24]
 8006214:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006216:	1c5c      	adds	r4, r3, #1
 8006218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800621a:	4313      	orrs	r3, r2
 800621c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800621e:	4313      	orrs	r3, r2
 8006220:	d116      	bne.n	8006250 <_dtoa_r+0xa88>
 8006222:	2d39      	cmp	r5, #57	@ 0x39
 8006224:	d02f      	beq.n	8006286 <_dtoa_r+0xabe>
 8006226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006228:	2b00      	cmp	r3, #0
 800622a:	dd01      	ble.n	8006230 <_dtoa_r+0xa68>
 800622c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800622e:	3531      	adds	r5, #49	@ 0x31
 8006230:	9b06      	ldr	r3, [sp, #24]
 8006232:	701d      	strb	r5, [r3, #0]
 8006234:	e532      	b.n	8005c9c <_dtoa_r+0x4d4>
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	40240000 	.word	0x40240000
 800623c:	00000433 	.word	0x00000433
 8006240:	7ff00000 	.word	0x7ff00000
 8006244:	080079ec 	.word	0x080079ec
 8006248:	08007994 	.word	0x08007994
 800624c:	000002ef 	.word	0x000002ef
 8006250:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006252:	2b00      	cmp	r3, #0
 8006254:	db04      	blt.n	8006260 <_dtoa_r+0xa98>
 8006256:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006258:	4313      	orrs	r3, r2
 800625a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800625c:	4313      	orrs	r3, r2
 800625e:	d11e      	bne.n	800629e <_dtoa_r+0xad6>
 8006260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006262:	2b00      	cmp	r3, #0
 8006264:	dde4      	ble.n	8006230 <_dtoa_r+0xa68>
 8006266:	9905      	ldr	r1, [sp, #20]
 8006268:	2201      	movs	r2, #1
 800626a:	9803      	ldr	r0, [sp, #12]
 800626c:	f000 fbbc 	bl	80069e8 <__lshift>
 8006270:	0031      	movs	r1, r6
 8006272:	9005      	str	r0, [sp, #20]
 8006274:	f000 fc24 	bl	8006ac0 <__mcmp>
 8006278:	2800      	cmp	r0, #0
 800627a:	dc02      	bgt.n	8006282 <_dtoa_r+0xaba>
 800627c:	d1d8      	bne.n	8006230 <_dtoa_r+0xa68>
 800627e:	07eb      	lsls	r3, r5, #31
 8006280:	d5d6      	bpl.n	8006230 <_dtoa_r+0xa68>
 8006282:	2d39      	cmp	r5, #57	@ 0x39
 8006284:	d1d2      	bne.n	800622c <_dtoa_r+0xa64>
 8006286:	2339      	movs	r3, #57	@ 0x39
 8006288:	9a06      	ldr	r2, [sp, #24]
 800628a:	7013      	strb	r3, [r2, #0]
 800628c:	0023      	movs	r3, r4
 800628e:	001c      	movs	r4, r3
 8006290:	3b01      	subs	r3, #1
 8006292:	781a      	ldrb	r2, [r3, #0]
 8006294:	2a39      	cmp	r2, #57	@ 0x39
 8006296:	d050      	beq.n	800633a <_dtoa_r+0xb72>
 8006298:	3201      	adds	r2, #1
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	e4fe      	b.n	8005c9c <_dtoa_r+0x4d4>
 800629e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	dd03      	ble.n	80062ac <_dtoa_r+0xae4>
 80062a4:	2d39      	cmp	r5, #57	@ 0x39
 80062a6:	d0ee      	beq.n	8006286 <_dtoa_r+0xabe>
 80062a8:	3501      	adds	r5, #1
 80062aa:	e7c1      	b.n	8006230 <_dtoa_r+0xa68>
 80062ac:	9b06      	ldr	r3, [sp, #24]
 80062ae:	9a06      	ldr	r2, [sp, #24]
 80062b0:	701d      	strb	r5, [r3, #0]
 80062b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d02b      	beq.n	8006310 <_dtoa_r+0xb48>
 80062b8:	2300      	movs	r3, #0
 80062ba:	220a      	movs	r2, #10
 80062bc:	9905      	ldr	r1, [sp, #20]
 80062be:	9803      	ldr	r0, [sp, #12]
 80062c0:	f000 f9e0 	bl	8006684 <__multadd>
 80062c4:	9b04      	ldr	r3, [sp, #16]
 80062c6:	9005      	str	r0, [sp, #20]
 80062c8:	429f      	cmp	r7, r3
 80062ca:	d109      	bne.n	80062e0 <_dtoa_r+0xb18>
 80062cc:	0039      	movs	r1, r7
 80062ce:	2300      	movs	r3, #0
 80062d0:	220a      	movs	r2, #10
 80062d2:	9803      	ldr	r0, [sp, #12]
 80062d4:	f000 f9d6 	bl	8006684 <__multadd>
 80062d8:	0007      	movs	r7, r0
 80062da:	9004      	str	r0, [sp, #16]
 80062dc:	9406      	str	r4, [sp, #24]
 80062de:	e778      	b.n	80061d2 <_dtoa_r+0xa0a>
 80062e0:	0039      	movs	r1, r7
 80062e2:	2300      	movs	r3, #0
 80062e4:	220a      	movs	r2, #10
 80062e6:	9803      	ldr	r0, [sp, #12]
 80062e8:	f000 f9cc 	bl	8006684 <__multadd>
 80062ec:	2300      	movs	r3, #0
 80062ee:	0007      	movs	r7, r0
 80062f0:	220a      	movs	r2, #10
 80062f2:	9904      	ldr	r1, [sp, #16]
 80062f4:	9803      	ldr	r0, [sp, #12]
 80062f6:	f000 f9c5 	bl	8006684 <__multadd>
 80062fa:	9004      	str	r0, [sp, #16]
 80062fc:	e7ee      	b.n	80062dc <_dtoa_r+0xb14>
 80062fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006300:	2401      	movs	r4, #1
 8006302:	2b00      	cmp	r3, #0
 8006304:	dd00      	ble.n	8006308 <_dtoa_r+0xb40>
 8006306:	001c      	movs	r4, r3
 8006308:	9704      	str	r7, [sp, #16]
 800630a:	2700      	movs	r7, #0
 800630c:	9b08      	ldr	r3, [sp, #32]
 800630e:	191c      	adds	r4, r3, r4
 8006310:	9905      	ldr	r1, [sp, #20]
 8006312:	2201      	movs	r2, #1
 8006314:	9803      	ldr	r0, [sp, #12]
 8006316:	f000 fb67 	bl	80069e8 <__lshift>
 800631a:	0031      	movs	r1, r6
 800631c:	9005      	str	r0, [sp, #20]
 800631e:	f000 fbcf 	bl	8006ac0 <__mcmp>
 8006322:	2800      	cmp	r0, #0
 8006324:	dcb2      	bgt.n	800628c <_dtoa_r+0xac4>
 8006326:	d101      	bne.n	800632c <_dtoa_r+0xb64>
 8006328:	07ed      	lsls	r5, r5, #31
 800632a:	d4af      	bmi.n	800628c <_dtoa_r+0xac4>
 800632c:	0023      	movs	r3, r4
 800632e:	001c      	movs	r4, r3
 8006330:	3b01      	subs	r3, #1
 8006332:	781a      	ldrb	r2, [r3, #0]
 8006334:	2a30      	cmp	r2, #48	@ 0x30
 8006336:	d0fa      	beq.n	800632e <_dtoa_r+0xb66>
 8006338:	e4b0      	b.n	8005c9c <_dtoa_r+0x4d4>
 800633a:	9a08      	ldr	r2, [sp, #32]
 800633c:	429a      	cmp	r2, r3
 800633e:	d1a6      	bne.n	800628e <_dtoa_r+0xac6>
 8006340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006342:	3301      	adds	r3, #1
 8006344:	930c      	str	r3, [sp, #48]	@ 0x30
 8006346:	2331      	movs	r3, #49	@ 0x31
 8006348:	7013      	strb	r3, [r2, #0]
 800634a:	e4a7      	b.n	8005c9c <_dtoa_r+0x4d4>
 800634c:	4b14      	ldr	r3, [pc, #80]	@ (80063a0 <_dtoa_r+0xbd8>)
 800634e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006350:	9308      	str	r3, [sp, #32]
 8006352:	4b14      	ldr	r3, [pc, #80]	@ (80063a4 <_dtoa_r+0xbdc>)
 8006354:	2a00      	cmp	r2, #0
 8006356:	d001      	beq.n	800635c <_dtoa_r+0xb94>
 8006358:	f7ff fa7e 	bl	8005858 <_dtoa_r+0x90>
 800635c:	f7ff fa7e 	bl	800585c <_dtoa_r+0x94>
 8006360:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006362:	2b01      	cmp	r3, #1
 8006364:	dc00      	bgt.n	8006368 <_dtoa_r+0xba0>
 8006366:	e648      	b.n	8005ffa <_dtoa_r+0x832>
 8006368:	2001      	movs	r0, #1
 800636a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800636c:	e665      	b.n	800603a <_dtoa_r+0x872>
 800636e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006370:	2b00      	cmp	r3, #0
 8006372:	dc00      	bgt.n	8006376 <_dtoa_r+0xbae>
 8006374:	e6a9      	b.n	80060ca <_dtoa_r+0x902>
 8006376:	2400      	movs	r4, #0
 8006378:	0031      	movs	r1, r6
 800637a:	9805      	ldr	r0, [sp, #20]
 800637c:	f7ff f99e 	bl	80056bc <quorem>
 8006380:	9b08      	ldr	r3, [sp, #32]
 8006382:	3030      	adds	r0, #48	@ 0x30
 8006384:	5518      	strb	r0, [r3, r4]
 8006386:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006388:	3401      	adds	r4, #1
 800638a:	0005      	movs	r5, r0
 800638c:	42a3      	cmp	r3, r4
 800638e:	ddb6      	ble.n	80062fe <_dtoa_r+0xb36>
 8006390:	2300      	movs	r3, #0
 8006392:	220a      	movs	r2, #10
 8006394:	9905      	ldr	r1, [sp, #20]
 8006396:	9803      	ldr	r0, [sp, #12]
 8006398:	f000 f974 	bl	8006684 <__multadd>
 800639c:	9005      	str	r0, [sp, #20]
 800639e:	e7eb      	b.n	8006378 <_dtoa_r+0xbb0>
 80063a0:	08007970 	.word	0x08007970
 80063a4:	08007978 	.word	0x08007978

080063a8 <_free_r>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	0005      	movs	r5, r0
 80063ac:	1e0c      	subs	r4, r1, #0
 80063ae:	d010      	beq.n	80063d2 <_free_r+0x2a>
 80063b0:	3c04      	subs	r4, #4
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	da00      	bge.n	80063ba <_free_r+0x12>
 80063b8:	18e4      	adds	r4, r4, r3
 80063ba:	0028      	movs	r0, r5
 80063bc:	f000 f8ea 	bl	8006594 <__malloc_lock>
 80063c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006438 <_free_r+0x90>)
 80063c2:	6813      	ldr	r3, [r2, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d105      	bne.n	80063d4 <_free_r+0x2c>
 80063c8:	6063      	str	r3, [r4, #4]
 80063ca:	6014      	str	r4, [r2, #0]
 80063cc:	0028      	movs	r0, r5
 80063ce:	f000 f8e9 	bl	80065a4 <__malloc_unlock>
 80063d2:	bd70      	pop	{r4, r5, r6, pc}
 80063d4:	42a3      	cmp	r3, r4
 80063d6:	d908      	bls.n	80063ea <_free_r+0x42>
 80063d8:	6820      	ldr	r0, [r4, #0]
 80063da:	1821      	adds	r1, r4, r0
 80063dc:	428b      	cmp	r3, r1
 80063de:	d1f3      	bne.n	80063c8 <_free_r+0x20>
 80063e0:	6819      	ldr	r1, [r3, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	1809      	adds	r1, r1, r0
 80063e6:	6021      	str	r1, [r4, #0]
 80063e8:	e7ee      	b.n	80063c8 <_free_r+0x20>
 80063ea:	001a      	movs	r2, r3
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <_free_r+0x4e>
 80063f2:	42a3      	cmp	r3, r4
 80063f4:	d9f9      	bls.n	80063ea <_free_r+0x42>
 80063f6:	6811      	ldr	r1, [r2, #0]
 80063f8:	1850      	adds	r0, r2, r1
 80063fa:	42a0      	cmp	r0, r4
 80063fc:	d10b      	bne.n	8006416 <_free_r+0x6e>
 80063fe:	6820      	ldr	r0, [r4, #0]
 8006400:	1809      	adds	r1, r1, r0
 8006402:	1850      	adds	r0, r2, r1
 8006404:	6011      	str	r1, [r2, #0]
 8006406:	4283      	cmp	r3, r0
 8006408:	d1e0      	bne.n	80063cc <_free_r+0x24>
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	1841      	adds	r1, r0, r1
 8006410:	6011      	str	r1, [r2, #0]
 8006412:	6053      	str	r3, [r2, #4]
 8006414:	e7da      	b.n	80063cc <_free_r+0x24>
 8006416:	42a0      	cmp	r0, r4
 8006418:	d902      	bls.n	8006420 <_free_r+0x78>
 800641a:	230c      	movs	r3, #12
 800641c:	602b      	str	r3, [r5, #0]
 800641e:	e7d5      	b.n	80063cc <_free_r+0x24>
 8006420:	6820      	ldr	r0, [r4, #0]
 8006422:	1821      	adds	r1, r4, r0
 8006424:	428b      	cmp	r3, r1
 8006426:	d103      	bne.n	8006430 <_free_r+0x88>
 8006428:	6819      	ldr	r1, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	1809      	adds	r1, r1, r0
 800642e:	6021      	str	r1, [r4, #0]
 8006430:	6063      	str	r3, [r4, #4]
 8006432:	6054      	str	r4, [r2, #4]
 8006434:	e7ca      	b.n	80063cc <_free_r+0x24>
 8006436:	46c0      	nop			@ (mov r8, r8)
 8006438:	2000044c 	.word	0x2000044c

0800643c <malloc>:
 800643c:	b510      	push	{r4, lr}
 800643e:	4b03      	ldr	r3, [pc, #12]	@ (800644c <malloc+0x10>)
 8006440:	0001      	movs	r1, r0
 8006442:	6818      	ldr	r0, [r3, #0]
 8006444:	f000 f826 	bl	8006494 <_malloc_r>
 8006448:	bd10      	pop	{r4, pc}
 800644a:	46c0      	nop			@ (mov r8, r8)
 800644c:	20000018 	.word	0x20000018

08006450 <sbrk_aligned>:
 8006450:	b570      	push	{r4, r5, r6, lr}
 8006452:	4e0f      	ldr	r6, [pc, #60]	@ (8006490 <sbrk_aligned+0x40>)
 8006454:	000d      	movs	r5, r1
 8006456:	6831      	ldr	r1, [r6, #0]
 8006458:	0004      	movs	r4, r0
 800645a:	2900      	cmp	r1, #0
 800645c:	d102      	bne.n	8006464 <sbrk_aligned+0x14>
 800645e:	f000 fe67 	bl	8007130 <_sbrk_r>
 8006462:	6030      	str	r0, [r6, #0]
 8006464:	0029      	movs	r1, r5
 8006466:	0020      	movs	r0, r4
 8006468:	f000 fe62 	bl	8007130 <_sbrk_r>
 800646c:	1c43      	adds	r3, r0, #1
 800646e:	d103      	bne.n	8006478 <sbrk_aligned+0x28>
 8006470:	2501      	movs	r5, #1
 8006472:	426d      	negs	r5, r5
 8006474:	0028      	movs	r0, r5
 8006476:	bd70      	pop	{r4, r5, r6, pc}
 8006478:	2303      	movs	r3, #3
 800647a:	1cc5      	adds	r5, r0, #3
 800647c:	439d      	bics	r5, r3
 800647e:	42a8      	cmp	r0, r5
 8006480:	d0f8      	beq.n	8006474 <sbrk_aligned+0x24>
 8006482:	1a29      	subs	r1, r5, r0
 8006484:	0020      	movs	r0, r4
 8006486:	f000 fe53 	bl	8007130 <_sbrk_r>
 800648a:	3001      	adds	r0, #1
 800648c:	d1f2      	bne.n	8006474 <sbrk_aligned+0x24>
 800648e:	e7ef      	b.n	8006470 <sbrk_aligned+0x20>
 8006490:	20000448 	.word	0x20000448

08006494 <_malloc_r>:
 8006494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006496:	2203      	movs	r2, #3
 8006498:	1ccb      	adds	r3, r1, #3
 800649a:	4393      	bics	r3, r2
 800649c:	3308      	adds	r3, #8
 800649e:	0005      	movs	r5, r0
 80064a0:	001f      	movs	r7, r3
 80064a2:	2b0c      	cmp	r3, #12
 80064a4:	d234      	bcs.n	8006510 <_malloc_r+0x7c>
 80064a6:	270c      	movs	r7, #12
 80064a8:	42b9      	cmp	r1, r7
 80064aa:	d833      	bhi.n	8006514 <_malloc_r+0x80>
 80064ac:	0028      	movs	r0, r5
 80064ae:	f000 f871 	bl	8006594 <__malloc_lock>
 80064b2:	4e37      	ldr	r6, [pc, #220]	@ (8006590 <_malloc_r+0xfc>)
 80064b4:	6833      	ldr	r3, [r6, #0]
 80064b6:	001c      	movs	r4, r3
 80064b8:	2c00      	cmp	r4, #0
 80064ba:	d12f      	bne.n	800651c <_malloc_r+0x88>
 80064bc:	0039      	movs	r1, r7
 80064be:	0028      	movs	r0, r5
 80064c0:	f7ff ffc6 	bl	8006450 <sbrk_aligned>
 80064c4:	0004      	movs	r4, r0
 80064c6:	1c43      	adds	r3, r0, #1
 80064c8:	d15f      	bne.n	800658a <_malloc_r+0xf6>
 80064ca:	6834      	ldr	r4, [r6, #0]
 80064cc:	9400      	str	r4, [sp, #0]
 80064ce:	9b00      	ldr	r3, [sp, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d14a      	bne.n	800656a <_malloc_r+0xd6>
 80064d4:	2c00      	cmp	r4, #0
 80064d6:	d052      	beq.n	800657e <_malloc_r+0xea>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	0028      	movs	r0, r5
 80064dc:	18e3      	adds	r3, r4, r3
 80064de:	9900      	ldr	r1, [sp, #0]
 80064e0:	9301      	str	r3, [sp, #4]
 80064e2:	f000 fe25 	bl	8007130 <_sbrk_r>
 80064e6:	9b01      	ldr	r3, [sp, #4]
 80064e8:	4283      	cmp	r3, r0
 80064ea:	d148      	bne.n	800657e <_malloc_r+0xea>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	0028      	movs	r0, r5
 80064f0:	1aff      	subs	r7, r7, r3
 80064f2:	0039      	movs	r1, r7
 80064f4:	f7ff ffac 	bl	8006450 <sbrk_aligned>
 80064f8:	3001      	adds	r0, #1
 80064fa:	d040      	beq.n	800657e <_malloc_r+0xea>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	19db      	adds	r3, r3, r7
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	6833      	ldr	r3, [r6, #0]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	2a00      	cmp	r2, #0
 8006508:	d133      	bne.n	8006572 <_malloc_r+0xde>
 800650a:	9b00      	ldr	r3, [sp, #0]
 800650c:	6033      	str	r3, [r6, #0]
 800650e:	e019      	b.n	8006544 <_malloc_r+0xb0>
 8006510:	2b00      	cmp	r3, #0
 8006512:	dac9      	bge.n	80064a8 <_malloc_r+0x14>
 8006514:	230c      	movs	r3, #12
 8006516:	602b      	str	r3, [r5, #0]
 8006518:	2000      	movs	r0, #0
 800651a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800651c:	6821      	ldr	r1, [r4, #0]
 800651e:	1bc9      	subs	r1, r1, r7
 8006520:	d420      	bmi.n	8006564 <_malloc_r+0xd0>
 8006522:	290b      	cmp	r1, #11
 8006524:	d90a      	bls.n	800653c <_malloc_r+0xa8>
 8006526:	19e2      	adds	r2, r4, r7
 8006528:	6027      	str	r7, [r4, #0]
 800652a:	42a3      	cmp	r3, r4
 800652c:	d104      	bne.n	8006538 <_malloc_r+0xa4>
 800652e:	6032      	str	r2, [r6, #0]
 8006530:	6863      	ldr	r3, [r4, #4]
 8006532:	6011      	str	r1, [r2, #0]
 8006534:	6053      	str	r3, [r2, #4]
 8006536:	e005      	b.n	8006544 <_malloc_r+0xb0>
 8006538:	605a      	str	r2, [r3, #4]
 800653a:	e7f9      	b.n	8006530 <_malloc_r+0x9c>
 800653c:	6862      	ldr	r2, [r4, #4]
 800653e:	42a3      	cmp	r3, r4
 8006540:	d10e      	bne.n	8006560 <_malloc_r+0xcc>
 8006542:	6032      	str	r2, [r6, #0]
 8006544:	0028      	movs	r0, r5
 8006546:	f000 f82d 	bl	80065a4 <__malloc_unlock>
 800654a:	0020      	movs	r0, r4
 800654c:	2207      	movs	r2, #7
 800654e:	300b      	adds	r0, #11
 8006550:	1d23      	adds	r3, r4, #4
 8006552:	4390      	bics	r0, r2
 8006554:	1ac2      	subs	r2, r0, r3
 8006556:	4298      	cmp	r0, r3
 8006558:	d0df      	beq.n	800651a <_malloc_r+0x86>
 800655a:	1a1b      	subs	r3, r3, r0
 800655c:	50a3      	str	r3, [r4, r2]
 800655e:	e7dc      	b.n	800651a <_malloc_r+0x86>
 8006560:	605a      	str	r2, [r3, #4]
 8006562:	e7ef      	b.n	8006544 <_malloc_r+0xb0>
 8006564:	0023      	movs	r3, r4
 8006566:	6864      	ldr	r4, [r4, #4]
 8006568:	e7a6      	b.n	80064b8 <_malloc_r+0x24>
 800656a:	9c00      	ldr	r4, [sp, #0]
 800656c:	6863      	ldr	r3, [r4, #4]
 800656e:	9300      	str	r3, [sp, #0]
 8006570:	e7ad      	b.n	80064ce <_malloc_r+0x3a>
 8006572:	001a      	movs	r2, r3
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	42a3      	cmp	r3, r4
 8006578:	d1fb      	bne.n	8006572 <_malloc_r+0xde>
 800657a:	2300      	movs	r3, #0
 800657c:	e7da      	b.n	8006534 <_malloc_r+0xa0>
 800657e:	230c      	movs	r3, #12
 8006580:	0028      	movs	r0, r5
 8006582:	602b      	str	r3, [r5, #0]
 8006584:	f000 f80e 	bl	80065a4 <__malloc_unlock>
 8006588:	e7c6      	b.n	8006518 <_malloc_r+0x84>
 800658a:	6007      	str	r7, [r0, #0]
 800658c:	e7da      	b.n	8006544 <_malloc_r+0xb0>
 800658e:	46c0      	nop			@ (mov r8, r8)
 8006590:	2000044c 	.word	0x2000044c

08006594 <__malloc_lock>:
 8006594:	b510      	push	{r4, lr}
 8006596:	4802      	ldr	r0, [pc, #8]	@ (80065a0 <__malloc_lock+0xc>)
 8006598:	f7ff f883 	bl	80056a2 <__retarget_lock_acquire_recursive>
 800659c:	bd10      	pop	{r4, pc}
 800659e:	46c0      	nop			@ (mov r8, r8)
 80065a0:	20000444 	.word	0x20000444

080065a4 <__malloc_unlock>:
 80065a4:	b510      	push	{r4, lr}
 80065a6:	4802      	ldr	r0, [pc, #8]	@ (80065b0 <__malloc_unlock+0xc>)
 80065a8:	f7ff f87c 	bl	80056a4 <__retarget_lock_release_recursive>
 80065ac:	bd10      	pop	{r4, pc}
 80065ae:	46c0      	nop			@ (mov r8, r8)
 80065b0:	20000444 	.word	0x20000444

080065b4 <_Balloc>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	69c5      	ldr	r5, [r0, #28]
 80065b8:	0006      	movs	r6, r0
 80065ba:	000c      	movs	r4, r1
 80065bc:	2d00      	cmp	r5, #0
 80065be:	d10e      	bne.n	80065de <_Balloc+0x2a>
 80065c0:	2010      	movs	r0, #16
 80065c2:	f7ff ff3b 	bl	800643c <malloc>
 80065c6:	1e02      	subs	r2, r0, #0
 80065c8:	61f0      	str	r0, [r6, #28]
 80065ca:	d104      	bne.n	80065d6 <_Balloc+0x22>
 80065cc:	216b      	movs	r1, #107	@ 0x6b
 80065ce:	4b19      	ldr	r3, [pc, #100]	@ (8006634 <_Balloc+0x80>)
 80065d0:	4819      	ldr	r0, [pc, #100]	@ (8006638 <_Balloc+0x84>)
 80065d2:	f000 fdc9 	bl	8007168 <__assert_func>
 80065d6:	6045      	str	r5, [r0, #4]
 80065d8:	6085      	str	r5, [r0, #8]
 80065da:	6005      	str	r5, [r0, #0]
 80065dc:	60c5      	str	r5, [r0, #12]
 80065de:	69f5      	ldr	r5, [r6, #28]
 80065e0:	68eb      	ldr	r3, [r5, #12]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d013      	beq.n	800660e <_Balloc+0x5a>
 80065e6:	69f3      	ldr	r3, [r6, #28]
 80065e8:	00a2      	lsls	r2, r4, #2
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	189b      	adds	r3, r3, r2
 80065ee:	6818      	ldr	r0, [r3, #0]
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d118      	bne.n	8006626 <_Balloc+0x72>
 80065f4:	2101      	movs	r1, #1
 80065f6:	000d      	movs	r5, r1
 80065f8:	40a5      	lsls	r5, r4
 80065fa:	1d6a      	adds	r2, r5, #5
 80065fc:	0030      	movs	r0, r6
 80065fe:	0092      	lsls	r2, r2, #2
 8006600:	f000 fdd0 	bl	80071a4 <_calloc_r>
 8006604:	2800      	cmp	r0, #0
 8006606:	d00c      	beq.n	8006622 <_Balloc+0x6e>
 8006608:	6044      	str	r4, [r0, #4]
 800660a:	6085      	str	r5, [r0, #8]
 800660c:	e00d      	b.n	800662a <_Balloc+0x76>
 800660e:	2221      	movs	r2, #33	@ 0x21
 8006610:	2104      	movs	r1, #4
 8006612:	0030      	movs	r0, r6
 8006614:	f000 fdc6 	bl	80071a4 <_calloc_r>
 8006618:	69f3      	ldr	r3, [r6, #28]
 800661a:	60e8      	str	r0, [r5, #12]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e1      	bne.n	80065e6 <_Balloc+0x32>
 8006622:	2000      	movs	r0, #0
 8006624:	bd70      	pop	{r4, r5, r6, pc}
 8006626:	6802      	ldr	r2, [r0, #0]
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	2300      	movs	r3, #0
 800662c:	6103      	str	r3, [r0, #16]
 800662e:	60c3      	str	r3, [r0, #12]
 8006630:	e7f8      	b.n	8006624 <_Balloc+0x70>
 8006632:	46c0      	nop			@ (mov r8, r8)
 8006634:	0800797d 	.word	0x0800797d
 8006638:	080079fd 	.word	0x080079fd

0800663c <_Bfree>:
 800663c:	b570      	push	{r4, r5, r6, lr}
 800663e:	69c6      	ldr	r6, [r0, #28]
 8006640:	0005      	movs	r5, r0
 8006642:	000c      	movs	r4, r1
 8006644:	2e00      	cmp	r6, #0
 8006646:	d10e      	bne.n	8006666 <_Bfree+0x2a>
 8006648:	2010      	movs	r0, #16
 800664a:	f7ff fef7 	bl	800643c <malloc>
 800664e:	1e02      	subs	r2, r0, #0
 8006650:	61e8      	str	r0, [r5, #28]
 8006652:	d104      	bne.n	800665e <_Bfree+0x22>
 8006654:	218f      	movs	r1, #143	@ 0x8f
 8006656:	4b09      	ldr	r3, [pc, #36]	@ (800667c <_Bfree+0x40>)
 8006658:	4809      	ldr	r0, [pc, #36]	@ (8006680 <_Bfree+0x44>)
 800665a:	f000 fd85 	bl	8007168 <__assert_func>
 800665e:	6046      	str	r6, [r0, #4]
 8006660:	6086      	str	r6, [r0, #8]
 8006662:	6006      	str	r6, [r0, #0]
 8006664:	60c6      	str	r6, [r0, #12]
 8006666:	2c00      	cmp	r4, #0
 8006668:	d007      	beq.n	800667a <_Bfree+0x3e>
 800666a:	69eb      	ldr	r3, [r5, #28]
 800666c:	6862      	ldr	r2, [r4, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	0092      	lsls	r2, r2, #2
 8006672:	189b      	adds	r3, r3, r2
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	6022      	str	r2, [r4, #0]
 8006678:	601c      	str	r4, [r3, #0]
 800667a:	bd70      	pop	{r4, r5, r6, pc}
 800667c:	0800797d 	.word	0x0800797d
 8006680:	080079fd 	.word	0x080079fd

08006684 <__multadd>:
 8006684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006686:	000f      	movs	r7, r1
 8006688:	9001      	str	r0, [sp, #4]
 800668a:	000c      	movs	r4, r1
 800668c:	001e      	movs	r6, r3
 800668e:	2000      	movs	r0, #0
 8006690:	690d      	ldr	r5, [r1, #16]
 8006692:	3714      	adds	r7, #20
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	3001      	adds	r0, #1
 8006698:	b299      	uxth	r1, r3
 800669a:	4351      	muls	r1, r2
 800669c:	0c1b      	lsrs	r3, r3, #16
 800669e:	4353      	muls	r3, r2
 80066a0:	1989      	adds	r1, r1, r6
 80066a2:	0c0e      	lsrs	r6, r1, #16
 80066a4:	199b      	adds	r3, r3, r6
 80066a6:	0c1e      	lsrs	r6, r3, #16
 80066a8:	b289      	uxth	r1, r1
 80066aa:	041b      	lsls	r3, r3, #16
 80066ac:	185b      	adds	r3, r3, r1
 80066ae:	c708      	stmia	r7!, {r3}
 80066b0:	4285      	cmp	r5, r0
 80066b2:	dcef      	bgt.n	8006694 <__multadd+0x10>
 80066b4:	2e00      	cmp	r6, #0
 80066b6:	d022      	beq.n	80066fe <__multadd+0x7a>
 80066b8:	68a3      	ldr	r3, [r4, #8]
 80066ba:	42ab      	cmp	r3, r5
 80066bc:	dc19      	bgt.n	80066f2 <__multadd+0x6e>
 80066be:	6861      	ldr	r1, [r4, #4]
 80066c0:	9801      	ldr	r0, [sp, #4]
 80066c2:	3101      	adds	r1, #1
 80066c4:	f7ff ff76 	bl	80065b4 <_Balloc>
 80066c8:	1e07      	subs	r7, r0, #0
 80066ca:	d105      	bne.n	80066d8 <__multadd+0x54>
 80066cc:	003a      	movs	r2, r7
 80066ce:	21ba      	movs	r1, #186	@ 0xba
 80066d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <__multadd+0x80>)
 80066d2:	480d      	ldr	r0, [pc, #52]	@ (8006708 <__multadd+0x84>)
 80066d4:	f000 fd48 	bl	8007168 <__assert_func>
 80066d8:	0021      	movs	r1, r4
 80066da:	6922      	ldr	r2, [r4, #16]
 80066dc:	310c      	adds	r1, #12
 80066de:	3202      	adds	r2, #2
 80066e0:	0092      	lsls	r2, r2, #2
 80066e2:	300c      	adds	r0, #12
 80066e4:	f000 fd36 	bl	8007154 <memcpy>
 80066e8:	0021      	movs	r1, r4
 80066ea:	9801      	ldr	r0, [sp, #4]
 80066ec:	f7ff ffa6 	bl	800663c <_Bfree>
 80066f0:	003c      	movs	r4, r7
 80066f2:	1d2b      	adds	r3, r5, #4
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	18e3      	adds	r3, r4, r3
 80066f8:	3501      	adds	r5, #1
 80066fa:	605e      	str	r6, [r3, #4]
 80066fc:	6125      	str	r5, [r4, #16]
 80066fe:	0020      	movs	r0, r4
 8006700:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006702:	46c0      	nop			@ (mov r8, r8)
 8006704:	080079ec 	.word	0x080079ec
 8006708:	080079fd 	.word	0x080079fd

0800670c <__hi0bits>:
 800670c:	2280      	movs	r2, #128	@ 0x80
 800670e:	0003      	movs	r3, r0
 8006710:	0252      	lsls	r2, r2, #9
 8006712:	2000      	movs	r0, #0
 8006714:	4293      	cmp	r3, r2
 8006716:	d201      	bcs.n	800671c <__hi0bits+0x10>
 8006718:	041b      	lsls	r3, r3, #16
 800671a:	3010      	adds	r0, #16
 800671c:	2280      	movs	r2, #128	@ 0x80
 800671e:	0452      	lsls	r2, r2, #17
 8006720:	4293      	cmp	r3, r2
 8006722:	d201      	bcs.n	8006728 <__hi0bits+0x1c>
 8006724:	3008      	adds	r0, #8
 8006726:	021b      	lsls	r3, r3, #8
 8006728:	2280      	movs	r2, #128	@ 0x80
 800672a:	0552      	lsls	r2, r2, #21
 800672c:	4293      	cmp	r3, r2
 800672e:	d201      	bcs.n	8006734 <__hi0bits+0x28>
 8006730:	3004      	adds	r0, #4
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	2280      	movs	r2, #128	@ 0x80
 8006736:	05d2      	lsls	r2, r2, #23
 8006738:	4293      	cmp	r3, r2
 800673a:	d201      	bcs.n	8006740 <__hi0bits+0x34>
 800673c:	3002      	adds	r0, #2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	db03      	blt.n	800674c <__hi0bits+0x40>
 8006744:	3001      	adds	r0, #1
 8006746:	4213      	tst	r3, r2
 8006748:	d100      	bne.n	800674c <__hi0bits+0x40>
 800674a:	2020      	movs	r0, #32
 800674c:	4770      	bx	lr

0800674e <__lo0bits>:
 800674e:	6803      	ldr	r3, [r0, #0]
 8006750:	0001      	movs	r1, r0
 8006752:	2207      	movs	r2, #7
 8006754:	0018      	movs	r0, r3
 8006756:	4010      	ands	r0, r2
 8006758:	4213      	tst	r3, r2
 800675a:	d00d      	beq.n	8006778 <__lo0bits+0x2a>
 800675c:	3a06      	subs	r2, #6
 800675e:	2000      	movs	r0, #0
 8006760:	4213      	tst	r3, r2
 8006762:	d105      	bne.n	8006770 <__lo0bits+0x22>
 8006764:	3002      	adds	r0, #2
 8006766:	4203      	tst	r3, r0
 8006768:	d003      	beq.n	8006772 <__lo0bits+0x24>
 800676a:	40d3      	lsrs	r3, r2
 800676c:	0010      	movs	r0, r2
 800676e:	600b      	str	r3, [r1, #0]
 8006770:	4770      	bx	lr
 8006772:	089b      	lsrs	r3, r3, #2
 8006774:	600b      	str	r3, [r1, #0]
 8006776:	e7fb      	b.n	8006770 <__lo0bits+0x22>
 8006778:	b29a      	uxth	r2, r3
 800677a:	2a00      	cmp	r2, #0
 800677c:	d101      	bne.n	8006782 <__lo0bits+0x34>
 800677e:	2010      	movs	r0, #16
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	b2da      	uxtb	r2, r3
 8006784:	2a00      	cmp	r2, #0
 8006786:	d101      	bne.n	800678c <__lo0bits+0x3e>
 8006788:	3008      	adds	r0, #8
 800678a:	0a1b      	lsrs	r3, r3, #8
 800678c:	071a      	lsls	r2, r3, #28
 800678e:	d101      	bne.n	8006794 <__lo0bits+0x46>
 8006790:	3004      	adds	r0, #4
 8006792:	091b      	lsrs	r3, r3, #4
 8006794:	079a      	lsls	r2, r3, #30
 8006796:	d101      	bne.n	800679c <__lo0bits+0x4e>
 8006798:	3002      	adds	r0, #2
 800679a:	089b      	lsrs	r3, r3, #2
 800679c:	07da      	lsls	r2, r3, #31
 800679e:	d4e9      	bmi.n	8006774 <__lo0bits+0x26>
 80067a0:	3001      	adds	r0, #1
 80067a2:	085b      	lsrs	r3, r3, #1
 80067a4:	d1e6      	bne.n	8006774 <__lo0bits+0x26>
 80067a6:	2020      	movs	r0, #32
 80067a8:	e7e2      	b.n	8006770 <__lo0bits+0x22>
	...

080067ac <__i2b>:
 80067ac:	b510      	push	{r4, lr}
 80067ae:	000c      	movs	r4, r1
 80067b0:	2101      	movs	r1, #1
 80067b2:	f7ff feff 	bl	80065b4 <_Balloc>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d107      	bne.n	80067ca <__i2b+0x1e>
 80067ba:	2146      	movs	r1, #70	@ 0x46
 80067bc:	4c05      	ldr	r4, [pc, #20]	@ (80067d4 <__i2b+0x28>)
 80067be:	0002      	movs	r2, r0
 80067c0:	4b05      	ldr	r3, [pc, #20]	@ (80067d8 <__i2b+0x2c>)
 80067c2:	0020      	movs	r0, r4
 80067c4:	31ff      	adds	r1, #255	@ 0xff
 80067c6:	f000 fccf 	bl	8007168 <__assert_func>
 80067ca:	2301      	movs	r3, #1
 80067cc:	6144      	str	r4, [r0, #20]
 80067ce:	6103      	str	r3, [r0, #16]
 80067d0:	bd10      	pop	{r4, pc}
 80067d2:	46c0      	nop			@ (mov r8, r8)
 80067d4:	080079fd 	.word	0x080079fd
 80067d8:	080079ec 	.word	0x080079ec

080067dc <__multiply>:
 80067dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067de:	0014      	movs	r4, r2
 80067e0:	690a      	ldr	r2, [r1, #16]
 80067e2:	6923      	ldr	r3, [r4, #16]
 80067e4:	000d      	movs	r5, r1
 80067e6:	b089      	sub	sp, #36	@ 0x24
 80067e8:	429a      	cmp	r2, r3
 80067ea:	db02      	blt.n	80067f2 <__multiply+0x16>
 80067ec:	0023      	movs	r3, r4
 80067ee:	000c      	movs	r4, r1
 80067f0:	001d      	movs	r5, r3
 80067f2:	6927      	ldr	r7, [r4, #16]
 80067f4:	692e      	ldr	r6, [r5, #16]
 80067f6:	6861      	ldr	r1, [r4, #4]
 80067f8:	19bb      	adds	r3, r7, r6
 80067fa:	9300      	str	r3, [sp, #0]
 80067fc:	68a3      	ldr	r3, [r4, #8]
 80067fe:	19ba      	adds	r2, r7, r6
 8006800:	4293      	cmp	r3, r2
 8006802:	da00      	bge.n	8006806 <__multiply+0x2a>
 8006804:	3101      	adds	r1, #1
 8006806:	f7ff fed5 	bl	80065b4 <_Balloc>
 800680a:	4684      	mov	ip, r0
 800680c:	2800      	cmp	r0, #0
 800680e:	d106      	bne.n	800681e <__multiply+0x42>
 8006810:	21b1      	movs	r1, #177	@ 0xb1
 8006812:	4662      	mov	r2, ip
 8006814:	4b44      	ldr	r3, [pc, #272]	@ (8006928 <__multiply+0x14c>)
 8006816:	4845      	ldr	r0, [pc, #276]	@ (800692c <__multiply+0x150>)
 8006818:	0049      	lsls	r1, r1, #1
 800681a:	f000 fca5 	bl	8007168 <__assert_func>
 800681e:	0002      	movs	r2, r0
 8006820:	19bb      	adds	r3, r7, r6
 8006822:	3214      	adds	r2, #20
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	18d3      	adds	r3, r2, r3
 8006828:	9301      	str	r3, [sp, #4]
 800682a:	2100      	movs	r1, #0
 800682c:	0013      	movs	r3, r2
 800682e:	9801      	ldr	r0, [sp, #4]
 8006830:	4283      	cmp	r3, r0
 8006832:	d328      	bcc.n	8006886 <__multiply+0xaa>
 8006834:	0023      	movs	r3, r4
 8006836:	00bf      	lsls	r7, r7, #2
 8006838:	3314      	adds	r3, #20
 800683a:	9304      	str	r3, [sp, #16]
 800683c:	3514      	adds	r5, #20
 800683e:	19db      	adds	r3, r3, r7
 8006840:	00b6      	lsls	r6, r6, #2
 8006842:	9302      	str	r3, [sp, #8]
 8006844:	19ab      	adds	r3, r5, r6
 8006846:	9307      	str	r3, [sp, #28]
 8006848:	2304      	movs	r3, #4
 800684a:	9305      	str	r3, [sp, #20]
 800684c:	0023      	movs	r3, r4
 800684e:	9902      	ldr	r1, [sp, #8]
 8006850:	3315      	adds	r3, #21
 8006852:	4299      	cmp	r1, r3
 8006854:	d305      	bcc.n	8006862 <__multiply+0x86>
 8006856:	1b0c      	subs	r4, r1, r4
 8006858:	3c15      	subs	r4, #21
 800685a:	08a4      	lsrs	r4, r4, #2
 800685c:	3401      	adds	r4, #1
 800685e:	00a3      	lsls	r3, r4, #2
 8006860:	9305      	str	r3, [sp, #20]
 8006862:	9b07      	ldr	r3, [sp, #28]
 8006864:	429d      	cmp	r5, r3
 8006866:	d310      	bcc.n	800688a <__multiply+0xae>
 8006868:	9b00      	ldr	r3, [sp, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	dd05      	ble.n	800687a <__multiply+0x9e>
 800686e:	9b01      	ldr	r3, [sp, #4]
 8006870:	3b04      	subs	r3, #4
 8006872:	9301      	str	r3, [sp, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d052      	beq.n	8006920 <__multiply+0x144>
 800687a:	4663      	mov	r3, ip
 800687c:	4660      	mov	r0, ip
 800687e:	9a00      	ldr	r2, [sp, #0]
 8006880:	611a      	str	r2, [r3, #16]
 8006882:	b009      	add	sp, #36	@ 0x24
 8006884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006886:	c302      	stmia	r3!, {r1}
 8006888:	e7d1      	b.n	800682e <__multiply+0x52>
 800688a:	682c      	ldr	r4, [r5, #0]
 800688c:	b2a4      	uxth	r4, r4
 800688e:	2c00      	cmp	r4, #0
 8006890:	d01f      	beq.n	80068d2 <__multiply+0xf6>
 8006892:	2300      	movs	r3, #0
 8006894:	0017      	movs	r7, r2
 8006896:	9e04      	ldr	r6, [sp, #16]
 8006898:	9303      	str	r3, [sp, #12]
 800689a:	ce08      	ldmia	r6!, {r3}
 800689c:	6839      	ldr	r1, [r7, #0]
 800689e:	9306      	str	r3, [sp, #24]
 80068a0:	466b      	mov	r3, sp
 80068a2:	8b1b      	ldrh	r3, [r3, #24]
 80068a4:	b288      	uxth	r0, r1
 80068a6:	4363      	muls	r3, r4
 80068a8:	181b      	adds	r3, r3, r0
 80068aa:	9803      	ldr	r0, [sp, #12]
 80068ac:	0c09      	lsrs	r1, r1, #16
 80068ae:	181b      	adds	r3, r3, r0
 80068b0:	9806      	ldr	r0, [sp, #24]
 80068b2:	0c00      	lsrs	r0, r0, #16
 80068b4:	4360      	muls	r0, r4
 80068b6:	1840      	adds	r0, r0, r1
 80068b8:	0c19      	lsrs	r1, r3, #16
 80068ba:	1841      	adds	r1, r0, r1
 80068bc:	0c08      	lsrs	r0, r1, #16
 80068be:	b29b      	uxth	r3, r3
 80068c0:	0409      	lsls	r1, r1, #16
 80068c2:	4319      	orrs	r1, r3
 80068c4:	9b02      	ldr	r3, [sp, #8]
 80068c6:	9003      	str	r0, [sp, #12]
 80068c8:	c702      	stmia	r7!, {r1}
 80068ca:	42b3      	cmp	r3, r6
 80068cc:	d8e5      	bhi.n	800689a <__multiply+0xbe>
 80068ce:	9b05      	ldr	r3, [sp, #20]
 80068d0:	50d0      	str	r0, [r2, r3]
 80068d2:	682c      	ldr	r4, [r5, #0]
 80068d4:	0c24      	lsrs	r4, r4, #16
 80068d6:	d020      	beq.n	800691a <__multiply+0x13e>
 80068d8:	2100      	movs	r1, #0
 80068da:	0010      	movs	r0, r2
 80068dc:	6813      	ldr	r3, [r2, #0]
 80068de:	9e04      	ldr	r6, [sp, #16]
 80068e0:	9103      	str	r1, [sp, #12]
 80068e2:	6831      	ldr	r1, [r6, #0]
 80068e4:	6807      	ldr	r7, [r0, #0]
 80068e6:	b289      	uxth	r1, r1
 80068e8:	4361      	muls	r1, r4
 80068ea:	0c3f      	lsrs	r7, r7, #16
 80068ec:	19c9      	adds	r1, r1, r7
 80068ee:	9f03      	ldr	r7, [sp, #12]
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	19c9      	adds	r1, r1, r7
 80068f4:	040f      	lsls	r7, r1, #16
 80068f6:	431f      	orrs	r7, r3
 80068f8:	6007      	str	r7, [r0, #0]
 80068fa:	ce80      	ldmia	r6!, {r7}
 80068fc:	6843      	ldr	r3, [r0, #4]
 80068fe:	0c3f      	lsrs	r7, r7, #16
 8006900:	4367      	muls	r7, r4
 8006902:	b29b      	uxth	r3, r3
 8006904:	0c09      	lsrs	r1, r1, #16
 8006906:	18fb      	adds	r3, r7, r3
 8006908:	185b      	adds	r3, r3, r1
 800690a:	0c19      	lsrs	r1, r3, #16
 800690c:	9103      	str	r1, [sp, #12]
 800690e:	9902      	ldr	r1, [sp, #8]
 8006910:	3004      	adds	r0, #4
 8006912:	42b1      	cmp	r1, r6
 8006914:	d8e5      	bhi.n	80068e2 <__multiply+0x106>
 8006916:	9905      	ldr	r1, [sp, #20]
 8006918:	5053      	str	r3, [r2, r1]
 800691a:	3504      	adds	r5, #4
 800691c:	3204      	adds	r2, #4
 800691e:	e7a0      	b.n	8006862 <__multiply+0x86>
 8006920:	9b00      	ldr	r3, [sp, #0]
 8006922:	3b01      	subs	r3, #1
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	e79f      	b.n	8006868 <__multiply+0x8c>
 8006928:	080079ec 	.word	0x080079ec
 800692c:	080079fd 	.word	0x080079fd

08006930 <__pow5mult>:
 8006930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006932:	2303      	movs	r3, #3
 8006934:	0015      	movs	r5, r2
 8006936:	0007      	movs	r7, r0
 8006938:	000e      	movs	r6, r1
 800693a:	401a      	ands	r2, r3
 800693c:	421d      	tst	r5, r3
 800693e:	d008      	beq.n	8006952 <__pow5mult+0x22>
 8006940:	4925      	ldr	r1, [pc, #148]	@ (80069d8 <__pow5mult+0xa8>)
 8006942:	3a01      	subs	r2, #1
 8006944:	0092      	lsls	r2, r2, #2
 8006946:	5852      	ldr	r2, [r2, r1]
 8006948:	2300      	movs	r3, #0
 800694a:	0031      	movs	r1, r6
 800694c:	f7ff fe9a 	bl	8006684 <__multadd>
 8006950:	0006      	movs	r6, r0
 8006952:	10ad      	asrs	r5, r5, #2
 8006954:	d03d      	beq.n	80069d2 <__pow5mult+0xa2>
 8006956:	69fc      	ldr	r4, [r7, #28]
 8006958:	2c00      	cmp	r4, #0
 800695a:	d10f      	bne.n	800697c <__pow5mult+0x4c>
 800695c:	2010      	movs	r0, #16
 800695e:	f7ff fd6d 	bl	800643c <malloc>
 8006962:	1e02      	subs	r2, r0, #0
 8006964:	61f8      	str	r0, [r7, #28]
 8006966:	d105      	bne.n	8006974 <__pow5mult+0x44>
 8006968:	21b4      	movs	r1, #180	@ 0xb4
 800696a:	4b1c      	ldr	r3, [pc, #112]	@ (80069dc <__pow5mult+0xac>)
 800696c:	481c      	ldr	r0, [pc, #112]	@ (80069e0 <__pow5mult+0xb0>)
 800696e:	31ff      	adds	r1, #255	@ 0xff
 8006970:	f000 fbfa 	bl	8007168 <__assert_func>
 8006974:	6044      	str	r4, [r0, #4]
 8006976:	6084      	str	r4, [r0, #8]
 8006978:	6004      	str	r4, [r0, #0]
 800697a:	60c4      	str	r4, [r0, #12]
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	689c      	ldr	r4, [r3, #8]
 8006980:	9301      	str	r3, [sp, #4]
 8006982:	2c00      	cmp	r4, #0
 8006984:	d108      	bne.n	8006998 <__pow5mult+0x68>
 8006986:	0038      	movs	r0, r7
 8006988:	4916      	ldr	r1, [pc, #88]	@ (80069e4 <__pow5mult+0xb4>)
 800698a:	f7ff ff0f 	bl	80067ac <__i2b>
 800698e:	9b01      	ldr	r3, [sp, #4]
 8006990:	0004      	movs	r4, r0
 8006992:	6098      	str	r0, [r3, #8]
 8006994:	2300      	movs	r3, #0
 8006996:	6003      	str	r3, [r0, #0]
 8006998:	2301      	movs	r3, #1
 800699a:	421d      	tst	r5, r3
 800699c:	d00a      	beq.n	80069b4 <__pow5mult+0x84>
 800699e:	0031      	movs	r1, r6
 80069a0:	0022      	movs	r2, r4
 80069a2:	0038      	movs	r0, r7
 80069a4:	f7ff ff1a 	bl	80067dc <__multiply>
 80069a8:	0031      	movs	r1, r6
 80069aa:	9001      	str	r0, [sp, #4]
 80069ac:	0038      	movs	r0, r7
 80069ae:	f7ff fe45 	bl	800663c <_Bfree>
 80069b2:	9e01      	ldr	r6, [sp, #4]
 80069b4:	106d      	asrs	r5, r5, #1
 80069b6:	d00c      	beq.n	80069d2 <__pow5mult+0xa2>
 80069b8:	6820      	ldr	r0, [r4, #0]
 80069ba:	2800      	cmp	r0, #0
 80069bc:	d107      	bne.n	80069ce <__pow5mult+0x9e>
 80069be:	0022      	movs	r2, r4
 80069c0:	0021      	movs	r1, r4
 80069c2:	0038      	movs	r0, r7
 80069c4:	f7ff ff0a 	bl	80067dc <__multiply>
 80069c8:	2300      	movs	r3, #0
 80069ca:	6020      	str	r0, [r4, #0]
 80069cc:	6003      	str	r3, [r0, #0]
 80069ce:	0004      	movs	r4, r0
 80069d0:	e7e2      	b.n	8006998 <__pow5mult+0x68>
 80069d2:	0030      	movs	r0, r6
 80069d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80069d6:	46c0      	nop			@ (mov r8, r8)
 80069d8:	08007af0 	.word	0x08007af0
 80069dc:	0800797d 	.word	0x0800797d
 80069e0:	080079fd 	.word	0x080079fd
 80069e4:	00000271 	.word	0x00000271

080069e8 <__lshift>:
 80069e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ea:	000c      	movs	r4, r1
 80069ec:	0016      	movs	r6, r2
 80069ee:	6923      	ldr	r3, [r4, #16]
 80069f0:	1157      	asrs	r7, r2, #5
 80069f2:	b085      	sub	sp, #20
 80069f4:	18fb      	adds	r3, r7, r3
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	3301      	adds	r3, #1
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	6849      	ldr	r1, [r1, #4]
 80069fe:	68a3      	ldr	r3, [r4, #8]
 8006a00:	9002      	str	r0, [sp, #8]
 8006a02:	9a00      	ldr	r2, [sp, #0]
 8006a04:	4293      	cmp	r3, r2
 8006a06:	db10      	blt.n	8006a2a <__lshift+0x42>
 8006a08:	9802      	ldr	r0, [sp, #8]
 8006a0a:	f7ff fdd3 	bl	80065b4 <_Balloc>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	0001      	movs	r1, r0
 8006a12:	0005      	movs	r5, r0
 8006a14:	001a      	movs	r2, r3
 8006a16:	3114      	adds	r1, #20
 8006a18:	4298      	cmp	r0, r3
 8006a1a:	d10c      	bne.n	8006a36 <__lshift+0x4e>
 8006a1c:	21ef      	movs	r1, #239	@ 0xef
 8006a1e:	002a      	movs	r2, r5
 8006a20:	4b25      	ldr	r3, [pc, #148]	@ (8006ab8 <__lshift+0xd0>)
 8006a22:	4826      	ldr	r0, [pc, #152]	@ (8006abc <__lshift+0xd4>)
 8006a24:	0049      	lsls	r1, r1, #1
 8006a26:	f000 fb9f 	bl	8007168 <__assert_func>
 8006a2a:	3101      	adds	r1, #1
 8006a2c:	005b      	lsls	r3, r3, #1
 8006a2e:	e7e8      	b.n	8006a02 <__lshift+0x1a>
 8006a30:	0098      	lsls	r0, r3, #2
 8006a32:	500a      	str	r2, [r1, r0]
 8006a34:	3301      	adds	r3, #1
 8006a36:	42bb      	cmp	r3, r7
 8006a38:	dbfa      	blt.n	8006a30 <__lshift+0x48>
 8006a3a:	43fb      	mvns	r3, r7
 8006a3c:	17db      	asrs	r3, r3, #31
 8006a3e:	401f      	ands	r7, r3
 8006a40:	00bf      	lsls	r7, r7, #2
 8006a42:	0023      	movs	r3, r4
 8006a44:	201f      	movs	r0, #31
 8006a46:	19c9      	adds	r1, r1, r7
 8006a48:	0037      	movs	r7, r6
 8006a4a:	6922      	ldr	r2, [r4, #16]
 8006a4c:	3314      	adds	r3, #20
 8006a4e:	0092      	lsls	r2, r2, #2
 8006a50:	189a      	adds	r2, r3, r2
 8006a52:	4007      	ands	r7, r0
 8006a54:	4206      	tst	r6, r0
 8006a56:	d029      	beq.n	8006aac <__lshift+0xc4>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	1bc0      	subs	r0, r0, r7
 8006a5c:	9003      	str	r0, [sp, #12]
 8006a5e:	468c      	mov	ip, r1
 8006a60:	2000      	movs	r0, #0
 8006a62:	681e      	ldr	r6, [r3, #0]
 8006a64:	40be      	lsls	r6, r7
 8006a66:	4306      	orrs	r6, r0
 8006a68:	4660      	mov	r0, ip
 8006a6a:	c040      	stmia	r0!, {r6}
 8006a6c:	4684      	mov	ip, r0
 8006a6e:	9e03      	ldr	r6, [sp, #12]
 8006a70:	cb01      	ldmia	r3!, {r0}
 8006a72:	40f0      	lsrs	r0, r6
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d8f4      	bhi.n	8006a62 <__lshift+0x7a>
 8006a78:	0026      	movs	r6, r4
 8006a7a:	3615      	adds	r6, #21
 8006a7c:	2304      	movs	r3, #4
 8006a7e:	42b2      	cmp	r2, r6
 8006a80:	d304      	bcc.n	8006a8c <__lshift+0xa4>
 8006a82:	1b13      	subs	r3, r2, r4
 8006a84:	3b15      	subs	r3, #21
 8006a86:	089b      	lsrs	r3, r3, #2
 8006a88:	3301      	adds	r3, #1
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	50c8      	str	r0, [r1, r3]
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	d002      	beq.n	8006a98 <__lshift+0xb0>
 8006a92:	9b01      	ldr	r3, [sp, #4]
 8006a94:	3302      	adds	r3, #2
 8006a96:	9300      	str	r3, [sp, #0]
 8006a98:	9b00      	ldr	r3, [sp, #0]
 8006a9a:	9802      	ldr	r0, [sp, #8]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	0021      	movs	r1, r4
 8006aa0:	612b      	str	r3, [r5, #16]
 8006aa2:	f7ff fdcb 	bl	800663c <_Bfree>
 8006aa6:	0028      	movs	r0, r5
 8006aa8:	b005      	add	sp, #20
 8006aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aac:	cb01      	ldmia	r3!, {r0}
 8006aae:	c101      	stmia	r1!, {r0}
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d8fb      	bhi.n	8006aac <__lshift+0xc4>
 8006ab4:	e7f0      	b.n	8006a98 <__lshift+0xb0>
 8006ab6:	46c0      	nop			@ (mov r8, r8)
 8006ab8:	080079ec 	.word	0x080079ec
 8006abc:	080079fd 	.word	0x080079fd

08006ac0 <__mcmp>:
 8006ac0:	b530      	push	{r4, r5, lr}
 8006ac2:	690b      	ldr	r3, [r1, #16]
 8006ac4:	6904      	ldr	r4, [r0, #16]
 8006ac6:	0002      	movs	r2, r0
 8006ac8:	1ae0      	subs	r0, r4, r3
 8006aca:	429c      	cmp	r4, r3
 8006acc:	d10f      	bne.n	8006aee <__mcmp+0x2e>
 8006ace:	3214      	adds	r2, #20
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	3114      	adds	r1, #20
 8006ad4:	0014      	movs	r4, r2
 8006ad6:	18c9      	adds	r1, r1, r3
 8006ad8:	18d2      	adds	r2, r2, r3
 8006ada:	3a04      	subs	r2, #4
 8006adc:	3904      	subs	r1, #4
 8006ade:	6815      	ldr	r5, [r2, #0]
 8006ae0:	680b      	ldr	r3, [r1, #0]
 8006ae2:	429d      	cmp	r5, r3
 8006ae4:	d004      	beq.n	8006af0 <__mcmp+0x30>
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	429d      	cmp	r5, r3
 8006aea:	d200      	bcs.n	8006aee <__mcmp+0x2e>
 8006aec:	3802      	subs	r0, #2
 8006aee:	bd30      	pop	{r4, r5, pc}
 8006af0:	4294      	cmp	r4, r2
 8006af2:	d3f2      	bcc.n	8006ada <__mcmp+0x1a>
 8006af4:	e7fb      	b.n	8006aee <__mcmp+0x2e>
	...

08006af8 <__mdiff>:
 8006af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006afa:	000c      	movs	r4, r1
 8006afc:	b087      	sub	sp, #28
 8006afe:	9000      	str	r0, [sp, #0]
 8006b00:	0011      	movs	r1, r2
 8006b02:	0020      	movs	r0, r4
 8006b04:	0017      	movs	r7, r2
 8006b06:	f7ff ffdb 	bl	8006ac0 <__mcmp>
 8006b0a:	1e05      	subs	r5, r0, #0
 8006b0c:	d110      	bne.n	8006b30 <__mdiff+0x38>
 8006b0e:	0001      	movs	r1, r0
 8006b10:	9800      	ldr	r0, [sp, #0]
 8006b12:	f7ff fd4f 	bl	80065b4 <_Balloc>
 8006b16:	1e02      	subs	r2, r0, #0
 8006b18:	d104      	bne.n	8006b24 <__mdiff+0x2c>
 8006b1a:	4b40      	ldr	r3, [pc, #256]	@ (8006c1c <__mdiff+0x124>)
 8006b1c:	4840      	ldr	r0, [pc, #256]	@ (8006c20 <__mdiff+0x128>)
 8006b1e:	4941      	ldr	r1, [pc, #260]	@ (8006c24 <__mdiff+0x12c>)
 8006b20:	f000 fb22 	bl	8007168 <__assert_func>
 8006b24:	2301      	movs	r3, #1
 8006b26:	6145      	str	r5, [r0, #20]
 8006b28:	6103      	str	r3, [r0, #16]
 8006b2a:	0010      	movs	r0, r2
 8006b2c:	b007      	add	sp, #28
 8006b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b30:	2600      	movs	r6, #0
 8006b32:	42b0      	cmp	r0, r6
 8006b34:	da03      	bge.n	8006b3e <__mdiff+0x46>
 8006b36:	0023      	movs	r3, r4
 8006b38:	003c      	movs	r4, r7
 8006b3a:	001f      	movs	r7, r3
 8006b3c:	3601      	adds	r6, #1
 8006b3e:	6861      	ldr	r1, [r4, #4]
 8006b40:	9800      	ldr	r0, [sp, #0]
 8006b42:	f7ff fd37 	bl	80065b4 <_Balloc>
 8006b46:	1e02      	subs	r2, r0, #0
 8006b48:	d103      	bne.n	8006b52 <__mdiff+0x5a>
 8006b4a:	4b34      	ldr	r3, [pc, #208]	@ (8006c1c <__mdiff+0x124>)
 8006b4c:	4834      	ldr	r0, [pc, #208]	@ (8006c20 <__mdiff+0x128>)
 8006b4e:	4936      	ldr	r1, [pc, #216]	@ (8006c28 <__mdiff+0x130>)
 8006b50:	e7e6      	b.n	8006b20 <__mdiff+0x28>
 8006b52:	6923      	ldr	r3, [r4, #16]
 8006b54:	3414      	adds	r4, #20
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	18e3      	adds	r3, r4, r3
 8006b5c:	0021      	movs	r1, r4
 8006b5e:	9401      	str	r4, [sp, #4]
 8006b60:	003c      	movs	r4, r7
 8006b62:	9302      	str	r3, [sp, #8]
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	3414      	adds	r4, #20
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	18e3      	adds	r3, r4, r3
 8006b6c:	9303      	str	r3, [sp, #12]
 8006b6e:	0003      	movs	r3, r0
 8006b70:	60c6      	str	r6, [r0, #12]
 8006b72:	468c      	mov	ip, r1
 8006b74:	2000      	movs	r0, #0
 8006b76:	3314      	adds	r3, #20
 8006b78:	9304      	str	r3, [sp, #16]
 8006b7a:	9305      	str	r3, [sp, #20]
 8006b7c:	4663      	mov	r3, ip
 8006b7e:	cb20      	ldmia	r3!, {r5}
 8006b80:	b2a9      	uxth	r1, r5
 8006b82:	000e      	movs	r6, r1
 8006b84:	469c      	mov	ip, r3
 8006b86:	cc08      	ldmia	r4!, {r3}
 8006b88:	0c2d      	lsrs	r5, r5, #16
 8006b8a:	b299      	uxth	r1, r3
 8006b8c:	1a71      	subs	r1, r6, r1
 8006b8e:	1809      	adds	r1, r1, r0
 8006b90:	0c1b      	lsrs	r3, r3, #16
 8006b92:	1408      	asrs	r0, r1, #16
 8006b94:	1aeb      	subs	r3, r5, r3
 8006b96:	181b      	adds	r3, r3, r0
 8006b98:	1418      	asrs	r0, r3, #16
 8006b9a:	b289      	uxth	r1, r1
 8006b9c:	041b      	lsls	r3, r3, #16
 8006b9e:	4319      	orrs	r1, r3
 8006ba0:	9b05      	ldr	r3, [sp, #20]
 8006ba2:	c302      	stmia	r3!, {r1}
 8006ba4:	9305      	str	r3, [sp, #20]
 8006ba6:	9b03      	ldr	r3, [sp, #12]
 8006ba8:	42a3      	cmp	r3, r4
 8006baa:	d8e7      	bhi.n	8006b7c <__mdiff+0x84>
 8006bac:	0039      	movs	r1, r7
 8006bae:	9c03      	ldr	r4, [sp, #12]
 8006bb0:	3115      	adds	r1, #21
 8006bb2:	2304      	movs	r3, #4
 8006bb4:	428c      	cmp	r4, r1
 8006bb6:	d304      	bcc.n	8006bc2 <__mdiff+0xca>
 8006bb8:	1be3      	subs	r3, r4, r7
 8006bba:	3b15      	subs	r3, #21
 8006bbc:	089b      	lsrs	r3, r3, #2
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	9901      	ldr	r1, [sp, #4]
 8006bc4:	18cd      	adds	r5, r1, r3
 8006bc6:	9904      	ldr	r1, [sp, #16]
 8006bc8:	002e      	movs	r6, r5
 8006bca:	18cb      	adds	r3, r1, r3
 8006bcc:	001f      	movs	r7, r3
 8006bce:	9902      	ldr	r1, [sp, #8]
 8006bd0:	428e      	cmp	r6, r1
 8006bd2:	d311      	bcc.n	8006bf8 <__mdiff+0x100>
 8006bd4:	9c02      	ldr	r4, [sp, #8]
 8006bd6:	1ee9      	subs	r1, r5, #3
 8006bd8:	2000      	movs	r0, #0
 8006bda:	428c      	cmp	r4, r1
 8006bdc:	d304      	bcc.n	8006be8 <__mdiff+0xf0>
 8006bde:	0021      	movs	r1, r4
 8006be0:	3103      	adds	r1, #3
 8006be2:	1b49      	subs	r1, r1, r5
 8006be4:	0889      	lsrs	r1, r1, #2
 8006be6:	0088      	lsls	r0, r1, #2
 8006be8:	181b      	adds	r3, r3, r0
 8006bea:	3b04      	subs	r3, #4
 8006bec:	6819      	ldr	r1, [r3, #0]
 8006bee:	2900      	cmp	r1, #0
 8006bf0:	d010      	beq.n	8006c14 <__mdiff+0x11c>
 8006bf2:	9b00      	ldr	r3, [sp, #0]
 8006bf4:	6113      	str	r3, [r2, #16]
 8006bf6:	e798      	b.n	8006b2a <__mdiff+0x32>
 8006bf8:	4684      	mov	ip, r0
 8006bfa:	ce02      	ldmia	r6!, {r1}
 8006bfc:	b288      	uxth	r0, r1
 8006bfe:	4460      	add	r0, ip
 8006c00:	1400      	asrs	r0, r0, #16
 8006c02:	0c0c      	lsrs	r4, r1, #16
 8006c04:	1904      	adds	r4, r0, r4
 8006c06:	4461      	add	r1, ip
 8006c08:	1420      	asrs	r0, r4, #16
 8006c0a:	b289      	uxth	r1, r1
 8006c0c:	0424      	lsls	r4, r4, #16
 8006c0e:	4321      	orrs	r1, r4
 8006c10:	c702      	stmia	r7!, {r1}
 8006c12:	e7dc      	b.n	8006bce <__mdiff+0xd6>
 8006c14:	9900      	ldr	r1, [sp, #0]
 8006c16:	3901      	subs	r1, #1
 8006c18:	9100      	str	r1, [sp, #0]
 8006c1a:	e7e6      	b.n	8006bea <__mdiff+0xf2>
 8006c1c:	080079ec 	.word	0x080079ec
 8006c20:	080079fd 	.word	0x080079fd
 8006c24:	00000237 	.word	0x00000237
 8006c28:	00000245 	.word	0x00000245

08006c2c <__d2b>:
 8006c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c2e:	2101      	movs	r1, #1
 8006c30:	0016      	movs	r6, r2
 8006c32:	001f      	movs	r7, r3
 8006c34:	f7ff fcbe 	bl	80065b4 <_Balloc>
 8006c38:	1e04      	subs	r4, r0, #0
 8006c3a:	d105      	bne.n	8006c48 <__d2b+0x1c>
 8006c3c:	0022      	movs	r2, r4
 8006c3e:	4b25      	ldr	r3, [pc, #148]	@ (8006cd4 <__d2b+0xa8>)
 8006c40:	4825      	ldr	r0, [pc, #148]	@ (8006cd8 <__d2b+0xac>)
 8006c42:	4926      	ldr	r1, [pc, #152]	@ (8006cdc <__d2b+0xb0>)
 8006c44:	f000 fa90 	bl	8007168 <__assert_func>
 8006c48:	033b      	lsls	r3, r7, #12
 8006c4a:	007d      	lsls	r5, r7, #1
 8006c4c:	0b1b      	lsrs	r3, r3, #12
 8006c4e:	0d6d      	lsrs	r5, r5, #21
 8006c50:	d002      	beq.n	8006c58 <__d2b+0x2c>
 8006c52:	2280      	movs	r2, #128	@ 0x80
 8006c54:	0352      	lsls	r2, r2, #13
 8006c56:	4313      	orrs	r3, r2
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	2e00      	cmp	r6, #0
 8006c5c:	d025      	beq.n	8006caa <__d2b+0x7e>
 8006c5e:	4668      	mov	r0, sp
 8006c60:	9600      	str	r6, [sp, #0]
 8006c62:	f7ff fd74 	bl	800674e <__lo0bits>
 8006c66:	9b01      	ldr	r3, [sp, #4]
 8006c68:	9900      	ldr	r1, [sp, #0]
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d01b      	beq.n	8006ca6 <__d2b+0x7a>
 8006c6e:	2220      	movs	r2, #32
 8006c70:	001e      	movs	r6, r3
 8006c72:	1a12      	subs	r2, r2, r0
 8006c74:	4096      	lsls	r6, r2
 8006c76:	0032      	movs	r2, r6
 8006c78:	40c3      	lsrs	r3, r0
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	6162      	str	r2, [r4, #20]
 8006c7e:	9301      	str	r3, [sp, #4]
 8006c80:	9e01      	ldr	r6, [sp, #4]
 8006c82:	61a6      	str	r6, [r4, #24]
 8006c84:	1e73      	subs	r3, r6, #1
 8006c86:	419e      	sbcs	r6, r3
 8006c88:	3601      	adds	r6, #1
 8006c8a:	6126      	str	r6, [r4, #16]
 8006c8c:	2d00      	cmp	r5, #0
 8006c8e:	d014      	beq.n	8006cba <__d2b+0x8e>
 8006c90:	2635      	movs	r6, #53	@ 0x35
 8006c92:	4b13      	ldr	r3, [pc, #76]	@ (8006ce0 <__d2b+0xb4>)
 8006c94:	18ed      	adds	r5, r5, r3
 8006c96:	9b08      	ldr	r3, [sp, #32]
 8006c98:	182d      	adds	r5, r5, r0
 8006c9a:	601d      	str	r5, [r3, #0]
 8006c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c9e:	1a36      	subs	r6, r6, r0
 8006ca0:	601e      	str	r6, [r3, #0]
 8006ca2:	0020      	movs	r0, r4
 8006ca4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ca6:	6161      	str	r1, [r4, #20]
 8006ca8:	e7ea      	b.n	8006c80 <__d2b+0x54>
 8006caa:	a801      	add	r0, sp, #4
 8006cac:	f7ff fd4f 	bl	800674e <__lo0bits>
 8006cb0:	9b01      	ldr	r3, [sp, #4]
 8006cb2:	2601      	movs	r6, #1
 8006cb4:	6163      	str	r3, [r4, #20]
 8006cb6:	3020      	adds	r0, #32
 8006cb8:	e7e7      	b.n	8006c8a <__d2b+0x5e>
 8006cba:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce4 <__d2b+0xb8>)
 8006cbc:	18c0      	adds	r0, r0, r3
 8006cbe:	9b08      	ldr	r3, [sp, #32]
 8006cc0:	6018      	str	r0, [r3, #0]
 8006cc2:	4b09      	ldr	r3, [pc, #36]	@ (8006ce8 <__d2b+0xbc>)
 8006cc4:	18f3      	adds	r3, r6, r3
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	18e3      	adds	r3, r4, r3
 8006cca:	6958      	ldr	r0, [r3, #20]
 8006ccc:	f7ff fd1e 	bl	800670c <__hi0bits>
 8006cd0:	0176      	lsls	r6, r6, #5
 8006cd2:	e7e3      	b.n	8006c9c <__d2b+0x70>
 8006cd4:	080079ec 	.word	0x080079ec
 8006cd8:	080079fd 	.word	0x080079fd
 8006cdc:	0000030f 	.word	0x0000030f
 8006ce0:	fffffbcd 	.word	0xfffffbcd
 8006ce4:	fffffbce 	.word	0xfffffbce
 8006ce8:	3fffffff 	.word	0x3fffffff

08006cec <__ssputs_r>:
 8006cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cee:	688e      	ldr	r6, [r1, #8]
 8006cf0:	b085      	sub	sp, #20
 8006cf2:	001f      	movs	r7, r3
 8006cf4:	000c      	movs	r4, r1
 8006cf6:	680b      	ldr	r3, [r1, #0]
 8006cf8:	9002      	str	r0, [sp, #8]
 8006cfa:	9203      	str	r2, [sp, #12]
 8006cfc:	42be      	cmp	r6, r7
 8006cfe:	d830      	bhi.n	8006d62 <__ssputs_r+0x76>
 8006d00:	210c      	movs	r1, #12
 8006d02:	5e62      	ldrsh	r2, [r4, r1]
 8006d04:	2190      	movs	r1, #144	@ 0x90
 8006d06:	00c9      	lsls	r1, r1, #3
 8006d08:	420a      	tst	r2, r1
 8006d0a:	d028      	beq.n	8006d5e <__ssputs_r+0x72>
 8006d0c:	2003      	movs	r0, #3
 8006d0e:	6921      	ldr	r1, [r4, #16]
 8006d10:	1a5b      	subs	r3, r3, r1
 8006d12:	9301      	str	r3, [sp, #4]
 8006d14:	6963      	ldr	r3, [r4, #20]
 8006d16:	4343      	muls	r3, r0
 8006d18:	9801      	ldr	r0, [sp, #4]
 8006d1a:	0fdd      	lsrs	r5, r3, #31
 8006d1c:	18ed      	adds	r5, r5, r3
 8006d1e:	1c7b      	adds	r3, r7, #1
 8006d20:	181b      	adds	r3, r3, r0
 8006d22:	106d      	asrs	r5, r5, #1
 8006d24:	42ab      	cmp	r3, r5
 8006d26:	d900      	bls.n	8006d2a <__ssputs_r+0x3e>
 8006d28:	001d      	movs	r5, r3
 8006d2a:	0552      	lsls	r2, r2, #21
 8006d2c:	d528      	bpl.n	8006d80 <__ssputs_r+0x94>
 8006d2e:	0029      	movs	r1, r5
 8006d30:	9802      	ldr	r0, [sp, #8]
 8006d32:	f7ff fbaf 	bl	8006494 <_malloc_r>
 8006d36:	1e06      	subs	r6, r0, #0
 8006d38:	d02c      	beq.n	8006d94 <__ssputs_r+0xa8>
 8006d3a:	9a01      	ldr	r2, [sp, #4]
 8006d3c:	6921      	ldr	r1, [r4, #16]
 8006d3e:	f000 fa09 	bl	8007154 <memcpy>
 8006d42:	89a2      	ldrh	r2, [r4, #12]
 8006d44:	4b18      	ldr	r3, [pc, #96]	@ (8006da8 <__ssputs_r+0xbc>)
 8006d46:	401a      	ands	r2, r3
 8006d48:	2380      	movs	r3, #128	@ 0x80
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	81a3      	strh	r3, [r4, #12]
 8006d4e:	9b01      	ldr	r3, [sp, #4]
 8006d50:	6126      	str	r6, [r4, #16]
 8006d52:	18f6      	adds	r6, r6, r3
 8006d54:	6026      	str	r6, [r4, #0]
 8006d56:	003e      	movs	r6, r7
 8006d58:	6165      	str	r5, [r4, #20]
 8006d5a:	1aed      	subs	r5, r5, r3
 8006d5c:	60a5      	str	r5, [r4, #8]
 8006d5e:	42be      	cmp	r6, r7
 8006d60:	d900      	bls.n	8006d64 <__ssputs_r+0x78>
 8006d62:	003e      	movs	r6, r7
 8006d64:	0032      	movs	r2, r6
 8006d66:	9903      	ldr	r1, [sp, #12]
 8006d68:	6820      	ldr	r0, [r4, #0]
 8006d6a:	f000 f9ce 	bl	800710a <memmove>
 8006d6e:	2000      	movs	r0, #0
 8006d70:	68a3      	ldr	r3, [r4, #8]
 8006d72:	1b9b      	subs	r3, r3, r6
 8006d74:	60a3      	str	r3, [r4, #8]
 8006d76:	6823      	ldr	r3, [r4, #0]
 8006d78:	199b      	adds	r3, r3, r6
 8006d7a:	6023      	str	r3, [r4, #0]
 8006d7c:	b005      	add	sp, #20
 8006d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d80:	002a      	movs	r2, r5
 8006d82:	9802      	ldr	r0, [sp, #8]
 8006d84:	f000 fa4d 	bl	8007222 <_realloc_r>
 8006d88:	1e06      	subs	r6, r0, #0
 8006d8a:	d1e0      	bne.n	8006d4e <__ssputs_r+0x62>
 8006d8c:	6921      	ldr	r1, [r4, #16]
 8006d8e:	9802      	ldr	r0, [sp, #8]
 8006d90:	f7ff fb0a 	bl	80063a8 <_free_r>
 8006d94:	230c      	movs	r3, #12
 8006d96:	2001      	movs	r0, #1
 8006d98:	9a02      	ldr	r2, [sp, #8]
 8006d9a:	4240      	negs	r0, r0
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	89a2      	ldrh	r2, [r4, #12]
 8006da0:	3334      	adds	r3, #52	@ 0x34
 8006da2:	4313      	orrs	r3, r2
 8006da4:	81a3      	strh	r3, [r4, #12]
 8006da6:	e7e9      	b.n	8006d7c <__ssputs_r+0x90>
 8006da8:	fffffb7f 	.word	0xfffffb7f

08006dac <_svfiprintf_r>:
 8006dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dae:	b0a1      	sub	sp, #132	@ 0x84
 8006db0:	9003      	str	r0, [sp, #12]
 8006db2:	001d      	movs	r5, r3
 8006db4:	898b      	ldrh	r3, [r1, #12]
 8006db6:	000f      	movs	r7, r1
 8006db8:	0016      	movs	r6, r2
 8006dba:	061b      	lsls	r3, r3, #24
 8006dbc:	d511      	bpl.n	8006de2 <_svfiprintf_r+0x36>
 8006dbe:	690b      	ldr	r3, [r1, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10e      	bne.n	8006de2 <_svfiprintf_r+0x36>
 8006dc4:	2140      	movs	r1, #64	@ 0x40
 8006dc6:	f7ff fb65 	bl	8006494 <_malloc_r>
 8006dca:	6038      	str	r0, [r7, #0]
 8006dcc:	6138      	str	r0, [r7, #16]
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d105      	bne.n	8006dde <_svfiprintf_r+0x32>
 8006dd2:	230c      	movs	r3, #12
 8006dd4:	9a03      	ldr	r2, [sp, #12]
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	2001      	movs	r0, #1
 8006dda:	4240      	negs	r0, r0
 8006ddc:	e0cf      	b.n	8006f7e <_svfiprintf_r+0x1d2>
 8006dde:	2340      	movs	r3, #64	@ 0x40
 8006de0:	617b      	str	r3, [r7, #20]
 8006de2:	2300      	movs	r3, #0
 8006de4:	ac08      	add	r4, sp, #32
 8006de6:	6163      	str	r3, [r4, #20]
 8006de8:	3320      	adds	r3, #32
 8006dea:	7663      	strb	r3, [r4, #25]
 8006dec:	3310      	adds	r3, #16
 8006dee:	76a3      	strb	r3, [r4, #26]
 8006df0:	9507      	str	r5, [sp, #28]
 8006df2:	0035      	movs	r5, r6
 8006df4:	782b      	ldrb	r3, [r5, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <_svfiprintf_r+0x52>
 8006dfa:	2b25      	cmp	r3, #37	@ 0x25
 8006dfc:	d148      	bne.n	8006e90 <_svfiprintf_r+0xe4>
 8006dfe:	1bab      	subs	r3, r5, r6
 8006e00:	9305      	str	r3, [sp, #20]
 8006e02:	42b5      	cmp	r5, r6
 8006e04:	d00b      	beq.n	8006e1e <_svfiprintf_r+0x72>
 8006e06:	0032      	movs	r2, r6
 8006e08:	0039      	movs	r1, r7
 8006e0a:	9803      	ldr	r0, [sp, #12]
 8006e0c:	f7ff ff6e 	bl	8006cec <__ssputs_r>
 8006e10:	3001      	adds	r0, #1
 8006e12:	d100      	bne.n	8006e16 <_svfiprintf_r+0x6a>
 8006e14:	e0ae      	b.n	8006f74 <_svfiprintf_r+0x1c8>
 8006e16:	6963      	ldr	r3, [r4, #20]
 8006e18:	9a05      	ldr	r2, [sp, #20]
 8006e1a:	189b      	adds	r3, r3, r2
 8006e1c:	6163      	str	r3, [r4, #20]
 8006e1e:	782b      	ldrb	r3, [r5, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d100      	bne.n	8006e26 <_svfiprintf_r+0x7a>
 8006e24:	e0a6      	b.n	8006f74 <_svfiprintf_r+0x1c8>
 8006e26:	2201      	movs	r2, #1
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4252      	negs	r2, r2
 8006e2c:	6062      	str	r2, [r4, #4]
 8006e2e:	a904      	add	r1, sp, #16
 8006e30:	3254      	adds	r2, #84	@ 0x54
 8006e32:	1852      	adds	r2, r2, r1
 8006e34:	1c6e      	adds	r6, r5, #1
 8006e36:	6023      	str	r3, [r4, #0]
 8006e38:	60e3      	str	r3, [r4, #12]
 8006e3a:	60a3      	str	r3, [r4, #8]
 8006e3c:	7013      	strb	r3, [r2, #0]
 8006e3e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006e40:	4b54      	ldr	r3, [pc, #336]	@ (8006f94 <_svfiprintf_r+0x1e8>)
 8006e42:	2205      	movs	r2, #5
 8006e44:	0018      	movs	r0, r3
 8006e46:	7831      	ldrb	r1, [r6, #0]
 8006e48:	9305      	str	r3, [sp, #20]
 8006e4a:	f7fe fc2c 	bl	80056a6 <memchr>
 8006e4e:	1c75      	adds	r5, r6, #1
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d11f      	bne.n	8006e94 <_svfiprintf_r+0xe8>
 8006e54:	6822      	ldr	r2, [r4, #0]
 8006e56:	06d3      	lsls	r3, r2, #27
 8006e58:	d504      	bpl.n	8006e64 <_svfiprintf_r+0xb8>
 8006e5a:	2353      	movs	r3, #83	@ 0x53
 8006e5c:	a904      	add	r1, sp, #16
 8006e5e:	185b      	adds	r3, r3, r1
 8006e60:	2120      	movs	r1, #32
 8006e62:	7019      	strb	r1, [r3, #0]
 8006e64:	0713      	lsls	r3, r2, #28
 8006e66:	d504      	bpl.n	8006e72 <_svfiprintf_r+0xc6>
 8006e68:	2353      	movs	r3, #83	@ 0x53
 8006e6a:	a904      	add	r1, sp, #16
 8006e6c:	185b      	adds	r3, r3, r1
 8006e6e:	212b      	movs	r1, #43	@ 0x2b
 8006e70:	7019      	strb	r1, [r3, #0]
 8006e72:	7833      	ldrb	r3, [r6, #0]
 8006e74:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e76:	d016      	beq.n	8006ea6 <_svfiprintf_r+0xfa>
 8006e78:	0035      	movs	r5, r6
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	200a      	movs	r0, #10
 8006e7e:	68e3      	ldr	r3, [r4, #12]
 8006e80:	782a      	ldrb	r2, [r5, #0]
 8006e82:	1c6e      	adds	r6, r5, #1
 8006e84:	3a30      	subs	r2, #48	@ 0x30
 8006e86:	2a09      	cmp	r2, #9
 8006e88:	d950      	bls.n	8006f2c <_svfiprintf_r+0x180>
 8006e8a:	2900      	cmp	r1, #0
 8006e8c:	d111      	bne.n	8006eb2 <_svfiprintf_r+0x106>
 8006e8e:	e017      	b.n	8006ec0 <_svfiprintf_r+0x114>
 8006e90:	3501      	adds	r5, #1
 8006e92:	e7af      	b.n	8006df4 <_svfiprintf_r+0x48>
 8006e94:	9b05      	ldr	r3, [sp, #20]
 8006e96:	6822      	ldr	r2, [r4, #0]
 8006e98:	1ac0      	subs	r0, r0, r3
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	4083      	lsls	r3, r0
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	002e      	movs	r6, r5
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	e7cc      	b.n	8006e40 <_svfiprintf_r+0x94>
 8006ea6:	9b07      	ldr	r3, [sp, #28]
 8006ea8:	1d19      	adds	r1, r3, #4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	9107      	str	r1, [sp, #28]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	db01      	blt.n	8006eb6 <_svfiprintf_r+0x10a>
 8006eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eb4:	e004      	b.n	8006ec0 <_svfiprintf_r+0x114>
 8006eb6:	425b      	negs	r3, r3
 8006eb8:	60e3      	str	r3, [r4, #12]
 8006eba:	2302      	movs	r3, #2
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	6023      	str	r3, [r4, #0]
 8006ec0:	782b      	ldrb	r3, [r5, #0]
 8006ec2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ec4:	d10c      	bne.n	8006ee0 <_svfiprintf_r+0x134>
 8006ec6:	786b      	ldrb	r3, [r5, #1]
 8006ec8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006eca:	d134      	bne.n	8006f36 <_svfiprintf_r+0x18a>
 8006ecc:	9b07      	ldr	r3, [sp, #28]
 8006ece:	3502      	adds	r5, #2
 8006ed0:	1d1a      	adds	r2, r3, #4
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	9207      	str	r2, [sp, #28]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	da01      	bge.n	8006ede <_svfiprintf_r+0x132>
 8006eda:	2301      	movs	r3, #1
 8006edc:	425b      	negs	r3, r3
 8006ede:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee0:	4e2d      	ldr	r6, [pc, #180]	@ (8006f98 <_svfiprintf_r+0x1ec>)
 8006ee2:	2203      	movs	r2, #3
 8006ee4:	0030      	movs	r0, r6
 8006ee6:	7829      	ldrb	r1, [r5, #0]
 8006ee8:	f7fe fbdd 	bl	80056a6 <memchr>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d006      	beq.n	8006efe <_svfiprintf_r+0x152>
 8006ef0:	2340      	movs	r3, #64	@ 0x40
 8006ef2:	1b80      	subs	r0, r0, r6
 8006ef4:	4083      	lsls	r3, r0
 8006ef6:	6822      	ldr	r2, [r4, #0]
 8006ef8:	3501      	adds	r5, #1
 8006efa:	4313      	orrs	r3, r2
 8006efc:	6023      	str	r3, [r4, #0]
 8006efe:	7829      	ldrb	r1, [r5, #0]
 8006f00:	2206      	movs	r2, #6
 8006f02:	4826      	ldr	r0, [pc, #152]	@ (8006f9c <_svfiprintf_r+0x1f0>)
 8006f04:	1c6e      	adds	r6, r5, #1
 8006f06:	7621      	strb	r1, [r4, #24]
 8006f08:	f7fe fbcd 	bl	80056a6 <memchr>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d038      	beq.n	8006f82 <_svfiprintf_r+0x1d6>
 8006f10:	4b23      	ldr	r3, [pc, #140]	@ (8006fa0 <_svfiprintf_r+0x1f4>)
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d122      	bne.n	8006f5c <_svfiprintf_r+0x1b0>
 8006f16:	2207      	movs	r2, #7
 8006f18:	9b07      	ldr	r3, [sp, #28]
 8006f1a:	3307      	adds	r3, #7
 8006f1c:	4393      	bics	r3, r2
 8006f1e:	3308      	adds	r3, #8
 8006f20:	9307      	str	r3, [sp, #28]
 8006f22:	6963      	ldr	r3, [r4, #20]
 8006f24:	9a04      	ldr	r2, [sp, #16]
 8006f26:	189b      	adds	r3, r3, r2
 8006f28:	6163      	str	r3, [r4, #20]
 8006f2a:	e762      	b.n	8006df2 <_svfiprintf_r+0x46>
 8006f2c:	4343      	muls	r3, r0
 8006f2e:	0035      	movs	r5, r6
 8006f30:	2101      	movs	r1, #1
 8006f32:	189b      	adds	r3, r3, r2
 8006f34:	e7a4      	b.n	8006e80 <_svfiprintf_r+0xd4>
 8006f36:	2300      	movs	r3, #0
 8006f38:	200a      	movs	r0, #10
 8006f3a:	0019      	movs	r1, r3
 8006f3c:	3501      	adds	r5, #1
 8006f3e:	6063      	str	r3, [r4, #4]
 8006f40:	782a      	ldrb	r2, [r5, #0]
 8006f42:	1c6e      	adds	r6, r5, #1
 8006f44:	3a30      	subs	r2, #48	@ 0x30
 8006f46:	2a09      	cmp	r2, #9
 8006f48:	d903      	bls.n	8006f52 <_svfiprintf_r+0x1a6>
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d0c8      	beq.n	8006ee0 <_svfiprintf_r+0x134>
 8006f4e:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f50:	e7c6      	b.n	8006ee0 <_svfiprintf_r+0x134>
 8006f52:	4341      	muls	r1, r0
 8006f54:	0035      	movs	r5, r6
 8006f56:	2301      	movs	r3, #1
 8006f58:	1889      	adds	r1, r1, r2
 8006f5a:	e7f1      	b.n	8006f40 <_svfiprintf_r+0x194>
 8006f5c:	aa07      	add	r2, sp, #28
 8006f5e:	9200      	str	r2, [sp, #0]
 8006f60:	0021      	movs	r1, r4
 8006f62:	003a      	movs	r2, r7
 8006f64:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa4 <_svfiprintf_r+0x1f8>)
 8006f66:	9803      	ldr	r0, [sp, #12]
 8006f68:	f7fd fe2a 	bl	8004bc0 <_printf_float>
 8006f6c:	9004      	str	r0, [sp, #16]
 8006f6e:	9b04      	ldr	r3, [sp, #16]
 8006f70:	3301      	adds	r3, #1
 8006f72:	d1d6      	bne.n	8006f22 <_svfiprintf_r+0x176>
 8006f74:	89bb      	ldrh	r3, [r7, #12]
 8006f76:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006f78:	065b      	lsls	r3, r3, #25
 8006f7a:	d500      	bpl.n	8006f7e <_svfiprintf_r+0x1d2>
 8006f7c:	e72c      	b.n	8006dd8 <_svfiprintf_r+0x2c>
 8006f7e:	b021      	add	sp, #132	@ 0x84
 8006f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f82:	aa07      	add	r2, sp, #28
 8006f84:	9200      	str	r2, [sp, #0]
 8006f86:	0021      	movs	r1, r4
 8006f88:	003a      	movs	r2, r7
 8006f8a:	4b06      	ldr	r3, [pc, #24]	@ (8006fa4 <_svfiprintf_r+0x1f8>)
 8006f8c:	9803      	ldr	r0, [sp, #12]
 8006f8e:	f7fe f8c5 	bl	800511c <_printf_i>
 8006f92:	e7eb      	b.n	8006f6c <_svfiprintf_r+0x1c0>
 8006f94:	08007a56 	.word	0x08007a56
 8006f98:	08007a5c 	.word	0x08007a5c
 8006f9c:	08007a60 	.word	0x08007a60
 8006fa0:	08004bc1 	.word	0x08004bc1
 8006fa4:	08006ced 	.word	0x08006ced

08006fa8 <__sflush_r>:
 8006fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006faa:	220c      	movs	r2, #12
 8006fac:	5e8b      	ldrsh	r3, [r1, r2]
 8006fae:	0005      	movs	r5, r0
 8006fb0:	000c      	movs	r4, r1
 8006fb2:	071a      	lsls	r2, r3, #28
 8006fb4:	d456      	bmi.n	8007064 <__sflush_r+0xbc>
 8006fb6:	684a      	ldr	r2, [r1, #4]
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	dc02      	bgt.n	8006fc2 <__sflush_r+0x1a>
 8006fbc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006fbe:	2a00      	cmp	r2, #0
 8006fc0:	dd4e      	ble.n	8007060 <__sflush_r+0xb8>
 8006fc2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006fc4:	2f00      	cmp	r7, #0
 8006fc6:	d04b      	beq.n	8007060 <__sflush_r+0xb8>
 8006fc8:	2200      	movs	r2, #0
 8006fca:	2080      	movs	r0, #128	@ 0x80
 8006fcc:	682e      	ldr	r6, [r5, #0]
 8006fce:	602a      	str	r2, [r5, #0]
 8006fd0:	001a      	movs	r2, r3
 8006fd2:	0140      	lsls	r0, r0, #5
 8006fd4:	6a21      	ldr	r1, [r4, #32]
 8006fd6:	4002      	ands	r2, r0
 8006fd8:	4203      	tst	r3, r0
 8006fda:	d033      	beq.n	8007044 <__sflush_r+0x9c>
 8006fdc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	075b      	lsls	r3, r3, #29
 8006fe2:	d506      	bpl.n	8006ff2 <__sflush_r+0x4a>
 8006fe4:	6863      	ldr	r3, [r4, #4]
 8006fe6:	1ad2      	subs	r2, r2, r3
 8006fe8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <__sflush_r+0x4a>
 8006fee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ff0:	1ad2      	subs	r2, r2, r3
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	0028      	movs	r0, r5
 8006ff6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006ff8:	6a21      	ldr	r1, [r4, #32]
 8006ffa:	47b8      	blx	r7
 8006ffc:	89a2      	ldrh	r2, [r4, #12]
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d106      	bne.n	8007010 <__sflush_r+0x68>
 8007002:	6829      	ldr	r1, [r5, #0]
 8007004:	291d      	cmp	r1, #29
 8007006:	d846      	bhi.n	8007096 <__sflush_r+0xee>
 8007008:	4b29      	ldr	r3, [pc, #164]	@ (80070b0 <__sflush_r+0x108>)
 800700a:	40cb      	lsrs	r3, r1
 800700c:	07db      	lsls	r3, r3, #31
 800700e:	d542      	bpl.n	8007096 <__sflush_r+0xee>
 8007010:	2300      	movs	r3, #0
 8007012:	6063      	str	r3, [r4, #4]
 8007014:	6923      	ldr	r3, [r4, #16]
 8007016:	6023      	str	r3, [r4, #0]
 8007018:	04d2      	lsls	r2, r2, #19
 800701a:	d505      	bpl.n	8007028 <__sflush_r+0x80>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <__sflush_r+0x7e>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d100      	bne.n	8007028 <__sflush_r+0x80>
 8007026:	6560      	str	r0, [r4, #84]	@ 0x54
 8007028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800702a:	602e      	str	r6, [r5, #0]
 800702c:	2900      	cmp	r1, #0
 800702e:	d017      	beq.n	8007060 <__sflush_r+0xb8>
 8007030:	0023      	movs	r3, r4
 8007032:	3344      	adds	r3, #68	@ 0x44
 8007034:	4299      	cmp	r1, r3
 8007036:	d002      	beq.n	800703e <__sflush_r+0x96>
 8007038:	0028      	movs	r0, r5
 800703a:	f7ff f9b5 	bl	80063a8 <_free_r>
 800703e:	2300      	movs	r3, #0
 8007040:	6363      	str	r3, [r4, #52]	@ 0x34
 8007042:	e00d      	b.n	8007060 <__sflush_r+0xb8>
 8007044:	2301      	movs	r3, #1
 8007046:	0028      	movs	r0, r5
 8007048:	47b8      	blx	r7
 800704a:	0002      	movs	r2, r0
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	d1c6      	bne.n	8006fde <__sflush_r+0x36>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d0c3      	beq.n	8006fde <__sflush_r+0x36>
 8007056:	2b1d      	cmp	r3, #29
 8007058:	d001      	beq.n	800705e <__sflush_r+0xb6>
 800705a:	2b16      	cmp	r3, #22
 800705c:	d11a      	bne.n	8007094 <__sflush_r+0xec>
 800705e:	602e      	str	r6, [r5, #0]
 8007060:	2000      	movs	r0, #0
 8007062:	e01e      	b.n	80070a2 <__sflush_r+0xfa>
 8007064:	690e      	ldr	r6, [r1, #16]
 8007066:	2e00      	cmp	r6, #0
 8007068:	d0fa      	beq.n	8007060 <__sflush_r+0xb8>
 800706a:	680f      	ldr	r7, [r1, #0]
 800706c:	600e      	str	r6, [r1, #0]
 800706e:	1bba      	subs	r2, r7, r6
 8007070:	9201      	str	r2, [sp, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	079b      	lsls	r3, r3, #30
 8007076:	d100      	bne.n	800707a <__sflush_r+0xd2>
 8007078:	694a      	ldr	r2, [r1, #20]
 800707a:	60a2      	str	r2, [r4, #8]
 800707c:	9b01      	ldr	r3, [sp, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	ddee      	ble.n	8007060 <__sflush_r+0xb8>
 8007082:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007084:	0032      	movs	r2, r6
 8007086:	001f      	movs	r7, r3
 8007088:	0028      	movs	r0, r5
 800708a:	9b01      	ldr	r3, [sp, #4]
 800708c:	6a21      	ldr	r1, [r4, #32]
 800708e:	47b8      	blx	r7
 8007090:	2800      	cmp	r0, #0
 8007092:	dc07      	bgt.n	80070a4 <__sflush_r+0xfc>
 8007094:	89a2      	ldrh	r2, [r4, #12]
 8007096:	2340      	movs	r3, #64	@ 0x40
 8007098:	2001      	movs	r0, #1
 800709a:	4313      	orrs	r3, r2
 800709c:	b21b      	sxth	r3, r3
 800709e:	81a3      	strh	r3, [r4, #12]
 80070a0:	4240      	negs	r0, r0
 80070a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070a4:	9b01      	ldr	r3, [sp, #4]
 80070a6:	1836      	adds	r6, r6, r0
 80070a8:	1a1b      	subs	r3, r3, r0
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	e7e6      	b.n	800707c <__sflush_r+0xd4>
 80070ae:	46c0      	nop			@ (mov r8, r8)
 80070b0:	20400001 	.word	0x20400001

080070b4 <_fflush_r>:
 80070b4:	690b      	ldr	r3, [r1, #16]
 80070b6:	b570      	push	{r4, r5, r6, lr}
 80070b8:	0005      	movs	r5, r0
 80070ba:	000c      	movs	r4, r1
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d102      	bne.n	80070c6 <_fflush_r+0x12>
 80070c0:	2500      	movs	r5, #0
 80070c2:	0028      	movs	r0, r5
 80070c4:	bd70      	pop	{r4, r5, r6, pc}
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d004      	beq.n	80070d4 <_fflush_r+0x20>
 80070ca:	6a03      	ldr	r3, [r0, #32]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <_fflush_r+0x20>
 80070d0:	f7fe f9c0 	bl	8005454 <__sinit>
 80070d4:	220c      	movs	r2, #12
 80070d6:	5ea3      	ldrsh	r3, [r4, r2]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d0f1      	beq.n	80070c0 <_fflush_r+0xc>
 80070dc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070de:	07d2      	lsls	r2, r2, #31
 80070e0:	d404      	bmi.n	80070ec <_fflush_r+0x38>
 80070e2:	059b      	lsls	r3, r3, #22
 80070e4:	d402      	bmi.n	80070ec <_fflush_r+0x38>
 80070e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070e8:	f7fe fadb 	bl	80056a2 <__retarget_lock_acquire_recursive>
 80070ec:	0028      	movs	r0, r5
 80070ee:	0021      	movs	r1, r4
 80070f0:	f7ff ff5a 	bl	8006fa8 <__sflush_r>
 80070f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070f6:	0005      	movs	r5, r0
 80070f8:	07db      	lsls	r3, r3, #31
 80070fa:	d4e2      	bmi.n	80070c2 <_fflush_r+0xe>
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	059b      	lsls	r3, r3, #22
 8007100:	d4df      	bmi.n	80070c2 <_fflush_r+0xe>
 8007102:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007104:	f7fe face 	bl	80056a4 <__retarget_lock_release_recursive>
 8007108:	e7db      	b.n	80070c2 <_fflush_r+0xe>

0800710a <memmove>:
 800710a:	b510      	push	{r4, lr}
 800710c:	4288      	cmp	r0, r1
 800710e:	d902      	bls.n	8007116 <memmove+0xc>
 8007110:	188b      	adds	r3, r1, r2
 8007112:	4298      	cmp	r0, r3
 8007114:	d308      	bcc.n	8007128 <memmove+0x1e>
 8007116:	2300      	movs	r3, #0
 8007118:	429a      	cmp	r2, r3
 800711a:	d007      	beq.n	800712c <memmove+0x22>
 800711c:	5ccc      	ldrb	r4, [r1, r3]
 800711e:	54c4      	strb	r4, [r0, r3]
 8007120:	3301      	adds	r3, #1
 8007122:	e7f9      	b.n	8007118 <memmove+0xe>
 8007124:	5c8b      	ldrb	r3, [r1, r2]
 8007126:	5483      	strb	r3, [r0, r2]
 8007128:	3a01      	subs	r2, #1
 800712a:	d2fb      	bcs.n	8007124 <memmove+0x1a>
 800712c:	bd10      	pop	{r4, pc}
	...

08007130 <_sbrk_r>:
 8007130:	2300      	movs	r3, #0
 8007132:	b570      	push	{r4, r5, r6, lr}
 8007134:	4d06      	ldr	r5, [pc, #24]	@ (8007150 <_sbrk_r+0x20>)
 8007136:	0004      	movs	r4, r0
 8007138:	0008      	movs	r0, r1
 800713a:	602b      	str	r3, [r5, #0]
 800713c:	f7fb ffce 	bl	80030dc <_sbrk>
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d103      	bne.n	800714c <_sbrk_r+0x1c>
 8007144:	682b      	ldr	r3, [r5, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d000      	beq.n	800714c <_sbrk_r+0x1c>
 800714a:	6023      	str	r3, [r4, #0]
 800714c:	bd70      	pop	{r4, r5, r6, pc}
 800714e:	46c0      	nop			@ (mov r8, r8)
 8007150:	20000440 	.word	0x20000440

08007154 <memcpy>:
 8007154:	2300      	movs	r3, #0
 8007156:	b510      	push	{r4, lr}
 8007158:	429a      	cmp	r2, r3
 800715a:	d100      	bne.n	800715e <memcpy+0xa>
 800715c:	bd10      	pop	{r4, pc}
 800715e:	5ccc      	ldrb	r4, [r1, r3]
 8007160:	54c4      	strb	r4, [r0, r3]
 8007162:	3301      	adds	r3, #1
 8007164:	e7f8      	b.n	8007158 <memcpy+0x4>
	...

08007168 <__assert_func>:
 8007168:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800716a:	0014      	movs	r4, r2
 800716c:	001a      	movs	r2, r3
 800716e:	4b09      	ldr	r3, [pc, #36]	@ (8007194 <__assert_func+0x2c>)
 8007170:	0005      	movs	r5, r0
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	000e      	movs	r6, r1
 8007176:	68d8      	ldr	r0, [r3, #12]
 8007178:	4b07      	ldr	r3, [pc, #28]	@ (8007198 <__assert_func+0x30>)
 800717a:	2c00      	cmp	r4, #0
 800717c:	d101      	bne.n	8007182 <__assert_func+0x1a>
 800717e:	4b07      	ldr	r3, [pc, #28]	@ (800719c <__assert_func+0x34>)
 8007180:	001c      	movs	r4, r3
 8007182:	4907      	ldr	r1, [pc, #28]	@ (80071a0 <__assert_func+0x38>)
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	9402      	str	r4, [sp, #8]
 8007188:	002b      	movs	r3, r5
 800718a:	9600      	str	r6, [sp, #0]
 800718c:	f000 f886 	bl	800729c <fiprintf>
 8007190:	f000 f894 	bl	80072bc <abort>
 8007194:	20000018 	.word	0x20000018
 8007198:	08007a71 	.word	0x08007a71
 800719c:	08007aac 	.word	0x08007aac
 80071a0:	08007a7e 	.word	0x08007a7e

080071a4 <_calloc_r>:
 80071a4:	b570      	push	{r4, r5, r6, lr}
 80071a6:	0c0b      	lsrs	r3, r1, #16
 80071a8:	0c15      	lsrs	r5, r2, #16
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d11e      	bne.n	80071ec <_calloc_r+0x48>
 80071ae:	2d00      	cmp	r5, #0
 80071b0:	d10c      	bne.n	80071cc <_calloc_r+0x28>
 80071b2:	b289      	uxth	r1, r1
 80071b4:	b294      	uxth	r4, r2
 80071b6:	434c      	muls	r4, r1
 80071b8:	0021      	movs	r1, r4
 80071ba:	f7ff f96b 	bl	8006494 <_malloc_r>
 80071be:	1e05      	subs	r5, r0, #0
 80071c0:	d01b      	beq.n	80071fa <_calloc_r+0x56>
 80071c2:	0022      	movs	r2, r4
 80071c4:	2100      	movs	r1, #0
 80071c6:	f7fe f9e7 	bl	8005598 <memset>
 80071ca:	e016      	b.n	80071fa <_calloc_r+0x56>
 80071cc:	1c2b      	adds	r3, r5, #0
 80071ce:	1c0c      	adds	r4, r1, #0
 80071d0:	b289      	uxth	r1, r1
 80071d2:	b292      	uxth	r2, r2
 80071d4:	434a      	muls	r2, r1
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	b2a1      	uxth	r1, r4
 80071da:	4359      	muls	r1, r3
 80071dc:	0c14      	lsrs	r4, r2, #16
 80071de:	190c      	adds	r4, r1, r4
 80071e0:	0c23      	lsrs	r3, r4, #16
 80071e2:	d107      	bne.n	80071f4 <_calloc_r+0x50>
 80071e4:	0424      	lsls	r4, r4, #16
 80071e6:	b292      	uxth	r2, r2
 80071e8:	4314      	orrs	r4, r2
 80071ea:	e7e5      	b.n	80071b8 <_calloc_r+0x14>
 80071ec:	2d00      	cmp	r5, #0
 80071ee:	d101      	bne.n	80071f4 <_calloc_r+0x50>
 80071f0:	1c14      	adds	r4, r2, #0
 80071f2:	e7ed      	b.n	80071d0 <_calloc_r+0x2c>
 80071f4:	230c      	movs	r3, #12
 80071f6:	2500      	movs	r5, #0
 80071f8:	6003      	str	r3, [r0, #0]
 80071fa:	0028      	movs	r0, r5
 80071fc:	bd70      	pop	{r4, r5, r6, pc}

080071fe <__ascii_mbtowc>:
 80071fe:	b082      	sub	sp, #8
 8007200:	2900      	cmp	r1, #0
 8007202:	d100      	bne.n	8007206 <__ascii_mbtowc+0x8>
 8007204:	a901      	add	r1, sp, #4
 8007206:	1e10      	subs	r0, r2, #0
 8007208:	d006      	beq.n	8007218 <__ascii_mbtowc+0x1a>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d006      	beq.n	800721c <__ascii_mbtowc+0x1e>
 800720e:	7813      	ldrb	r3, [r2, #0]
 8007210:	600b      	str	r3, [r1, #0]
 8007212:	7810      	ldrb	r0, [r2, #0]
 8007214:	1e43      	subs	r3, r0, #1
 8007216:	4198      	sbcs	r0, r3
 8007218:	b002      	add	sp, #8
 800721a:	4770      	bx	lr
 800721c:	2002      	movs	r0, #2
 800721e:	4240      	negs	r0, r0
 8007220:	e7fa      	b.n	8007218 <__ascii_mbtowc+0x1a>

08007222 <_realloc_r>:
 8007222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007224:	0006      	movs	r6, r0
 8007226:	000c      	movs	r4, r1
 8007228:	0015      	movs	r5, r2
 800722a:	2900      	cmp	r1, #0
 800722c:	d105      	bne.n	800723a <_realloc_r+0x18>
 800722e:	0011      	movs	r1, r2
 8007230:	f7ff f930 	bl	8006494 <_malloc_r>
 8007234:	0004      	movs	r4, r0
 8007236:	0020      	movs	r0, r4
 8007238:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800723a:	2a00      	cmp	r2, #0
 800723c:	d103      	bne.n	8007246 <_realloc_r+0x24>
 800723e:	f7ff f8b3 	bl	80063a8 <_free_r>
 8007242:	002c      	movs	r4, r5
 8007244:	e7f7      	b.n	8007236 <_realloc_r+0x14>
 8007246:	f000 f840 	bl	80072ca <_malloc_usable_size_r>
 800724a:	0007      	movs	r7, r0
 800724c:	4285      	cmp	r5, r0
 800724e:	d802      	bhi.n	8007256 <_realloc_r+0x34>
 8007250:	0843      	lsrs	r3, r0, #1
 8007252:	42ab      	cmp	r3, r5
 8007254:	d3ef      	bcc.n	8007236 <_realloc_r+0x14>
 8007256:	0029      	movs	r1, r5
 8007258:	0030      	movs	r0, r6
 800725a:	f7ff f91b 	bl	8006494 <_malloc_r>
 800725e:	9001      	str	r0, [sp, #4]
 8007260:	2800      	cmp	r0, #0
 8007262:	d101      	bne.n	8007268 <_realloc_r+0x46>
 8007264:	9c01      	ldr	r4, [sp, #4]
 8007266:	e7e6      	b.n	8007236 <_realloc_r+0x14>
 8007268:	002a      	movs	r2, r5
 800726a:	42bd      	cmp	r5, r7
 800726c:	d900      	bls.n	8007270 <_realloc_r+0x4e>
 800726e:	003a      	movs	r2, r7
 8007270:	0021      	movs	r1, r4
 8007272:	9801      	ldr	r0, [sp, #4]
 8007274:	f7ff ff6e 	bl	8007154 <memcpy>
 8007278:	0021      	movs	r1, r4
 800727a:	0030      	movs	r0, r6
 800727c:	f7ff f894 	bl	80063a8 <_free_r>
 8007280:	e7f0      	b.n	8007264 <_realloc_r+0x42>

08007282 <__ascii_wctomb>:
 8007282:	0003      	movs	r3, r0
 8007284:	1e08      	subs	r0, r1, #0
 8007286:	d005      	beq.n	8007294 <__ascii_wctomb+0x12>
 8007288:	2aff      	cmp	r2, #255	@ 0xff
 800728a:	d904      	bls.n	8007296 <__ascii_wctomb+0x14>
 800728c:	228a      	movs	r2, #138	@ 0x8a
 800728e:	2001      	movs	r0, #1
 8007290:	601a      	str	r2, [r3, #0]
 8007292:	4240      	negs	r0, r0
 8007294:	4770      	bx	lr
 8007296:	2001      	movs	r0, #1
 8007298:	700a      	strb	r2, [r1, #0]
 800729a:	e7fb      	b.n	8007294 <__ascii_wctomb+0x12>

0800729c <fiprintf>:
 800729c:	b40e      	push	{r1, r2, r3}
 800729e:	b517      	push	{r0, r1, r2, r4, lr}
 80072a0:	4c05      	ldr	r4, [pc, #20]	@ (80072b8 <fiprintf+0x1c>)
 80072a2:	ab05      	add	r3, sp, #20
 80072a4:	cb04      	ldmia	r3!, {r2}
 80072a6:	0001      	movs	r1, r0
 80072a8:	6820      	ldr	r0, [r4, #0]
 80072aa:	9301      	str	r3, [sp, #4]
 80072ac:	f000 f83c 	bl	8007328 <_vfiprintf_r>
 80072b0:	bc1e      	pop	{r1, r2, r3, r4}
 80072b2:	bc08      	pop	{r3}
 80072b4:	b003      	add	sp, #12
 80072b6:	4718      	bx	r3
 80072b8:	20000018 	.word	0x20000018

080072bc <abort>:
 80072bc:	2006      	movs	r0, #6
 80072be:	b510      	push	{r4, lr}
 80072c0:	f000 fa18 	bl	80076f4 <raise>
 80072c4:	2001      	movs	r0, #1
 80072c6:	f7fb fedd 	bl	8003084 <_exit>

080072ca <_malloc_usable_size_r>:
 80072ca:	1f0b      	subs	r3, r1, #4
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	1f18      	subs	r0, r3, #4
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	da01      	bge.n	80072d8 <_malloc_usable_size_r+0xe>
 80072d4:	580b      	ldr	r3, [r1, r0]
 80072d6:	18c0      	adds	r0, r0, r3
 80072d8:	4770      	bx	lr

080072da <__sfputc_r>:
 80072da:	6893      	ldr	r3, [r2, #8]
 80072dc:	b510      	push	{r4, lr}
 80072de:	3b01      	subs	r3, #1
 80072e0:	6093      	str	r3, [r2, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	da04      	bge.n	80072f0 <__sfputc_r+0x16>
 80072e6:	6994      	ldr	r4, [r2, #24]
 80072e8:	42a3      	cmp	r3, r4
 80072ea:	db07      	blt.n	80072fc <__sfputc_r+0x22>
 80072ec:	290a      	cmp	r1, #10
 80072ee:	d005      	beq.n	80072fc <__sfputc_r+0x22>
 80072f0:	6813      	ldr	r3, [r2, #0]
 80072f2:	1c58      	adds	r0, r3, #1
 80072f4:	6010      	str	r0, [r2, #0]
 80072f6:	7019      	strb	r1, [r3, #0]
 80072f8:	0008      	movs	r0, r1
 80072fa:	bd10      	pop	{r4, pc}
 80072fc:	f000 f930 	bl	8007560 <__swbuf_r>
 8007300:	0001      	movs	r1, r0
 8007302:	e7f9      	b.n	80072f8 <__sfputc_r+0x1e>

08007304 <__sfputs_r>:
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007306:	0006      	movs	r6, r0
 8007308:	000f      	movs	r7, r1
 800730a:	0014      	movs	r4, r2
 800730c:	18d5      	adds	r5, r2, r3
 800730e:	42ac      	cmp	r4, r5
 8007310:	d101      	bne.n	8007316 <__sfputs_r+0x12>
 8007312:	2000      	movs	r0, #0
 8007314:	e007      	b.n	8007326 <__sfputs_r+0x22>
 8007316:	7821      	ldrb	r1, [r4, #0]
 8007318:	003a      	movs	r2, r7
 800731a:	0030      	movs	r0, r6
 800731c:	f7ff ffdd 	bl	80072da <__sfputc_r>
 8007320:	3401      	adds	r4, #1
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	d1f3      	bne.n	800730e <__sfputs_r+0xa>
 8007326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007328 <_vfiprintf_r>:
 8007328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800732a:	b0a1      	sub	sp, #132	@ 0x84
 800732c:	000f      	movs	r7, r1
 800732e:	0015      	movs	r5, r2
 8007330:	001e      	movs	r6, r3
 8007332:	9003      	str	r0, [sp, #12]
 8007334:	2800      	cmp	r0, #0
 8007336:	d004      	beq.n	8007342 <_vfiprintf_r+0x1a>
 8007338:	6a03      	ldr	r3, [r0, #32]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <_vfiprintf_r+0x1a>
 800733e:	f7fe f889 	bl	8005454 <__sinit>
 8007342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007344:	07db      	lsls	r3, r3, #31
 8007346:	d405      	bmi.n	8007354 <_vfiprintf_r+0x2c>
 8007348:	89bb      	ldrh	r3, [r7, #12]
 800734a:	059b      	lsls	r3, r3, #22
 800734c:	d402      	bmi.n	8007354 <_vfiprintf_r+0x2c>
 800734e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007350:	f7fe f9a7 	bl	80056a2 <__retarget_lock_acquire_recursive>
 8007354:	89bb      	ldrh	r3, [r7, #12]
 8007356:	071b      	lsls	r3, r3, #28
 8007358:	d502      	bpl.n	8007360 <_vfiprintf_r+0x38>
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d113      	bne.n	8007388 <_vfiprintf_r+0x60>
 8007360:	0039      	movs	r1, r7
 8007362:	9803      	ldr	r0, [sp, #12]
 8007364:	f000 f93e 	bl	80075e4 <__swsetup_r>
 8007368:	2800      	cmp	r0, #0
 800736a:	d00d      	beq.n	8007388 <_vfiprintf_r+0x60>
 800736c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800736e:	07db      	lsls	r3, r3, #31
 8007370:	d503      	bpl.n	800737a <_vfiprintf_r+0x52>
 8007372:	2001      	movs	r0, #1
 8007374:	4240      	negs	r0, r0
 8007376:	b021      	add	sp, #132	@ 0x84
 8007378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800737a:	89bb      	ldrh	r3, [r7, #12]
 800737c:	059b      	lsls	r3, r3, #22
 800737e:	d4f8      	bmi.n	8007372 <_vfiprintf_r+0x4a>
 8007380:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007382:	f7fe f98f 	bl	80056a4 <__retarget_lock_release_recursive>
 8007386:	e7f4      	b.n	8007372 <_vfiprintf_r+0x4a>
 8007388:	2300      	movs	r3, #0
 800738a:	ac08      	add	r4, sp, #32
 800738c:	6163      	str	r3, [r4, #20]
 800738e:	3320      	adds	r3, #32
 8007390:	7663      	strb	r3, [r4, #25]
 8007392:	3310      	adds	r3, #16
 8007394:	76a3      	strb	r3, [r4, #26]
 8007396:	9607      	str	r6, [sp, #28]
 8007398:	002e      	movs	r6, r5
 800739a:	7833      	ldrb	r3, [r6, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d001      	beq.n	80073a4 <_vfiprintf_r+0x7c>
 80073a0:	2b25      	cmp	r3, #37	@ 0x25
 80073a2:	d148      	bne.n	8007436 <_vfiprintf_r+0x10e>
 80073a4:	1b73      	subs	r3, r6, r5
 80073a6:	9305      	str	r3, [sp, #20]
 80073a8:	42ae      	cmp	r6, r5
 80073aa:	d00b      	beq.n	80073c4 <_vfiprintf_r+0x9c>
 80073ac:	002a      	movs	r2, r5
 80073ae:	0039      	movs	r1, r7
 80073b0:	9803      	ldr	r0, [sp, #12]
 80073b2:	f7ff ffa7 	bl	8007304 <__sfputs_r>
 80073b6:	3001      	adds	r0, #1
 80073b8:	d100      	bne.n	80073bc <_vfiprintf_r+0x94>
 80073ba:	e0ae      	b.n	800751a <_vfiprintf_r+0x1f2>
 80073bc:	6963      	ldr	r3, [r4, #20]
 80073be:	9a05      	ldr	r2, [sp, #20]
 80073c0:	189b      	adds	r3, r3, r2
 80073c2:	6163      	str	r3, [r4, #20]
 80073c4:	7833      	ldrb	r3, [r6, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d100      	bne.n	80073cc <_vfiprintf_r+0xa4>
 80073ca:	e0a6      	b.n	800751a <_vfiprintf_r+0x1f2>
 80073cc:	2201      	movs	r2, #1
 80073ce:	2300      	movs	r3, #0
 80073d0:	4252      	negs	r2, r2
 80073d2:	6062      	str	r2, [r4, #4]
 80073d4:	a904      	add	r1, sp, #16
 80073d6:	3254      	adds	r2, #84	@ 0x54
 80073d8:	1852      	adds	r2, r2, r1
 80073da:	1c75      	adds	r5, r6, #1
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	60e3      	str	r3, [r4, #12]
 80073e0:	60a3      	str	r3, [r4, #8]
 80073e2:	7013      	strb	r3, [r2, #0]
 80073e4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80073e6:	4b59      	ldr	r3, [pc, #356]	@ (800754c <_vfiprintf_r+0x224>)
 80073e8:	2205      	movs	r2, #5
 80073ea:	0018      	movs	r0, r3
 80073ec:	7829      	ldrb	r1, [r5, #0]
 80073ee:	9305      	str	r3, [sp, #20]
 80073f0:	f7fe f959 	bl	80056a6 <memchr>
 80073f4:	1c6e      	adds	r6, r5, #1
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d11f      	bne.n	800743a <_vfiprintf_r+0x112>
 80073fa:	6822      	ldr	r2, [r4, #0]
 80073fc:	06d3      	lsls	r3, r2, #27
 80073fe:	d504      	bpl.n	800740a <_vfiprintf_r+0xe2>
 8007400:	2353      	movs	r3, #83	@ 0x53
 8007402:	a904      	add	r1, sp, #16
 8007404:	185b      	adds	r3, r3, r1
 8007406:	2120      	movs	r1, #32
 8007408:	7019      	strb	r1, [r3, #0]
 800740a:	0713      	lsls	r3, r2, #28
 800740c:	d504      	bpl.n	8007418 <_vfiprintf_r+0xf0>
 800740e:	2353      	movs	r3, #83	@ 0x53
 8007410:	a904      	add	r1, sp, #16
 8007412:	185b      	adds	r3, r3, r1
 8007414:	212b      	movs	r1, #43	@ 0x2b
 8007416:	7019      	strb	r1, [r3, #0]
 8007418:	782b      	ldrb	r3, [r5, #0]
 800741a:	2b2a      	cmp	r3, #42	@ 0x2a
 800741c:	d016      	beq.n	800744c <_vfiprintf_r+0x124>
 800741e:	002e      	movs	r6, r5
 8007420:	2100      	movs	r1, #0
 8007422:	200a      	movs	r0, #10
 8007424:	68e3      	ldr	r3, [r4, #12]
 8007426:	7832      	ldrb	r2, [r6, #0]
 8007428:	1c75      	adds	r5, r6, #1
 800742a:	3a30      	subs	r2, #48	@ 0x30
 800742c:	2a09      	cmp	r2, #9
 800742e:	d950      	bls.n	80074d2 <_vfiprintf_r+0x1aa>
 8007430:	2900      	cmp	r1, #0
 8007432:	d111      	bne.n	8007458 <_vfiprintf_r+0x130>
 8007434:	e017      	b.n	8007466 <_vfiprintf_r+0x13e>
 8007436:	3601      	adds	r6, #1
 8007438:	e7af      	b.n	800739a <_vfiprintf_r+0x72>
 800743a:	9b05      	ldr	r3, [sp, #20]
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	1ac0      	subs	r0, r0, r3
 8007440:	2301      	movs	r3, #1
 8007442:	4083      	lsls	r3, r0
 8007444:	4313      	orrs	r3, r2
 8007446:	0035      	movs	r5, r6
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	e7cc      	b.n	80073e6 <_vfiprintf_r+0xbe>
 800744c:	9b07      	ldr	r3, [sp, #28]
 800744e:	1d19      	adds	r1, r3, #4
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	9107      	str	r1, [sp, #28]
 8007454:	2b00      	cmp	r3, #0
 8007456:	db01      	blt.n	800745c <_vfiprintf_r+0x134>
 8007458:	930b      	str	r3, [sp, #44]	@ 0x2c
 800745a:	e004      	b.n	8007466 <_vfiprintf_r+0x13e>
 800745c:	425b      	negs	r3, r3
 800745e:	60e3      	str	r3, [r4, #12]
 8007460:	2302      	movs	r3, #2
 8007462:	4313      	orrs	r3, r2
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	7833      	ldrb	r3, [r6, #0]
 8007468:	2b2e      	cmp	r3, #46	@ 0x2e
 800746a:	d10c      	bne.n	8007486 <_vfiprintf_r+0x15e>
 800746c:	7873      	ldrb	r3, [r6, #1]
 800746e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007470:	d134      	bne.n	80074dc <_vfiprintf_r+0x1b4>
 8007472:	9b07      	ldr	r3, [sp, #28]
 8007474:	3602      	adds	r6, #2
 8007476:	1d1a      	adds	r2, r3, #4
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	9207      	str	r2, [sp, #28]
 800747c:	2b00      	cmp	r3, #0
 800747e:	da01      	bge.n	8007484 <_vfiprintf_r+0x15c>
 8007480:	2301      	movs	r3, #1
 8007482:	425b      	negs	r3, r3
 8007484:	9309      	str	r3, [sp, #36]	@ 0x24
 8007486:	4d32      	ldr	r5, [pc, #200]	@ (8007550 <_vfiprintf_r+0x228>)
 8007488:	2203      	movs	r2, #3
 800748a:	0028      	movs	r0, r5
 800748c:	7831      	ldrb	r1, [r6, #0]
 800748e:	f7fe f90a 	bl	80056a6 <memchr>
 8007492:	2800      	cmp	r0, #0
 8007494:	d006      	beq.n	80074a4 <_vfiprintf_r+0x17c>
 8007496:	2340      	movs	r3, #64	@ 0x40
 8007498:	1b40      	subs	r0, r0, r5
 800749a:	4083      	lsls	r3, r0
 800749c:	6822      	ldr	r2, [r4, #0]
 800749e:	3601      	adds	r6, #1
 80074a0:	4313      	orrs	r3, r2
 80074a2:	6023      	str	r3, [r4, #0]
 80074a4:	7831      	ldrb	r1, [r6, #0]
 80074a6:	2206      	movs	r2, #6
 80074a8:	482a      	ldr	r0, [pc, #168]	@ (8007554 <_vfiprintf_r+0x22c>)
 80074aa:	1c75      	adds	r5, r6, #1
 80074ac:	7621      	strb	r1, [r4, #24]
 80074ae:	f7fe f8fa 	bl	80056a6 <memchr>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d040      	beq.n	8007538 <_vfiprintf_r+0x210>
 80074b6:	4b28      	ldr	r3, [pc, #160]	@ (8007558 <_vfiprintf_r+0x230>)
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d122      	bne.n	8007502 <_vfiprintf_r+0x1da>
 80074bc:	2207      	movs	r2, #7
 80074be:	9b07      	ldr	r3, [sp, #28]
 80074c0:	3307      	adds	r3, #7
 80074c2:	4393      	bics	r3, r2
 80074c4:	3308      	adds	r3, #8
 80074c6:	9307      	str	r3, [sp, #28]
 80074c8:	6963      	ldr	r3, [r4, #20]
 80074ca:	9a04      	ldr	r2, [sp, #16]
 80074cc:	189b      	adds	r3, r3, r2
 80074ce:	6163      	str	r3, [r4, #20]
 80074d0:	e762      	b.n	8007398 <_vfiprintf_r+0x70>
 80074d2:	4343      	muls	r3, r0
 80074d4:	002e      	movs	r6, r5
 80074d6:	2101      	movs	r1, #1
 80074d8:	189b      	adds	r3, r3, r2
 80074da:	e7a4      	b.n	8007426 <_vfiprintf_r+0xfe>
 80074dc:	2300      	movs	r3, #0
 80074de:	200a      	movs	r0, #10
 80074e0:	0019      	movs	r1, r3
 80074e2:	3601      	adds	r6, #1
 80074e4:	6063      	str	r3, [r4, #4]
 80074e6:	7832      	ldrb	r2, [r6, #0]
 80074e8:	1c75      	adds	r5, r6, #1
 80074ea:	3a30      	subs	r2, #48	@ 0x30
 80074ec:	2a09      	cmp	r2, #9
 80074ee:	d903      	bls.n	80074f8 <_vfiprintf_r+0x1d0>
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0c8      	beq.n	8007486 <_vfiprintf_r+0x15e>
 80074f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80074f6:	e7c6      	b.n	8007486 <_vfiprintf_r+0x15e>
 80074f8:	4341      	muls	r1, r0
 80074fa:	002e      	movs	r6, r5
 80074fc:	2301      	movs	r3, #1
 80074fe:	1889      	adds	r1, r1, r2
 8007500:	e7f1      	b.n	80074e6 <_vfiprintf_r+0x1be>
 8007502:	aa07      	add	r2, sp, #28
 8007504:	9200      	str	r2, [sp, #0]
 8007506:	0021      	movs	r1, r4
 8007508:	003a      	movs	r2, r7
 800750a:	4b14      	ldr	r3, [pc, #80]	@ (800755c <_vfiprintf_r+0x234>)
 800750c:	9803      	ldr	r0, [sp, #12]
 800750e:	f7fd fb57 	bl	8004bc0 <_printf_float>
 8007512:	9004      	str	r0, [sp, #16]
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	3301      	adds	r3, #1
 8007518:	d1d6      	bne.n	80074c8 <_vfiprintf_r+0x1a0>
 800751a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800751c:	07db      	lsls	r3, r3, #31
 800751e:	d405      	bmi.n	800752c <_vfiprintf_r+0x204>
 8007520:	89bb      	ldrh	r3, [r7, #12]
 8007522:	059b      	lsls	r3, r3, #22
 8007524:	d402      	bmi.n	800752c <_vfiprintf_r+0x204>
 8007526:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007528:	f7fe f8bc 	bl	80056a4 <__retarget_lock_release_recursive>
 800752c:	89bb      	ldrh	r3, [r7, #12]
 800752e:	065b      	lsls	r3, r3, #25
 8007530:	d500      	bpl.n	8007534 <_vfiprintf_r+0x20c>
 8007532:	e71e      	b.n	8007372 <_vfiprintf_r+0x4a>
 8007534:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007536:	e71e      	b.n	8007376 <_vfiprintf_r+0x4e>
 8007538:	aa07      	add	r2, sp, #28
 800753a:	9200      	str	r2, [sp, #0]
 800753c:	0021      	movs	r1, r4
 800753e:	003a      	movs	r2, r7
 8007540:	4b06      	ldr	r3, [pc, #24]	@ (800755c <_vfiprintf_r+0x234>)
 8007542:	9803      	ldr	r0, [sp, #12]
 8007544:	f7fd fdea 	bl	800511c <_printf_i>
 8007548:	e7e3      	b.n	8007512 <_vfiprintf_r+0x1ea>
 800754a:	46c0      	nop			@ (mov r8, r8)
 800754c:	08007a56 	.word	0x08007a56
 8007550:	08007a5c 	.word	0x08007a5c
 8007554:	08007a60 	.word	0x08007a60
 8007558:	08004bc1 	.word	0x08004bc1
 800755c:	08007305 	.word	0x08007305

08007560 <__swbuf_r>:
 8007560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007562:	0006      	movs	r6, r0
 8007564:	000d      	movs	r5, r1
 8007566:	0014      	movs	r4, r2
 8007568:	2800      	cmp	r0, #0
 800756a:	d004      	beq.n	8007576 <__swbuf_r+0x16>
 800756c:	6a03      	ldr	r3, [r0, #32]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <__swbuf_r+0x16>
 8007572:	f7fd ff6f 	bl	8005454 <__sinit>
 8007576:	69a3      	ldr	r3, [r4, #24]
 8007578:	60a3      	str	r3, [r4, #8]
 800757a:	89a3      	ldrh	r3, [r4, #12]
 800757c:	071b      	lsls	r3, r3, #28
 800757e:	d502      	bpl.n	8007586 <__swbuf_r+0x26>
 8007580:	6923      	ldr	r3, [r4, #16]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d109      	bne.n	800759a <__swbuf_r+0x3a>
 8007586:	0021      	movs	r1, r4
 8007588:	0030      	movs	r0, r6
 800758a:	f000 f82b 	bl	80075e4 <__swsetup_r>
 800758e:	2800      	cmp	r0, #0
 8007590:	d003      	beq.n	800759a <__swbuf_r+0x3a>
 8007592:	2501      	movs	r5, #1
 8007594:	426d      	negs	r5, r5
 8007596:	0028      	movs	r0, r5
 8007598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800759a:	6923      	ldr	r3, [r4, #16]
 800759c:	6820      	ldr	r0, [r4, #0]
 800759e:	b2ef      	uxtb	r7, r5
 80075a0:	1ac0      	subs	r0, r0, r3
 80075a2:	6963      	ldr	r3, [r4, #20]
 80075a4:	b2ed      	uxtb	r5, r5
 80075a6:	4283      	cmp	r3, r0
 80075a8:	dc05      	bgt.n	80075b6 <__swbuf_r+0x56>
 80075aa:	0021      	movs	r1, r4
 80075ac:	0030      	movs	r0, r6
 80075ae:	f7ff fd81 	bl	80070b4 <_fflush_r>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	d1ed      	bne.n	8007592 <__swbuf_r+0x32>
 80075b6:	68a3      	ldr	r3, [r4, #8]
 80075b8:	3001      	adds	r0, #1
 80075ba:	3b01      	subs	r3, #1
 80075bc:	60a3      	str	r3, [r4, #8]
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	6022      	str	r2, [r4, #0]
 80075c4:	701f      	strb	r7, [r3, #0]
 80075c6:	6963      	ldr	r3, [r4, #20]
 80075c8:	4283      	cmp	r3, r0
 80075ca:	d004      	beq.n	80075d6 <__swbuf_r+0x76>
 80075cc:	89a3      	ldrh	r3, [r4, #12]
 80075ce:	07db      	lsls	r3, r3, #31
 80075d0:	d5e1      	bpl.n	8007596 <__swbuf_r+0x36>
 80075d2:	2d0a      	cmp	r5, #10
 80075d4:	d1df      	bne.n	8007596 <__swbuf_r+0x36>
 80075d6:	0021      	movs	r1, r4
 80075d8:	0030      	movs	r0, r6
 80075da:	f7ff fd6b 	bl	80070b4 <_fflush_r>
 80075de:	2800      	cmp	r0, #0
 80075e0:	d0d9      	beq.n	8007596 <__swbuf_r+0x36>
 80075e2:	e7d6      	b.n	8007592 <__swbuf_r+0x32>

080075e4 <__swsetup_r>:
 80075e4:	4b2d      	ldr	r3, [pc, #180]	@ (800769c <__swsetup_r+0xb8>)
 80075e6:	b570      	push	{r4, r5, r6, lr}
 80075e8:	0005      	movs	r5, r0
 80075ea:	6818      	ldr	r0, [r3, #0]
 80075ec:	000c      	movs	r4, r1
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d004      	beq.n	80075fc <__swsetup_r+0x18>
 80075f2:	6a03      	ldr	r3, [r0, #32]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <__swsetup_r+0x18>
 80075f8:	f7fd ff2c 	bl	8005454 <__sinit>
 80075fc:	220c      	movs	r2, #12
 80075fe:	5ea3      	ldrsh	r3, [r4, r2]
 8007600:	071a      	lsls	r2, r3, #28
 8007602:	d423      	bmi.n	800764c <__swsetup_r+0x68>
 8007604:	06da      	lsls	r2, r3, #27
 8007606:	d407      	bmi.n	8007618 <__swsetup_r+0x34>
 8007608:	2209      	movs	r2, #9
 800760a:	602a      	str	r2, [r5, #0]
 800760c:	2240      	movs	r2, #64	@ 0x40
 800760e:	2001      	movs	r0, #1
 8007610:	4313      	orrs	r3, r2
 8007612:	81a3      	strh	r3, [r4, #12]
 8007614:	4240      	negs	r0, r0
 8007616:	e03a      	b.n	800768e <__swsetup_r+0xaa>
 8007618:	075b      	lsls	r3, r3, #29
 800761a:	d513      	bpl.n	8007644 <__swsetup_r+0x60>
 800761c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800761e:	2900      	cmp	r1, #0
 8007620:	d008      	beq.n	8007634 <__swsetup_r+0x50>
 8007622:	0023      	movs	r3, r4
 8007624:	3344      	adds	r3, #68	@ 0x44
 8007626:	4299      	cmp	r1, r3
 8007628:	d002      	beq.n	8007630 <__swsetup_r+0x4c>
 800762a:	0028      	movs	r0, r5
 800762c:	f7fe febc 	bl	80063a8 <_free_r>
 8007630:	2300      	movs	r3, #0
 8007632:	6363      	str	r3, [r4, #52]	@ 0x34
 8007634:	2224      	movs	r2, #36	@ 0x24
 8007636:	89a3      	ldrh	r3, [r4, #12]
 8007638:	4393      	bics	r3, r2
 800763a:	81a3      	strh	r3, [r4, #12]
 800763c:	2300      	movs	r3, #0
 800763e:	6063      	str	r3, [r4, #4]
 8007640:	6923      	ldr	r3, [r4, #16]
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	2308      	movs	r3, #8
 8007646:	89a2      	ldrh	r2, [r4, #12]
 8007648:	4313      	orrs	r3, r2
 800764a:	81a3      	strh	r3, [r4, #12]
 800764c:	6923      	ldr	r3, [r4, #16]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10b      	bne.n	800766a <__swsetup_r+0x86>
 8007652:	21a0      	movs	r1, #160	@ 0xa0
 8007654:	2280      	movs	r2, #128	@ 0x80
 8007656:	89a3      	ldrh	r3, [r4, #12]
 8007658:	0089      	lsls	r1, r1, #2
 800765a:	0092      	lsls	r2, r2, #2
 800765c:	400b      	ands	r3, r1
 800765e:	4293      	cmp	r3, r2
 8007660:	d003      	beq.n	800766a <__swsetup_r+0x86>
 8007662:	0021      	movs	r1, r4
 8007664:	0028      	movs	r0, r5
 8007666:	f000 f88f 	bl	8007788 <__smakebuf_r>
 800766a:	220c      	movs	r2, #12
 800766c:	5ea3      	ldrsh	r3, [r4, r2]
 800766e:	2101      	movs	r1, #1
 8007670:	001a      	movs	r2, r3
 8007672:	400a      	ands	r2, r1
 8007674:	420b      	tst	r3, r1
 8007676:	d00b      	beq.n	8007690 <__swsetup_r+0xac>
 8007678:	2200      	movs	r2, #0
 800767a:	60a2      	str	r2, [r4, #8]
 800767c:	6962      	ldr	r2, [r4, #20]
 800767e:	4252      	negs	r2, r2
 8007680:	61a2      	str	r2, [r4, #24]
 8007682:	2000      	movs	r0, #0
 8007684:	6922      	ldr	r2, [r4, #16]
 8007686:	4282      	cmp	r2, r0
 8007688:	d101      	bne.n	800768e <__swsetup_r+0xaa>
 800768a:	061a      	lsls	r2, r3, #24
 800768c:	d4be      	bmi.n	800760c <__swsetup_r+0x28>
 800768e:	bd70      	pop	{r4, r5, r6, pc}
 8007690:	0799      	lsls	r1, r3, #30
 8007692:	d400      	bmi.n	8007696 <__swsetup_r+0xb2>
 8007694:	6962      	ldr	r2, [r4, #20]
 8007696:	60a2      	str	r2, [r4, #8]
 8007698:	e7f3      	b.n	8007682 <__swsetup_r+0x9e>
 800769a:	46c0      	nop			@ (mov r8, r8)
 800769c:	20000018 	.word	0x20000018

080076a0 <_raise_r>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	0004      	movs	r4, r0
 80076a4:	000d      	movs	r5, r1
 80076a6:	291f      	cmp	r1, #31
 80076a8:	d904      	bls.n	80076b4 <_raise_r+0x14>
 80076aa:	2316      	movs	r3, #22
 80076ac:	6003      	str	r3, [r0, #0]
 80076ae:	2001      	movs	r0, #1
 80076b0:	4240      	negs	r0, r0
 80076b2:	bd70      	pop	{r4, r5, r6, pc}
 80076b4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d004      	beq.n	80076c4 <_raise_r+0x24>
 80076ba:	008a      	lsls	r2, r1, #2
 80076bc:	189b      	adds	r3, r3, r2
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	2a00      	cmp	r2, #0
 80076c2:	d108      	bne.n	80076d6 <_raise_r+0x36>
 80076c4:	0020      	movs	r0, r4
 80076c6:	f000 f831 	bl	800772c <_getpid_r>
 80076ca:	002a      	movs	r2, r5
 80076cc:	0001      	movs	r1, r0
 80076ce:	0020      	movs	r0, r4
 80076d0:	f000 f81a 	bl	8007708 <_kill_r>
 80076d4:	e7ed      	b.n	80076b2 <_raise_r+0x12>
 80076d6:	2a01      	cmp	r2, #1
 80076d8:	d009      	beq.n	80076ee <_raise_r+0x4e>
 80076da:	1c51      	adds	r1, r2, #1
 80076dc:	d103      	bne.n	80076e6 <_raise_r+0x46>
 80076de:	2316      	movs	r3, #22
 80076e0:	6003      	str	r3, [r0, #0]
 80076e2:	2001      	movs	r0, #1
 80076e4:	e7e5      	b.n	80076b2 <_raise_r+0x12>
 80076e6:	2100      	movs	r1, #0
 80076e8:	0028      	movs	r0, r5
 80076ea:	6019      	str	r1, [r3, #0]
 80076ec:	4790      	blx	r2
 80076ee:	2000      	movs	r0, #0
 80076f0:	e7df      	b.n	80076b2 <_raise_r+0x12>
	...

080076f4 <raise>:
 80076f4:	b510      	push	{r4, lr}
 80076f6:	4b03      	ldr	r3, [pc, #12]	@ (8007704 <raise+0x10>)
 80076f8:	0001      	movs	r1, r0
 80076fa:	6818      	ldr	r0, [r3, #0]
 80076fc:	f7ff ffd0 	bl	80076a0 <_raise_r>
 8007700:	bd10      	pop	{r4, pc}
 8007702:	46c0      	nop			@ (mov r8, r8)
 8007704:	20000018 	.word	0x20000018

08007708 <_kill_r>:
 8007708:	2300      	movs	r3, #0
 800770a:	b570      	push	{r4, r5, r6, lr}
 800770c:	4d06      	ldr	r5, [pc, #24]	@ (8007728 <_kill_r+0x20>)
 800770e:	0004      	movs	r4, r0
 8007710:	0008      	movs	r0, r1
 8007712:	0011      	movs	r1, r2
 8007714:	602b      	str	r3, [r5, #0]
 8007716:	f7fb fcad 	bl	8003074 <_kill>
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	d103      	bne.n	8007726 <_kill_r+0x1e>
 800771e:	682b      	ldr	r3, [r5, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d000      	beq.n	8007726 <_kill_r+0x1e>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd70      	pop	{r4, r5, r6, pc}
 8007728:	20000440 	.word	0x20000440

0800772c <_getpid_r>:
 800772c:	b510      	push	{r4, lr}
 800772e:	f7fb fc9f 	bl	8003070 <_getpid>
 8007732:	bd10      	pop	{r4, pc}

08007734 <__swhatbuf_r>:
 8007734:	b570      	push	{r4, r5, r6, lr}
 8007736:	000e      	movs	r6, r1
 8007738:	001d      	movs	r5, r3
 800773a:	230e      	movs	r3, #14
 800773c:	5ec9      	ldrsh	r1, [r1, r3]
 800773e:	0014      	movs	r4, r2
 8007740:	b096      	sub	sp, #88	@ 0x58
 8007742:	2900      	cmp	r1, #0
 8007744:	da0c      	bge.n	8007760 <__swhatbuf_r+0x2c>
 8007746:	89b2      	ldrh	r2, [r6, #12]
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	0011      	movs	r1, r2
 800774c:	4019      	ands	r1, r3
 800774e:	421a      	tst	r2, r3
 8007750:	d114      	bne.n	800777c <__swhatbuf_r+0x48>
 8007752:	2380      	movs	r3, #128	@ 0x80
 8007754:	00db      	lsls	r3, r3, #3
 8007756:	2000      	movs	r0, #0
 8007758:	6029      	str	r1, [r5, #0]
 800775a:	6023      	str	r3, [r4, #0]
 800775c:	b016      	add	sp, #88	@ 0x58
 800775e:	bd70      	pop	{r4, r5, r6, pc}
 8007760:	466a      	mov	r2, sp
 8007762:	f000 f853 	bl	800780c <_fstat_r>
 8007766:	2800      	cmp	r0, #0
 8007768:	dbed      	blt.n	8007746 <__swhatbuf_r+0x12>
 800776a:	23f0      	movs	r3, #240	@ 0xf0
 800776c:	9901      	ldr	r1, [sp, #4]
 800776e:	021b      	lsls	r3, r3, #8
 8007770:	4019      	ands	r1, r3
 8007772:	4b04      	ldr	r3, [pc, #16]	@ (8007784 <__swhatbuf_r+0x50>)
 8007774:	18c9      	adds	r1, r1, r3
 8007776:	424b      	negs	r3, r1
 8007778:	4159      	adcs	r1, r3
 800777a:	e7ea      	b.n	8007752 <__swhatbuf_r+0x1e>
 800777c:	2100      	movs	r1, #0
 800777e:	2340      	movs	r3, #64	@ 0x40
 8007780:	e7e9      	b.n	8007756 <__swhatbuf_r+0x22>
 8007782:	46c0      	nop			@ (mov r8, r8)
 8007784:	ffffe000 	.word	0xffffe000

08007788 <__smakebuf_r>:
 8007788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800778a:	2602      	movs	r6, #2
 800778c:	898b      	ldrh	r3, [r1, #12]
 800778e:	0005      	movs	r5, r0
 8007790:	000c      	movs	r4, r1
 8007792:	b085      	sub	sp, #20
 8007794:	4233      	tst	r3, r6
 8007796:	d007      	beq.n	80077a8 <__smakebuf_r+0x20>
 8007798:	0023      	movs	r3, r4
 800779a:	3347      	adds	r3, #71	@ 0x47
 800779c:	6023      	str	r3, [r4, #0]
 800779e:	6123      	str	r3, [r4, #16]
 80077a0:	2301      	movs	r3, #1
 80077a2:	6163      	str	r3, [r4, #20]
 80077a4:	b005      	add	sp, #20
 80077a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077a8:	ab03      	add	r3, sp, #12
 80077aa:	aa02      	add	r2, sp, #8
 80077ac:	f7ff ffc2 	bl	8007734 <__swhatbuf_r>
 80077b0:	9f02      	ldr	r7, [sp, #8]
 80077b2:	9001      	str	r0, [sp, #4]
 80077b4:	0039      	movs	r1, r7
 80077b6:	0028      	movs	r0, r5
 80077b8:	f7fe fe6c 	bl	8006494 <_malloc_r>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d108      	bne.n	80077d2 <__smakebuf_r+0x4a>
 80077c0:	220c      	movs	r2, #12
 80077c2:	5ea3      	ldrsh	r3, [r4, r2]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d4ed      	bmi.n	80077a4 <__smakebuf_r+0x1c>
 80077c8:	2203      	movs	r2, #3
 80077ca:	4393      	bics	r3, r2
 80077cc:	431e      	orrs	r6, r3
 80077ce:	81a6      	strh	r6, [r4, #12]
 80077d0:	e7e2      	b.n	8007798 <__smakebuf_r+0x10>
 80077d2:	2380      	movs	r3, #128	@ 0x80
 80077d4:	89a2      	ldrh	r2, [r4, #12]
 80077d6:	6020      	str	r0, [r4, #0]
 80077d8:	4313      	orrs	r3, r2
 80077da:	81a3      	strh	r3, [r4, #12]
 80077dc:	9b03      	ldr	r3, [sp, #12]
 80077de:	6120      	str	r0, [r4, #16]
 80077e0:	6167      	str	r7, [r4, #20]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00c      	beq.n	8007800 <__smakebuf_r+0x78>
 80077e6:	0028      	movs	r0, r5
 80077e8:	230e      	movs	r3, #14
 80077ea:	5ee1      	ldrsh	r1, [r4, r3]
 80077ec:	f000 f820 	bl	8007830 <_isatty_r>
 80077f0:	2800      	cmp	r0, #0
 80077f2:	d005      	beq.n	8007800 <__smakebuf_r+0x78>
 80077f4:	2303      	movs	r3, #3
 80077f6:	89a2      	ldrh	r2, [r4, #12]
 80077f8:	439a      	bics	r2, r3
 80077fa:	3b02      	subs	r3, #2
 80077fc:	4313      	orrs	r3, r2
 80077fe:	81a3      	strh	r3, [r4, #12]
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	9a01      	ldr	r2, [sp, #4]
 8007804:	4313      	orrs	r3, r2
 8007806:	81a3      	strh	r3, [r4, #12]
 8007808:	e7cc      	b.n	80077a4 <__smakebuf_r+0x1c>
	...

0800780c <_fstat_r>:
 800780c:	2300      	movs	r3, #0
 800780e:	b570      	push	{r4, r5, r6, lr}
 8007810:	4d06      	ldr	r5, [pc, #24]	@ (800782c <_fstat_r+0x20>)
 8007812:	0004      	movs	r4, r0
 8007814:	0008      	movs	r0, r1
 8007816:	0011      	movs	r1, r2
 8007818:	602b      	str	r3, [r5, #0]
 800781a:	f7fb fc56 	bl	80030ca <_fstat>
 800781e:	1c43      	adds	r3, r0, #1
 8007820:	d103      	bne.n	800782a <_fstat_r+0x1e>
 8007822:	682b      	ldr	r3, [r5, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d000      	beq.n	800782a <_fstat_r+0x1e>
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	20000440 	.word	0x20000440

08007830 <_isatty_r>:
 8007830:	2300      	movs	r3, #0
 8007832:	b570      	push	{r4, r5, r6, lr}
 8007834:	4d06      	ldr	r5, [pc, #24]	@ (8007850 <_isatty_r+0x20>)
 8007836:	0004      	movs	r4, r0
 8007838:	0008      	movs	r0, r1
 800783a:	602b      	str	r3, [r5, #0]
 800783c:	f7fb fc4a 	bl	80030d4 <_isatty>
 8007840:	1c43      	adds	r3, r0, #1
 8007842:	d103      	bne.n	800784c <_isatty_r+0x1c>
 8007844:	682b      	ldr	r3, [r5, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d000      	beq.n	800784c <_isatty_r+0x1c>
 800784a:	6023      	str	r3, [r4, #0]
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	46c0      	nop			@ (mov r8, r8)
 8007850:	20000440 	.word	0x20000440

08007854 <_init>:
 8007854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007856:	46c0      	nop			@ (mov r8, r8)
 8007858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800785a:	bc08      	pop	{r3}
 800785c:	469e      	mov	lr, r3
 800785e:	4770      	bx	lr

08007860 <_fini>:
 8007860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007862:	46c0      	nop			@ (mov r8, r8)
 8007864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007866:	bc08      	pop	{r3}
 8007868:	469e      	mov	lr, r3
 800786a:	4770      	bx	lr
