Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Aug 12 10:44:07 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file watch_top_timing_summary_routed.rpt -pb watch_top_timing_summary_routed.pb -rpx watch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : watch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.972        0.000                      0                  208        0.168        0.000                      0                  208        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.972        0.000                      0                  208        0.168        0.000                      0                  208        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 2.264ns (45.019%)  route 2.765ns (54.981%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cnt_sysclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cnt_sysclk_reg[10]/Q
                         net (fo=2, routed)           0.861     6.477    inc_sec_btn/btn_ed/cnt_sysclk_reg[2]
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     6.601 f  inc_sec_btn/btn_ed/sec[5]_i_6/O
                         net (fo=2, routed)           0.822     7.423    inc_sec_btn/btn_ed/cnt_sysclk_reg_9_sn_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.628    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.752 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.752    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.284 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.284    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.188 r  cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.188    cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.169ns (43.961%)  route 2.765ns (56.039%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cnt_sysclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cnt_sysclk_reg[10]/Q
                         net (fo=2, routed)           0.861     6.477    inc_sec_btn/btn_ed/cnt_sysclk_reg[2]
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     6.601 f  inc_sec_btn/btn_ed/sec[5]_i_6/O
                         net (fo=2, routed)           0.822     7.423    inc_sec_btn/btn_ed/cnt_sysclk_reg_9_sn_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.628    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.752 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.752    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.284 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.284    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.093 r  cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.093    cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.150ns (43.607%)  route 2.780ns (56.393%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.089 r  cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.089    cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.153ns (43.778%)  route 2.765ns (56.222%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cnt_sysclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cnt_sysclk_reg[10]/Q
                         net (fo=2, routed)           0.861     6.477    inc_sec_btn/btn_ed/cnt_sysclk_reg[2]
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     6.601 f  inc_sec_btn/btn_ed/sec[5]_i_6/O
                         net (fo=2, routed)           0.822     7.423    inc_sec_btn/btn_ed/cnt_sysclk_reg_9_sn_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.628    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.752 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.752    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.284 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.284    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.740 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.740    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.854 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.854    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.077 r  cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.077    cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.129ns (43.366%)  route 2.780ns (56.634%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.068 r  cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.068    cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.055ns (42.499%)  route 2.780ns (57.501%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.994 r  cnt_sysclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.994    cnt_sysclk_reg[20]_i_1_n_5
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.039ns (42.308%)  route 2.780ns (57.692%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.978 r  cnt_sysclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.978    cnt_sysclk_reg[20]_i_1_n_7
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cnt_sysclk_reg[20]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cnt_sysclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.036ns (42.272%)  route 2.780ns (57.728%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.975 r  cnt_sysclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.975    cnt_sysclk_reg[16]_i_1_n_6
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    cnt_sysclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.015ns (42.019%)  route 2.780ns (57.981%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.954 r  cnt_sysclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.954    cnt_sysclk_reg[16]_i_1_n_4
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    cnt_sysclk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.941ns (41.111%)  route 2.780ns (58.889%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cnt_sysclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cnt_sysclk_reg[24]/Q
                         net (fo=2, routed)           1.011     6.625    inc_sec_btn/btn_ed/cnt_sysclk_reg[16]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.749 r  inc_sec_btn/btn_ed/sec[5]_i_4/O
                         net (fo=4, routed)           0.688     7.437    inc_sec_btn/btn_ed/cnt_sysclk_reg[24]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  inc_sec_btn/btn_ed/sec[5]_i_3/O
                         net (fo=26, routed)          1.082     8.643    inc_sec_btn_n_1
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.124     8.767 r  cnt_sysclk[0]_i_7/O
                         net (fo=1, routed)           0.000     8.767    cnt_sysclk[0]_i_7_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.299    cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.880 r  cnt_sysclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.880    cnt_sysclk_reg[16]_i_1_n_5
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    cnt_sysclk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  min_reg[5]/Q
                         net (fo=11, routed)          0.087     1.704    min_reg_n_0_[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I1_O)        0.045     1.749 r  min[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    min[0]
    SLICE_X5Y6           FDCE                                         r  min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    min_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  min_reg[5]/Q
                         net (fo=11, routed)          0.088     1.705    min_reg_n_0_[5]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.750 r  min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    min[2]
    SLICE_X5Y6           FDCE                                         r  min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.091     1.580    min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  min_reg[1]/Q
                         net (fo=9, routed)           0.103     1.720    min_reg_n_0_[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    min[4]_i_1_n_0
    SLICE_X4Y6           FDCE                                         r  min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.185%)  route 0.104ns (35.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  min_reg[1]/Q
                         net (fo=9, routed)           0.104     1.721    min_reg_n_0_[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    min[3]
    SLICE_X4Y6           FDCE                                         r  min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     1.580    min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inc_sec_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_sec_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  inc_sec_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inc_sec_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.149     1.765    inc_sec_btn/btn_ed/ff_cur_reg_0
    SLICE_X4Y5           FDCE                                         r  inc_sec_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  inc_sec_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.070     1.562    inc_sec_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.645%)  route 0.126ns (40.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  min_reg[0]/Q
                         net (fo=7, routed)           0.126     1.743    data2[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  min[5]_i_2/O
                         net (fo=1, routed)           0.000     1.788    min[5]_i_2_n_0
    SLICE_X4Y6           FDCE                                         r  min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inc_min_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_min_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  inc_min_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inc_min_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.175     1.793    inc_min_btn/btn_ed/ff_cur_reg_0
    SLICE_X4Y3           FDCE                                         r  inc_min_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  inc_min_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.075     1.567    inc_min_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mode_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.287%)  route 0.192ns (57.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.479    mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  mode_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mode_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.192     1.813    mode_btn/btn_ed/btn_out
    SLICE_X4Y2           FDCE                                         r  mode_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  mode_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.070     1.584    mode_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.343%)  route 0.155ns (42.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  sec_reg[1]/Q
                         net (fo=10, routed)          0.155     1.796    sec_reg_n_0_[1]
    SLICE_X6Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.841    sec[5]_i_2_n_0
    SLICE_X6Y7           FDCE                                         r  sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  sec_reg[5]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.120     1.611    sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.132%)  route 0.178ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.178     1.797    mode_btn/btn_ed/p_0_in[1]
    SLICE_X4Y3           FDCE                                         r  mode_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  mode_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.070     1.562    mode_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     cnt_sysclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     cnt_sysclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cnt_sysclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cnt_sysclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cnt_sysclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cnt_sysclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     cnt_sysclk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     cnt_sysclk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cnt_sysclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     cnt_sysclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     cnt_sysclk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.305ns (43.731%)  route 5.539ns (56.269%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    fnd/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          1.439     7.054    fnd/clk_div_reg[16]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.146     7.200 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.100    11.301    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    15.004 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.004    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 4.331ns (45.256%)  route 5.239ns (54.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    fnd/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  fnd/clk_div_reg[15]/Q
                         net (fo=11, routed)          1.151     6.766    fnd/clk_div_reg[15]
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.150     6.916 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.088    11.004    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    14.729 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.729    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 4.083ns (44.443%)  route 5.104ns (55.557%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    fnd/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          1.128     6.743    fnd/clk_div_reg[16]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.867 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.976    10.843    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.346 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.346    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 4.382ns (47.795%)  route 4.787ns (52.205%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.965     6.640    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.153     6.793 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.822    10.615    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.326 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.326    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.167ns  (logic 4.090ns (44.622%)  route 5.076ns (55.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.638     5.159    fnd/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  fnd/clk_div_reg[15]/Q
                         net (fo=11, routed)          0.998     6.613    fnd/clk_div_reg[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.124     6.737 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.078    10.816    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.326 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.326    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.379ns (48.105%)  route 4.724ns (51.895%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.821     6.496    fnd/dec/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.146     6.642 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.903    10.545    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.260 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.260    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.404ns (48.583%)  route 4.660ns (51.417%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.979     6.654    fnd/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.157     6.811 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.681    10.493    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.729    14.221 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.221    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.171ns (46.486%)  route 4.802ns (53.514%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.821     6.496    fnd/dec/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.620 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.981    10.601    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.130 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.130    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 4.162ns (46.575%)  route 4.774ns (53.425%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.965     6.640    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.764 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.809    10.573    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.093 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.093    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 4.177ns (48.092%)  route 4.509ns (51.908%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    fnd/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.814     6.490    fnd/dec/digit_value[2]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     6.614 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.695    10.309    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.844 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.844    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 set_watch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.347ns (78.379%)  route 0.372ns (21.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  set_watch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  set_watch_reg/Q
                         net (fo=5, routed)           0.372     1.989    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.195 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.195    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.441ns (52.148%)  route 1.323ns (47.852%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.281     1.922    fnd/dec/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.967 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.009    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.241 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.241    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.521ns (54.122%)  route 1.290ns (45.878%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.166     1.807    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.048     1.855 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.124     2.979    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.288 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.288    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.445ns (48.457%)  route 1.537ns (51.543%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.166     1.807    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.371     3.223    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.459 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.459    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 1.439ns (46.770%)  route 1.638ns (53.230%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.162     1.803    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.476     3.324    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.554 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.554    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.490ns (47.633%)  route 1.638ns (52.367%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.162     1.803    fnd/dec/digit_value[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.048     1.851 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.476     3.327    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     4.605 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.605    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.485ns (47.414%)  route 1.647ns (52.586%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.281     1.922    fnd/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.048     1.970 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.366     3.336    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.273     4.609 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.609    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.430ns (45.189%)  route 1.734ns (54.811%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.297     1.938    fnd/dec/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.438     3.421    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.641 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.641    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.397ns (43.838%)  route 1.790ns (56.162%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.595     1.478    fnd/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.231     1.850    fnd/clk_div_reg[16]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.559     3.454    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.666 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.666    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.487ns (46.444%)  route 1.714ns (53.556%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    fnd/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.297     1.938    fnd/dec/digit_value[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.049     1.987 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.418     3.404    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.678 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.678    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.441ns (33.990%)  route 2.799ns (66.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.799     4.240    reset_p_IBUF
    SLICE_X6Y7           FDCE                                         f  sec_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.441ns (36.435%)  route 2.515ns (63.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.515     3.956    reset_p_IBUF
    SLICE_X6Y6           FDCE                                         f  sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.441ns (36.435%)  route 2.515ns (63.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.515     3.956    reset_p_IBUF
    SLICE_X6Y6           FDCE                                         f  sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.441ns (36.435%)  route 2.515ns (63.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.515     3.956    reset_p_IBUF
    SLICE_X6Y6           FDCE                                         f  sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.441ns (36.435%)  route 2.515ns (63.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.515     3.956    reset_p_IBUF
    SLICE_X6Y6           FDCE                                         f  sec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 1.441ns (39.585%)  route 2.200ns (60.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.200     3.641    reset_p_IBUF
    SLICE_X4Y6           FDCE                                         f  min_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 1.441ns (39.585%)  route 2.200ns (60.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.200     3.641    reset_p_IBUF
    SLICE_X4Y6           FDCE                                         f  min_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 1.441ns (39.585%)  route 2.200ns (60.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.200     3.641    reset_p_IBUF
    SLICE_X4Y6           FDCE                                         f  min_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  min_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.637ns  (logic 1.441ns (39.633%)  route 2.195ns (60.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.195     3.637    reset_p_IBUF
    SLICE_X5Y6           FDCE                                         f  min_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.637ns  (logic 1.441ns (39.633%)  route 2.195ns (60.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          2.195     3.637    reset_p_IBUF
    SLICE_X5Y6           FDCE                                         f  min_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  min_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.210ns (31.517%)  route 0.455ns (68.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.455     0.665    fnd/AR[0]
    SLICE_X1Y7           FDCE                                         f  fnd/digit_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    fnd/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fnd/digit_value_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.219ns (31.891%)  route 0.469ns (68.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.469     0.688    inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X4Y7           FDRE                                         r  inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.210ns (29.576%)  route 0.499ns (70.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.499     0.708    reset_p_IBUF
    SLICE_X3Y6           FDCE                                         f  cnt_sysclk_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[16]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.210ns (29.576%)  route 0.499ns (70.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.499     0.708    reset_p_IBUF
    SLICE_X3Y6           FDCE                                         f  cnt_sysclk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[17]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.210ns (29.576%)  route 0.499ns (70.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.499     0.708    reset_p_IBUF
    SLICE_X3Y6           FDCE                                         f  cnt_sysclk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[18]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.210ns (29.576%)  route 0.499ns (70.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.499     0.708    reset_p_IBUF
    SLICE_X3Y6           FDCE                                         f  cnt_sysclk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  cnt_sysclk_reg[19]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.210ns (29.576%)  route 0.499ns (70.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.499     0.708    reset_p_IBUF
    SLICE_X2Y6           FDCE                                         f  sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  sec_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.222ns (29.909%)  route 0.520ns (70.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.520     0.742    mode_btn/btn_0/btn_IBUF[0]
    SLICE_X1Y2           FDRE                                         r  mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            inc_min_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.219ns (29.477%)  route 0.525ns (70.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.525     0.744    inc_min_btn/btn_0/btn_IBUF[0]
    SLICE_X7Y1           FDRE                                         r  inc_min_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  inc_min_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.210ns (27.397%)  route 0.555ns (72.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=50, routed)          0.555     0.765    reset_p_IBUF
    SLICE_X3Y5           FDCE                                         f  cnt_sysclk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cnt_sysclk_reg[12]/C





