Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 23:26:51 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Graphics_timing_summary_routed.rpt -rpx Graphics_timing_summary_routed.rpx
| Design       : Graphics
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.728        0.000                      0                   52        0.049        0.000                      0                   52        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clk_out1_BRAM_VGA_Clock    {0.000 19.863}     39.725          25.173          
  clkfbout_BRAM_VGA_Clock    {0.000 20.000}     40.000          25.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out1_BRAM_VGA_Clock_1  {0.000 19.863}     39.725          25.173          
  clkfbout_BRAM_VGA_Clock_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_BRAM_VGA_Clock         35.728        0.000                      0                   52        0.212        0.000                      0                   52       19.363        0.000                       0                    24  
  clkfbout_BRAM_VGA_Clock                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_BRAM_VGA_Clock_1       35.744        0.000                      0                   52        0.212        0.000                      0                   52       19.363        0.000                       0                    24  
  clkfbout_BRAM_VGA_Clock_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_BRAM_VGA_Clock_1  clk_out1_BRAM_VGA_Clock         35.728        0.000                      0                   52        0.049        0.000                      0                   52  
clk_out1_BRAM_VGA_Clock    clk_out1_BRAM_VGA_Clock_1       35.728        0.000                      0                   52        0.049        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BRAM_VGA_Clock
  To Clock:  clk_out1_BRAM_VGA_Clock

Setup :            0  Failing Endpoints,  Worst Slack       35.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.048    -0.234 r  inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_vga/plusOp__0[3]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.446    inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.281    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    inst_vga/plusOp__0[4]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  inst_vga/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    inst_vga/plusOp__0[2]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.274    inst_vga/v_counter_reg__0[6]
    SLICE_X1Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    inst_vga/plusOp__0[9]
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.161    -0.265    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    inst_vga/plusOp[9]
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.459    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.171    -0.255    inst_vga/h_counter_reg__0[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  inst_vga/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_vga/h_sync_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.463    inst_vga/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.184    -0.243    inst_vga/h_counter_reg__0[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  inst_vga/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    inst_vga/plusOp[3]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.460    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.173    -0.253    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  inst_vga/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    inst_vga/plusOp[6]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.213%)  route 0.216ns (53.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.216    -0.209    inst_vga/v_counter_reg__0[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  inst_vga/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.164    inst_vga/v_sync_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.120    -0.431    inst_vga/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  inst_vga/h_counter_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.302    inst_vga/h_counter_reg__0[3]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.098    -0.204 r  inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_vga/plusOp[5]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BRAM_VGA_Clock
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   inst_BRAM_VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     inst_vga/h_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     inst_vga/h_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BRAM_VGA_Clock
  To Clock:  clkfbout_BRAM_VGA_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BRAM_VGA_Clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_BRAM_VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BRAM_VGA_Clock_1
  To Clock:  clk_out1_BRAM_VGA_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack       35.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.148    38.745    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.316    inst_vga/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.148    38.745    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.316    inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.148    38.745    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.316    inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             35.744ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.148    38.745    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.316    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.744    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.148    38.720    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.291    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.048    -0.234 r  inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_vga/plusOp__0[3]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.446    inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.281    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    inst_vga/plusOp__0[4]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  inst_vga/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    inst_vga/plusOp__0[2]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.274    inst_vga/v_counter_reg__0[6]
    SLICE_X1Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    inst_vga/plusOp__0[9]
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.161    -0.265    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    inst_vga/plusOp[9]
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.459    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.171    -0.255    inst_vga/h_counter_reg__0[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  inst_vga/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_vga/h_sync_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.463    inst_vga/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.184    -0.243    inst_vga/h_counter_reg__0[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  inst_vga/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    inst_vga/plusOp[3]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.460    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.173    -0.253    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  inst_vga/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    inst_vga/plusOp[6]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.213%)  route 0.216ns (53.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.216    -0.209    inst_vga/v_counter_reg__0[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  inst_vga/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.164    inst_vga/v_sync_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.120    -0.431    inst_vga/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  inst_vga/h_counter_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.302    inst_vga/h_counter_reg__0[3]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.098    -0.204 r  inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_vga/plusOp[5]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BRAM_VGA_Clock_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   inst_BRAM_VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     inst_vga/h_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y141     inst_vga/h_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y142     inst_vga/h_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y141     inst_vga/h_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y142     inst_vga/h_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y143     inst_vga/v_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y143     inst_vga/v_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BRAM_VGA_Clock_1
  To Clock:  clkfbout_BRAM_VGA_Clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BRAM_VGA_Clock_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_BRAM_VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BRAM_VGA_Clock_1
  To Clock:  clk_out1_BRAM_VGA_Clock

Setup :            0  Failing Endpoints,  Worst Slack       35.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock rise@39.725ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.048    -0.234 r  inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_vga/plusOp__0[3]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.282    inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.281    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    inst_vga/plusOp__0[4]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.297    inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  inst_vga/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    inst_vga/plusOp__0[2]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.298    inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.274    inst_vga/v_counter_reg__0[6]
    SLICE_X1Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    inst_vga/plusOp__0[9]
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.297    inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.161    -0.265    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    inst_vga/plusOp[9]
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.295    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.171    -0.255    inst_vga/h_counter_reg__0[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  inst_vga/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_vga/h_sync_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.164    -0.390    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.299    inst_vga/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.184    -0.243    inst_vga/h_counter_reg__0[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  inst_vga/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    inst_vga/plusOp[3]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.296    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.173    -0.253    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  inst_vga/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    inst_vga/plusOp[6]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.311    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.213%)  route 0.216ns (53.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.216    -0.209    inst_vga/v_counter_reg__0[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  inst_vga/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.164    inst_vga/v_sync_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.120    -0.267    inst_vga/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock rise@0.000ns - clk_out1_BRAM_VGA_Clock_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  inst_vga/h_counter_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.302    inst_vga/h_counter_reg__0[3]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.098    -0.204 r  inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_vga/plusOp[5]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.311    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BRAM_VGA_Clock
  To Clock:  clk_out1_BRAM_VGA_Clock_1

Setup :            0  Failing Endpoints,  Worst Slack       35.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.728ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.839ns (24.645%)  route 2.565ns (75.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.606     2.572    inst_vga/eqOp2_in
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.601    38.893    
                         clock uncertainty           -0.164    38.729    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.300    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 35.728    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[0]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[1]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 inst_vga/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_BRAM_VGA_Clock_1 rise@39.725ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.839ns (25.370%)  route 2.468ns (74.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.292 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.708    -0.832    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  inst_vga/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.969     0.556    inst_vga/h_counter_reg__0[4]
    SLICE_X0Y140         LUT5 (Prop_lut5_I4_O)        0.296     0.852 f  inst_vga/h_counter[9]_i_3/O
                         net (fo=6, routed)           0.990     1.842    inst_vga/h_counter[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.966 r  inst_vga/h_counter[9]_i_1/O
                         net (fo=20, routed)          0.509     2.475    inst_vga/eqOp2_in
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    38.292    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.576    38.868    
                         clock uncertainty           -0.164    38.704    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.275    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 35.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.048    -0.234 r  inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_vga/plusOp__0[3]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.282    inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.281    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    inst_vga/plusOp__0[4]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.297    inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.282    inst_vga/v_counter_reg__0[0]
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  inst_vga/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    inst_vga/plusOp__0[2]
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.298    inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.168%)  route 0.151ns (44.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.274    inst_vga/v_counter_reg__0[6]
    SLICE_X1Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    inst_vga/plusOp__0[9]
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.871    -0.802    inst_vga/clk_out1
    SLICE_X1Y143         FDRE                                         r  inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.164    -0.389    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.297    inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.161    -0.265    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    inst_vga/plusOp[9]
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.295    inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y142         FDRE                                         r  inst_vga/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  inst_vga/h_counter_reg[9]/Q
                         net (fo=4, routed)           0.171    -0.255    inst_vga/h_counter_reg__0[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  inst_vga/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_vga/h_sync_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X1Y142         FDRE                                         r  inst_vga/h_sync_reg/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.164    -0.390    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.299    inst_vga/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.184    -0.243    inst_vga/h_counter_reg__0[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  inst_vga/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    inst_vga/plusOp[3]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.296    inst_vga/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_vga/h_counter_reg[6]/Q
                         net (fo=7, routed)           0.173    -0.253    inst_vga/h_counter_reg__0[6]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  inst_vga/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    inst_vga/plusOp[6]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.311    inst_vga/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_vga/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.213%)  route 0.216ns (53.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    inst_vga/clk_out1
    SLICE_X0Y143         FDRE                                         r  inst_vga/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_vga/v_counter_reg[4]/Q
                         net (fo=5, routed)           0.216    -0.209    inst_vga/v_counter_reg__0[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  inst_vga/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.164    inst_vga/v_sync_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X2Y142         FDRE                                         r  inst_vga/v_sync_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.120    -0.267    inst_vga/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BRAM_VGA_Clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_BRAM_VGA_Clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BRAM_VGA_Clock_1 rise@0.000ns - clk_out1_BRAM_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BRAM_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.597    -0.567    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  inst_vga/h_counter_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.302    inst_vga/h_counter_reg__0[3]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.098    -0.204 r  inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_vga/plusOp[5]
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BRAM_VGA_Clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_BRAM_VGA_Clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_BRAM_VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_BRAM_VGA_Clock/inst/clk_in1_BRAM_VGA_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_BRAM_VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_BRAM_VGA_Clock/inst/clk_out1_BRAM_VGA_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_BRAM_VGA_Clock/inst/clkout1_buf/O
                         net (fo=22, routed)          0.870    -0.803    inst_vga/clk_out1
    SLICE_X0Y141         FDRE                                         r  inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.164    -0.403    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.311    inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.107    





