// Seed: 2700584337
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_1 = -1;
endmodule
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri1 module_1,
    input supply1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    output wire id_10
);
  wand id_12;
  wire id_13;
  logic [1 'h0 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_8,
      id_3,
      id_1,
      id_7,
      id_7,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign id_12 = 1;
  wire  id_15;
  logic id_16;
  wire  id_17;
  always @(posedge 1 or posedge id_6) begin : LABEL_0
    $clog2(65);
    ;
  end
endmodule
