Search.setIndex({docnames:["auto_examples/OpenFPGA/clock_tree_insertion","auto_examples/OpenFPGA/extract_configuration_order","auto_examples/OpenFPGA/rename_modules","auto_examples/OpenFPGA/sg_execution_times","auto_examples/OpenFPGA/tile_creation","auto_examples/basic/display_info","auto_examples/basic/merge_instance","auto_examples/basic/merge_multiple_instances","auto_examples/basic/sg_execution_times","auto_examples/basic/wire_feedthrough","auto_examples/index","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","index","install","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/outerpin","reference/classes/pin","reference/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_examples/OpenFPGA/clock_tree_insertion.rst","auto_examples/OpenFPGA/extract_configuration_order.rst","auto_examples/OpenFPGA/rename_modules.rst","auto_examples/OpenFPGA/sg_execution_times.rst","auto_examples/OpenFPGA/tile_creation.rst","auto_examples/basic/display_info.rst","auto_examples/basic/merge_instance.rst","auto_examples/basic/merge_multiple_instances.rst","auto_examples/basic/sg_execution_times.rst","auto_examples/basic/wire_feedthrough.rst","auto_examples/index.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","index.rst","install.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[16,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[16,1,1,""],get_verilog_index:[16,1,1,""],size:[16,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[17,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[17,1,1,""],connect_instance_port:[17,1,1,""],connect_port:[17,1,1,""],is_port_cable:[17,2,1,""],size:[17,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[18,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[18,1,1,""],OptWires:[18,1,1,""],combine_cables:[18,1,1,""],create_feedthrough:[18,1,1,""],create_feedthrough_multiple:[18,1,1,""],create_feedthroughs_ports:[18,1,1,""],create_ft_ports:[18,1,1,""],duplicate_port:[18,1,1,""],remove_port:[18,1,1,""]},"spydrnet_physical.ir.element":{Element:[19,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[19,2,1,""],get_verilog_index:[19,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[21,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[21,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[22,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[22,2,1,""],port:[22,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[23,0,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property"},terms:{"0":[0,1,2,3,4,5,6,7,8,9,11,12],"00":[3,8],"000":[3,4,6,8],"001":[0,1,2,3,7,8],"002":3,"016":[8,9],"028":[5,8],"045":8,"1":[5,11,12,20],"2":[5,12],"2021":24,"27":24,"3":[5,12],"4":5,"class":[16,17,18,19,21,22,23],"default":[16,17,18,19,21,22,23],"do":[18,22],"export":15,"float":18,"function":[8,10,15,18],"import":[0,1,2,4,5,6,7,9,20],"int":[16,17],"new":18,"return":[16,17,18,19,21,22],"short":18,"true":[5,17,18],"try":5,A:10,As:22,For:[5,15],IN:[5,18],If:[18,20],The:[18,20],To:15,_:18,_dup:18,_ft_:18,_i_1:5,_in:18,_initial_design:9,_inst:5,_out:18,_output_bu:9,_output_wir:9,absorb:18,ad:18,add:[15,20],affili:5,alia:18,all:[5,10,18],alpha:24,also:5,an:[5,20],analyz:20,ani:[17,18],api:24,ar:[18,20],arg:18,assign:[17,18],assign_c:17,associ:22,auto_examples_bas:8,auto_examples_jupyt:10,auto_examples_openfpga:3,auto_examples_python:10,base:[16,17,18,19,21,22,23],basic_hierarchi:[9,13],becaus:5,beetween:[17,18],belong:17,between:5,bleed:15,block:18,bool:[17,18],browser:15,bu:18,bufg:5,bundl:20,bus_in:[9,11],bus_out:11,byu:5,c:5,cabl:[9,18,20,21],cable0:9,cable_nam:18,call:20,callabl:18,can:[5,18,20],cannot:22,ccl:5,ce:5,chain:[3,10],check:17,checked_previous_inst:5,child:5,children:5,circuit:20,click:[0,1,2,4,5,6,7,9],clk:5,clk_ibuf_bufg_inst:5,clk_ibuf_inst:5,clock_tree_insert:[0,3],clr:5,code:[0,1,2,4,5,6,7,9,10],collect:10,com:15,combin:18,combine_c:18,command:15,compos:9,configur:[3,10],connect:[5,9,15,17,18],connect_instance_port:17,connect_port:17,consid:[17,18],constraint:18,copi:22,corrospond:22,count:5,crear:18,creat:[3,5,10,15,17,18,20],create_feedthrough:[9,18],create_feedthrough_multipl:18,create_feedthroughs_port:18,create_ft_port:18,create_librari:20,current:15,current_inst:5,current_netlist:5,custom:18,d:5,date:24,def:5,definit:[5,17,20],demonst:4,demonstr:[0,1,2,6,7],demostr:9,depth:5,design:[5,7,8,9,10,15],detail:15,develop:15,differ:18,direct:[5,18],directli:[15,22],displai:[8,10],display_info:[5,8],document:20,download:[0,1,2,4,5,6,7,9,10],driver:18,dry_run:18,dryrun:18,duplic:18,duplicate_port:18,each:[3,5,10,18],edf:20,edg:15,edif:20,element:[16,20,22],els:18,empti:20,enabl:5,enable_ibuf_inst:5,end:22,endmodul:[11,12],error:18,even:5,exampl:[0,1,2,4,5,6,7,9,14,20],exceed:5,execut:[3,8],exist:18,expect:18,extend:[16,17,18,19,21,22,23],extrac:[3,10],extract:1,extract_configuration_ord:[1,3],fals:[17,18],fdce:5,featur:10,feedthough:[9,18],feedthrough:[8,10,18],few:18,fig:20,file:[3,8,15,20],filter:[5,18],follow:[15,18,20],format:18,four_bit_count:20,fourbitcount:5,fpga:[3,10],fro:18,from:[0,2,3,5,6,7,8,10,15,18,22],ft:18,full:[0,1,2,4,5,6,7,9],galleri:[0,1,2,4,5,6,7,9,10],ganeshgor:15,gener:[0,1,2,4,5,6,7,9,10],genrat:[8,10],get_cabl:9,get_cable_nam:18,get_definit:5,get_index:[16,19,22],get_inst:[5,9],get_librari:5,get_pin:5,get_port_nam:18,get_verilog_index:[16,19],git:15,github:[5,15],given:[9,17,18],global:15,grid:[3,10],grid_exampl:13,group:[8,10],h:[3,10],have:22,hdi_primit:5,help:18,here:[0,1,2,4,5,6,7,9,20],hi:5,hierarchi:5,homogen:[3,10],how:[0,1,2,4,6,7,9],http:15,i0:5,i1:5,i2:5,i3:5,i4:5,i:5,ibuf:5,imag:5,in0:[11,12],in1:[11,12],in_coming_pin:5,inc_dec:5,inc_dec_ibuf_inst:5,indent:5,index:[14,16,19,21,22],indx:18,inform:[8,10,15],initi:9,initial_port:18,inner:22,inner_pin:[5,22],innerconnect:17,innerpin:[17,20,22],inport:18,input:[5,11,12],insert:[3,10],inspect:18,inst1:[9,18],inst2:9,inst_1_0:[9,11],inst_1_11:12,inst_1_12:12,inst_1_1:11,inst_1_21:12,inst_1_22:12,inst_2_0:[9,11],inst_2_11:12,inst_2_12:12,inst_2_1:[9,11],inst_2_21:12,inst_2_22:12,instal:14,instanc:[5,8,10,17,18,22],instance_count:5,instances_list:18,instead:15,instn:18,inter0:12,inter1:12,intermedi:20,intern:[17,18],introduc:10,inv:5,ipynb:[0,1,2,4,5,6,7,9],ir:[16,17,18,19,20,21,22,23],is_downto:17,is_leaf:5,is_port_c:17,is_scalar:17,its:5,jensrestemei:5,jupyt:[0,1,2,4,5,6,7,9,10],just:18,kwarg:18,lambda:[5,18],larg:5,latest:15,level:5,librari:[5,20],libraries_definit:5,like:[15,20],list:[5,18],load:18,load_example_netlist_by_nam:5,load_netlist_by_nam:9,local:15,locat:18,lower:17,lower_index:17,lut1:5,lut3:5,lut4:5,lut5:5,m:15,made:[18,20],mai:5,maximum:5,mb:[3,8],memori:20,merg:[8,10,18],merge_inst:[6,8],merge_multiple_inst:[7,8],method:18,mid11:12,mid12:12,mid21:12,mid22:12,minim:5,minut:[0,1,2,4,5,6,7,9],modifi:22,modul:[3,10,11,12,14,15],module1:[11,12],module2:[11,12],more:15,multipl:18,must:18,my_netlist:5,name:[5,17,18],need:18,netlist:[1,4,8,9,10,14,15,20],new_cable_nam:18,new_port:18,newli:18,next:[5,9],next_inst:5,no_driv:18,no_load:18,none:[5,17,18,22],note:5,notebook:[0,1,2,4,5,6,7,9,10],notimpl:[0,1,2,4,6,7],number:[5,17,21],o:5,object:[18,22],obtain:4,obuf:5,oct:24,one:[15,18],onli:18,openfpga:3,optim:18,optimis:18,option:18,optpin:18,optwir:18,order:[3,10,18],os:[0,1,2,4,6,7,9],other:18,out0:[11,12],out1:12,out:[0,1,2,4,5,6,7,11,12,18],out_going_pin:5,out_obuf:5,out_reg:5,outer:22,outerpin:20,outport:18,output1:9,output2:9,output:[5,11,12,18],outsid:5,overrid:18,overview:20,packag:15,page:14,paramet:[17,18],parent:21,pars:20,parser:20,part:22,pass:18,path:[0,1,2,4,6,7,9],perform:[15,18],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24],pin2:5,pin:[18,20,22],pip:15,pleas:15,plugin:15,port:[5,17,18,22],port_nam:18,post:18,previous_inst:5,primit:5,primitives_librari:5,print:[0,1,2,4,5,6,7],print_connect:5,project:15,properti:[16,17,18,19,22],provid:[17,18],py:[0,1,2,3,4,5,6,7,8,9],python3:15,python:[0,1,2,4,5,6,7,9,10,16,19,20,22],q:5,quiet:18,rais:18,recurs:5,refer:[5,9,14],relat:15,releas:[15,24],remov:18,remove_port:18,renam:[3,10],rename_modul:[2,3],render:15,repo:15,repositori:5,repres:20,represent:[18,20],representaion:20,restructur:1,revers:17,rst:5,rst_ibuf_inst:5,run:[0,1,2,4,5,6,7,9,15],s:5,same:20,sampl:14,scalar:[9,18],script:[0,1,2,4,5,6,7,9],sdn:[0,1,2,4,5,6,7,9,18,20],sdnphy:[0,1,2,4,6,7,9],search:14,second:[0,1,2,4,5,6,7,9],see:5,select:5,self:17,show:20,simpl:20,simpler:5,singl:[8,10,18],size:[16,17],some:5,sourc:[0,1,2,4,5,6,7,9,10,16,17,18,19,21,22,23],specif:18,sphinx:[0,1,2,4,5,6,7,9,10],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24],spydrnet_phys:[0,1,2,4,6,7,9,15,16,17,18,19,21,22,23],str:[5,18],strcutur:4,sufffix:18,suffix:18,summari:24,svg:15,svgwrite:15,t:5,thei:18,thi:[0,1,4,6,7,9,16,17,18,19,20,21,22,23],through:18,tilabl:[3,10],tile:[3,10],tile_1__1_:12,tile_1__2_:12,tile_2__1_:12,tile_2__2_:12,tile_cr:[3,4],tileabl:0,time:[0,1,2,4,5,6,7,9],todo:[0,1,2,4,6,7],tool:[5,20],top:[9,11,12],top_inst:[5,9],total:[0,1,2,3,4,5,6,7,8,9],transform:[15,20],tree:[3,10],tupl:18,two:[8,10,18],type:[17,18],unchang:18,under:15,upper:17,us:[5,10,18,20],user:[15,22],util:5,v:9,vector:[9,18],verilog:[3,10,14,16,19],version:15,visit:15,wai:20,websock:15,websocket:15,what:5,which:[15,18],wire0:[9,11],wire:[5,9,11,12,17,18,21],wire_bu:11,wire_feedthrough:[8,9],without:18,work:5,would:20,x:5,you:20,zip:10},titles:["H-Tree insertion in FPGA Tilable grid","Extracing configuration chain order from each module","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","Display Netlist Information Functions","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","Examples","basic_hierarchy","grid_example","Sample Verilog Netlists","SpyDrNet-Physical Documentation","Install","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","OuterPin","Pin","Reference"],titleterms:{"function":5,api:20,basic:[10,20],basic_hierarchi:11,bundl:16,cabl:17,chain:1,comput:[3,8],configur:1,creat:4,definit:18,depend:15,design:6,displai:5,document:14,each:1,element:19,exampl:10,extrac:1,feedthrough:9,fpga:[0,2,4],from:[1,4,9],genrat:9,grid:0,grid_exampl:12,group:7,h:0,homogen:2,indic:14,inform:5,innerpin:21,insert:0,instal:15,instanc:[6,7,9],merg:[6,7],modul:[1,2],netlist:[5,13],object:20,openfpga:[4,10],order:1,outerpin:22,overview:[16,17,18,19,21,22,23],physic:[14,20],pin:23,refer:24,relat:10,renam:2,restructur:10,sampl:13,singl:9,spydrnet:[14,20],summari:20,tabl:14,tilabl:0,tile:4,time:[3,8],tree:0,two:6,type:20,verilog:[4,13]}})