Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix --output-directory=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys --report-file=bsf:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\matrixsys.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA4U23C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys.qsys
Progress: Loading LED_Matrix/matrixsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix --output-directory=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\matrixsys.html --report-file=sopcinfo:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys.sopcinfo --report-file=cmp:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\matrixsys.cmp --report-file=qip:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\synthesis\matrixsys.qip --report-file=svd:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\synthesis\matrixsys.svd --report-file=regmap:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\synthesis\matrixsys.regmap --report-file=xml:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\matrixsys.xml --report-file=debuginfo:C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys\synthesis\matrixsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA4U23C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\Antonio\Desktop\FPGA-SOC\LED_Matrix\matrixsys.qsys --language=VHDL
Progress: Loading LED_Matrix/matrixsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: matrixsys: Generating matrixsys "matrixsys" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'matrixsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=matrixsys_onchip_memory2_0 --dir=C:/Users/Antonio/AppData/Local/Temp/alt6582_9119138765107355978.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Antonio/AppData/Local/Temp/alt6582_9119138765107355978.dir/0003_onchip_memory2_0_gen//matrixsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'matrixsys_onchip_memory2_0'
Info: onchip_memory2_0: "matrixsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: rst_controller: "matrixsys" instantiated altera_reset_controller "rst_controller"
Info: matrixsys: Done "matrixsys" with 3 modules, 5 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
