-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_lzBooster_255_8192_16384_64_Pipeline_lz_booster is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    compressedStream1_dout : IN STD_LOGIC_VECTOR (32 downto 0);
    compressedStream1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream1_empty_n : IN STD_LOGIC;
    compressedStream1_read : OUT STD_LOGIC;
    lclBufStream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    lclBufStream_empty_n : IN STD_LOGIC;
    lclBufStream_read : OUT STD_LOGIC;
    lclBufStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    lclBufStream_full_n : IN STD_LOGIC;
    lclBufStream_write : OUT STD_LOGIC;
    boosterStream_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    boosterStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    boosterStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    boosterStream_full_n : IN STD_LOGIC;
    boosterStream_write : OUT STD_LOGIC;
    tmp_data_V_61_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (0 downto 0);
    outValue_V : IN STD_LOGIC_VECTOR (31 downto 0);
    outValue_V_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    outValue_V_32_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_lzBooster_255_8192_16384_64_Pipeline_lz_booster is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal nextVal_strobe_V_reg_228 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal nextVal_strobe_V_reg_228_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_reg_797 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal outFlag_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op125_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lclBufStream_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lclBufStream_o_blk_n : STD_LOGIC;
    signal compressedStream1_blk_n : STD_LOGIC;
    signal boosterStream_blk_n : STD_LOGIC;
    signal nextVal_strobe_V_reg_228_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal nextVal_strobe_V_reg_228_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_50_fu_317_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_50_reg_750 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal outValue_V_1_reg_760 : STD_LOGIC_VECTOR (31 downto 0);
    signal outValue_V_1_reg_760_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal outValue_V_1_reg_760_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tCh_fu_333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tCh_reg_767 : STD_LOGIC_VECTOR (7 downto 0);
    signal tCh_reg_767_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tLen_reg_773 : STD_LOGIC_VECTOR (7 downto 0);
    signal tLen_reg_773_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tOffset_reg_779 : STD_LOGIC_VECTOR (15 downto 0);
    signal tOffset_reg_779_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal boostFlag_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal boostFlag_reg_784 : STD_LOGIC_VECTOR (0 downto 0);
    signal boostFlag_reg_784_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iIdx_9_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln496_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_1_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outFlag_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln508_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln508_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln499_fu_578_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln499_reg_823 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal local_mem_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal local_mem_ce0 : STD_LOGIC;
    signal local_mem_we0 : STD_LOGIC;
    signal local_mem_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal local_mem_ce1 : STD_LOGIC;
    signal local_mem_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_skip_len_4230_phi_fu_242_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal skip_len_3_fu_500_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter3_skip_len_4230_reg_239 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_matchFlag_4224_phi_fu_252_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_matchFlag_4224_reg_249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_phi_fu_262_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_reg_259 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln493_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_2_fu_486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_1_fu_600_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal match_ch_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_match_ch_load : STD_LOGIC_VECTOR (7 downto 0);
    signal skip_len_fu_108 : STD_LOGIC_VECTOR (15 downto 0);
    signal skip_len_1_fu_419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln449_fu_508_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln174_fu_551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iIdx_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal iIdx_10_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_loc_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_loc_3_fu_467_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_loc_2_fu_588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_len_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_len_2_fu_582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal matchFlag_fu_128 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStreamValue_data_V_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_651_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_249_fu_357_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_427_fu_386_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_426_fu_406_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln498_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_1_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln487_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln441_fu_472_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln514_fu_491_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal skip_len_2_fu_494_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln441_fu_594_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln392_fu_646_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_52 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op65_load_state4 : BOOLEAN;
    signal ap_enable_operation_65 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op116_load_state5 : BOOLEAN;
    signal ap_enable_operation_116 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op81_load_state4 : BOOLEAN;
    signal ap_enable_operation_81 : BOOLEAN;
    signal ap_predicate_op118_load_state5 : BOOLEAN;
    signal ap_enable_operation_118 : BOOLEAN;
    signal ap_predicate_op111_load_state4 : BOOLEAN;
    signal ap_enable_operation_111 : BOOLEAN;
    signal ap_predicate_op131_load_state5 : BOOLEAN;
    signal ap_enable_operation_131 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_349 : BOOLEAN;
    signal ap_condition_628 : BOOLEAN;
    signal ap_condition_357 : BOOLEAN;
    signal ap_condition_638 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_lzBooster_255_8192_16384_64_Pipeline_lz_booster_local_mem_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    local_mem_U : component gzipcMulticoreStreaming_lzBooster_255_8192_16384_64_Pipeline_lz_booster_local_mem_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_mem_address0,
        ce0 => local_mem_ce0,
        we0 => local_mem_we0,
        d0 => tCh_reg_767,
        address1 => local_mem_address1,
        ce1 => local_mem_ce1,
        q1 => local_mem_q1);

    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    iIdx_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    iIdx_fu_112 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (nextVal_strobe_V_reg_228_pp0_iter1_reg = ap_const_lv1_1))) then 
                    iIdx_fu_112 <= iIdx_10_fu_380_p2;
                end if;
            end if; 
        end if;
    end process;

    matchFlag_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                matchFlag_fu_128 <= ap_const_lv1_1;
            elsif (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_476_p2 = ap_const_lv1_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                matchFlag_fu_128 <= ap_phi_mux_matchFlag_4224_phi_fu_252_p4;
            elsif ((((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_1) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                matchFlag_fu_128 <= ap_const_lv1_0;
            elsif (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_0) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                matchFlag_fu_128 <= boostFlag_reg_784_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    match_len_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                match_len_fu_124 <= ap_const_lv32_0;
            elsif (((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                match_len_fu_124 <= match_len_2_fu_582_p2;
            elsif ((((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_1) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_476_p2 = ap_const_lv1_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_0) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                match_len_fu_124 <= ap_const_lv32_1;
            end if; 
        end if;
    end process;

    match_loc_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                match_loc_fu_120 <= ap_const_lv32_0;
            elsif (((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                match_loc_fu_120 <= match_loc_2_fu_588_p2;
            elsif ((((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_1) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_476_p2 = ap_const_lv1_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_0) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                match_loc_fu_120 <= match_loc_3_fu_467_p2;
            end if; 
        end if;
    end process;

    nextVal_strobe_V_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_638)) then 
                    nextVal_strobe_V_reg_228 <= tmp_reg_755;
                elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    nextVal_strobe_V_reg_228 <= trunc_ln;
                end if;
            end if; 
        end if;
    end process;

    outStreamValue_data_V_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                outStreamValue_data_V_fu_132 <= outValue_V;
            elsif (((icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_1_reg_806) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                outStreamValue_data_V_fu_132 <= p_Result_s_fu_651_p5;
            elsif ((((outFlag_reg_810 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((outFlag_reg_810 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln508_reg_814 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((outFlag_reg_810 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln508_reg_814 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                outStreamValue_data_V_fu_132 <= outValue_V_1_reg_760_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    skip_len_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_476_p2 = ap_const_lv1_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                skip_len_fu_108 <= sext_ln174_fu_551_p1;
            elsif ((((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_1) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                skip_len_fu_108 <= ap_const_lv16_0;
            elsif (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_481_p2 = ap_const_lv1_0) and (outFlag_fu_476_p2 = ap_const_lv1_0) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                skip_len_fu_108 <= sext_ln449_fu_508_p1;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_0) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                skip_len_fu_108 <= skip_len_1_fu_419_p2;
            end if; 
        end if;
    end process;

    tmp_data_V_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_data_V_fu_116 <= tmp_data_V_61_reload;
                elsif (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    tmp_data_V_fu_116 <= tmp_data_V_50_reg_750;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln498_1_reg_806 <= and_ln498_1_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                nextVal_strobe_V_reg_228_pp0_iter1_reg <= nextVal_strobe_V_reg_228;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                boostFlag_reg_784_pp0_iter2_reg <= boostFlag_reg_784;
                iIdx_9_reg_791 <= iIdx_fu_112;
                nextVal_strobe_V_reg_228_pp0_iter2_reg <= nextVal_strobe_V_reg_228_pp0_iter1_reg;
                nextVal_strobe_V_reg_228_pp0_iter3_reg <= nextVal_strobe_V_reg_228_pp0_iter2_reg;
                outValue_V_1_reg_760_pp0_iter2_reg <= outValue_V_1_reg_760;
                outValue_V_1_reg_760_pp0_iter3_reg <= outValue_V_1_reg_760_pp0_iter2_reg;
                tCh_reg_767_pp0_iter2_reg <= tCh_reg_767;
                tLen_reg_773_pp0_iter2_reg <= tLen_reg_773;
                tOffset_reg_779_pp0_iter2_reg <= tOffset_reg_779;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                boostFlag_reg_784 <= boostFlag_fu_367_p2;
                outValue_V_1_reg_760 <= lclBufStream_dout;
                tCh_reg_767 <= tCh_fu_333_p1;
                tLen_reg_773 <= lclBufStream_dout(15 downto 8);
                tOffset_reg_779 <= lclBufStream_dout(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln496_reg_797 <= icmp_ln496_fu_413_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln508_reg_814 <= icmp_ln508_fu_481_p2;
                outFlag_reg_810 <= outFlag_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                match_ch_fu_104 <= ap_phi_mux_empty_phi_fu_262_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_V_50_reg_750 <= tmp_data_V_50_fu_317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_755 <= compressedStream1_dout(32 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln499_reg_823 <= trunc_ln499_fu_578_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln392_fu_646_p2 <= std_logic_vector(unsigned(trunc_ln499_reg_823) + unsigned(ap_const_lv8_1));
    add_ln441_fu_594_p2 <= std_logic_vector(unsigned(empty_426_fu_406_p1) + unsigned(ap_const_lv13_1));
    and_ln498_1_fu_461_p2 <= (icmp_ln498_1_fu_450_p2 and and_ln498_fu_455_p2);
    and_ln498_fu_455_p2 <= (matchFlag_fu_128 and icmp_ln498_fu_444_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_228, lclBufStream_full_n, boosterStream_full_n, ap_predicate_op125_write_state5, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (boosterStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_228 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (compressedStream1_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_228, lclBufStream_full_n, boosterStream_full_n, ap_predicate_op125_write_state5, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (boosterStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_228 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (compressedStream1_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, lclBufStream_empty_n, nextVal_strobe_V_reg_228, lclBufStream_full_n, boosterStream_full_n, ap_predicate_op125_write_state5, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (boosterStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_228 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)))) or ((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (compressedStream1_empty_n = ap_const_logic_0) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (compressedStream1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lclBufStream_empty_n, nextVal_strobe_V_reg_228, lclBufStream_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_V_reg_228 = ap_const_lv1_1)) or ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(boosterStream_full_n, ap_predicate_op125_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (boosterStream_full_n = ap_const_logic_0));
    end process;


    ap_condition_349_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter2_reg, icmp_ln496_fu_413_p2, and_ln498_1_fu_461_p2, outFlag_fu_476_p2)
    begin
                ap_condition_349 <= ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (outFlag_fu_476_p2 = ap_const_lv1_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_357_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, nextVal_strobe_V_reg_228_pp0_iter2_reg)
    begin
                ap_condition_357 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_628_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_228, ap_block_pp0_stage0)
    begin
                ap_condition_628 <= ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_638_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_228, ap_block_pp0_stage0_11001)
    begin
                ap_condition_638 <= ((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, nextVal_strobe_V_reg_228_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (nextVal_strobe_V_reg_228_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_111_assign_proc : process(ap_predicate_op111_load_state4)
    begin
                ap_enable_operation_111 <= (ap_predicate_op111_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_116_assign_proc : process(ap_predicate_op116_load_state5)
    begin
                ap_enable_operation_116 <= (ap_predicate_op116_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_118_assign_proc : process(ap_predicate_op118_load_state5)
    begin
                ap_enable_operation_118 <= (ap_predicate_op118_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_131_assign_proc : process(ap_predicate_op131_load_state5)
    begin
                ap_enable_operation_131 <= (ap_predicate_op131_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_52_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter1_reg)
    begin
                ap_enable_operation_52 <= (nextVal_strobe_V_reg_228_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_65_assign_proc : process(ap_predicate_op65_load_state4)
    begin
                ap_enable_operation_65 <= (ap_predicate_op65_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_81_assign_proc : process(ap_predicate_op81_load_state4)
    begin
                ap_enable_operation_81 <= (ap_predicate_op81_load_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_phi_fu_262_p10_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter3_reg, icmp_ln496_reg_797, and_ln498_1_reg_806, outFlag_reg_810, icmp_ln508_reg_814, local_mem_q1, ap_phi_reg_pp0_iter4_empty_reg_259)
    begin
        if ((((outFlag_reg_810 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_1_reg_806)) or ((outFlag_reg_810 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln508_reg_814 = ap_const_lv1_1)) or ((outFlag_reg_810 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln508_reg_814 = ap_const_lv1_0)) or ((icmp_ln496_reg_797 = ap_const_lv1_0) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_phi_fu_262_p10 <= local_mem_q1;
        else 
            ap_phi_mux_empty_phi_fu_262_p10 <= ap_phi_reg_pp0_iter4_empty_reg_259;
        end if; 
    end process;


    ap_phi_mux_matchFlag_4224_phi_fu_252_p4_assign_proc : process(boostFlag_reg_784_pp0_iter2_reg, icmp_ln508_fu_481_p2, ap_phi_reg_pp0_iter3_matchFlag_4224_reg_249, ap_condition_349)
    begin
        if ((ap_const_boolean_1 = ap_condition_349)) then
            if ((icmp_ln508_fu_481_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_matchFlag_4224_phi_fu_252_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln508_fu_481_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_matchFlag_4224_phi_fu_252_p4 <= boostFlag_reg_784_pp0_iter2_reg;
            else 
                ap_phi_mux_matchFlag_4224_phi_fu_252_p4 <= ap_phi_reg_pp0_iter3_matchFlag_4224_reg_249;
            end if;
        else 
            ap_phi_mux_matchFlag_4224_phi_fu_252_p4 <= ap_phi_reg_pp0_iter3_matchFlag_4224_reg_249;
        end if; 
    end process;


    ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln, tmp_reg_755, ap_loop_init, ap_condition_628)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_628)) then 
                ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 <= tmp_reg_755;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 <= trunc_ln;
            else 
                ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 <= tmp_reg_755;
            end if;
        else 
            ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 <= tmp_reg_755;
        end if; 
    end process;


    ap_phi_mux_skip_len_4230_phi_fu_242_p4_assign_proc : process(icmp_ln508_fu_481_p2, skip_len_3_fu_500_p3, ap_phi_reg_pp0_iter3_skip_len_4230_reg_239, ap_condition_349)
    begin
        if ((ap_const_boolean_1 = ap_condition_349)) then
            if ((icmp_ln508_fu_481_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_skip_len_4230_phi_fu_242_p4 <= ap_const_lv9_0;
            elsif ((icmp_ln508_fu_481_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_skip_len_4230_phi_fu_242_p4 <= skip_len_3_fu_500_p3;
            else 
                ap_phi_mux_skip_len_4230_phi_fu_242_p4 <= ap_phi_reg_pp0_iter3_skip_len_4230_reg_239;
            end if;
        else 
            ap_phi_mux_skip_len_4230_phi_fu_242_p4 <= ap_phi_reg_pp0_iter3_skip_len_4230_reg_239;
        end if; 
    end process;

    ap_phi_reg_pp0_iter3_matchFlag_4224_reg_249 <= "X";
    ap_phi_reg_pp0_iter3_skip_len_4230_reg_239 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter4_empty_reg_259 <= "XXXXXXXX";

    ap_predicate_op111_load_state4_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter2_reg, icmp_ln496_fu_413_p2, and_ln498_1_fu_461_p2)
    begin
                ap_predicate_op111_load_state4 <= ((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op116_load_state5_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter3_reg, icmp_ln496_reg_797)
    begin
                ap_predicate_op116_load_state5 <= ((icmp_ln496_reg_797 = ap_const_lv1_0) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op118_load_state5_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter3_reg, icmp_ln496_reg_797, and_ln498_1_reg_806)
    begin
                ap_predicate_op118_load_state5 <= ((ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op125_write_state5_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter3_reg, icmp_ln496_reg_797, and_ln498_1_reg_806, outFlag_reg_810)
    begin
                ap_predicate_op125_write_state5 <= ((outFlag_reg_810 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_1_reg_806) and (icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op131_load_state5_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter3_reg, icmp_ln496_reg_797, and_ln498_1_reg_806)
    begin
                ap_predicate_op131_load_state5 <= ((icmp_ln496_reg_797 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_1_reg_806));
    end process;


    ap_predicate_op65_load_state4_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter2_reg, icmp_ln496_fu_413_p2)
    begin
                ap_predicate_op65_load_state4 <= ((icmp_ln496_fu_413_p2 = ap_const_lv1_0) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op81_load_state4_assign_proc : process(nextVal_strobe_V_reg_228_pp0_iter2_reg, icmp_ln496_fu_413_p2, and_ln498_1_fu_461_p2)
    begin
                ap_predicate_op81_load_state4 <= ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_match_ch_load_assign_proc : process(ap_enable_reg_pp0_iter4, nextVal_strobe_V_reg_228_pp0_iter3_reg, ap_block_pp0_stage0, ap_phi_mux_empty_phi_fu_262_p10, match_ch_fu_104)
    begin
        if (((nextVal_strobe_V_reg_228_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_match_ch_load <= ap_phi_mux_empty_phi_fu_262_p10;
        else 
            ap_sig_allocacmp_match_ch_load <= match_ch_fu_104;
        end if; 
    end process;

    boostFlag_fu_367_p2 <= "1" when (tmp_249_fu_357_p4 = ap_const_lv3_0) else "0";

    boosterStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, boosterStream_full_n, ap_predicate_op125_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            boosterStream_blk_n <= boosterStream_full_n;
        else 
            boosterStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    boosterStream_din <= (ap_const_lv1_1 & outStreamValue_data_V_fu_132);

    boosterStream_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op125_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op125_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            boosterStream_write <= ap_const_logic_1;
        else 
            boosterStream_write <= ap_const_logic_0;
        end if; 
    end process;


    compressedStream1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            compressedStream1_blk_n <= compressedStream1_empty_n;
        else 
            compressedStream1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    compressedStream1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_phi_mux_nextVal_strobe_V_phi_fu_231_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            compressedStream1_read <= ap_const_logic_1;
        else 
            compressedStream1_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_426_fu_406_p1 <= match_loc_fu_120(13 - 1 downto 0);
    empty_427_fu_386_p1 <= iIdx_fu_112(13 - 1 downto 0);
    iIdx_10_fu_380_p2 <= std_logic_vector(unsigned(iIdx_fu_112) + unsigned(ap_const_lv32_1));
    icmp_ln496_fu_413_p2 <= "1" when (skip_len_fu_108 = ap_const_lv16_0) else "0";
    icmp_ln498_1_fu_450_p2 <= "1" when (tCh_reg_767_pp0_iter2_reg = ap_sig_allocacmp_match_ch_load) else "0";
    icmp_ln498_fu_444_p2 <= "1" when (unsigned(match_len_fu_124) < unsigned(ap_const_lv32_FF)) else "0";
    icmp_ln508_fu_481_p2 <= "1" when (tLen_reg_773_pp0_iter2_reg = ap_const_lv8_0) else "0";
    lclBufStream_din <= tmp_data_V_fu_116;

    lclBufStream_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lclBufStream_empty_n, nextVal_strobe_V_reg_228, ap_block_pp0_stage0)
    begin
        if (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lclBufStream_i_blk_n <= lclBufStream_empty_n;
        else 
            lclBufStream_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_o_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_228, lclBufStream_full_n, ap_block_pp0_stage0)
    begin
        if (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lclBufStream_o_blk_n <= lclBufStream_full_n;
        else 
            lclBufStream_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_228, ap_block_pp0_stage0_11001)
    begin
        if (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lclBufStream_read <= ap_const_logic_1;
        else 
            lclBufStream_read <= ap_const_logic_0;
        end if; 
    end process;


    lclBufStream_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_V_reg_228, ap_block_pp0_stage0_11001)
    begin
        if (((nextVal_strobe_V_reg_228 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lclBufStream_write <= ap_const_logic_1;
        else 
            lclBufStream_write <= ap_const_logic_0;
        end if; 
    end process;

    local_mem_address0 <= zext_ln493_fu_390_p1(13 - 1 downto 0);

    local_mem_address1_assign_proc : process(icmp_ln496_fu_413_p2, and_ln498_1_fu_461_p2, zext_ln520_fu_425_p1, zext_ln520_2_fu_486_p1, zext_ln520_1_fu_600_p1, ap_condition_357)
    begin
        if ((ap_const_boolean_1 = ap_condition_357)) then
            if (((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1))) then 
                local_mem_address1 <= zext_ln520_1_fu_600_p1(13 - 1 downto 0);
            elsif (((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1))) then 
                local_mem_address1 <= zext_ln520_2_fu_486_p1(13 - 1 downto 0);
            elsif ((icmp_ln496_fu_413_p2 = ap_const_lv1_0)) then 
                local_mem_address1 <= zext_ln520_fu_425_p1(13 - 1 downto 0);
            else 
                local_mem_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            local_mem_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    local_mem_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_mem_ce0 <= ap_const_logic_1;
        else 
            local_mem_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_mem_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_228_pp0_iter2_reg, icmp_ln496_fu_413_p2, and_ln498_1_fu_461_p2)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_0) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln498_1_fu_461_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_413_p2 = ap_const_lv1_1) and (nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            local_mem_ce1 <= ap_const_logic_1;
        else 
            local_mem_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_mem_we0_assign_proc : process(ap_enable_reg_pp0_iter2, nextVal_strobe_V_reg_228_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (nextVal_strobe_V_reg_228_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            local_mem_we0 <= ap_const_logic_1;
        else 
            local_mem_we0 <= ap_const_logic_0;
        end if; 
    end process;

    match_len_2_fu_582_p2 <= std_logic_vector(unsigned(match_len_fu_124) + unsigned(ap_const_lv32_1));
    match_loc_2_fu_588_p2 <= std_logic_vector(unsigned(match_loc_fu_120) + unsigned(ap_const_lv32_1));
    match_loc_3_fu_467_p2 <= std_logic_vector(unsigned(iIdx_9_reg_791) - unsigned(zext_ln487_fu_410_p1));
    outFlag_fu_476_p2 <= "0" when (iIdx_9_reg_791 = ap_const_lv32_0) else "1";
    outValue_V_32_out <= outStreamValue_data_V_fu_132;

    outValue_V_32_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_V_reg_228_pp0_iter2_reg)
    begin
        if (((nextVal_strobe_V_reg_228_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outValue_V_32_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_V_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_651_p5 <= (outStreamValue_data_V_fu_132(31 downto 16) & add_ln392_fu_646_p2 & outStreamValue_data_V_fu_132(7 downto 0));
        sext_ln174_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_skip_len_4230_phi_fu_242_p4),16));

        sext_ln449_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(skip_len_3_fu_500_p3),16));

    skip_len_1_fu_419_p2 <= std_logic_vector(unsigned(skip_len_fu_108) + unsigned(ap_const_lv16_FFFF));
    skip_len_2_fu_494_p2 <= std_logic_vector(unsigned(zext_ln514_fu_491_p1) + unsigned(ap_const_lv9_1FF));
    skip_len_3_fu_500_p3 <= 
        ap_const_lv9_0 when (boostFlag_reg_784_pp0_iter2_reg(0) = '1') else 
        skip_len_2_fu_494_p2;
    tCh_fu_333_p1 <= lclBufStream_dout(8 - 1 downto 0);
    tmp_249_fu_357_p4 <= lclBufStream_dout(31 downto 29);
    tmp_data_V_50_fu_317_p1 <= compressedStream1_dout(32 - 1 downto 0);
    trunc_ln441_fu_472_p1 <= match_loc_3_fu_467_p2(13 - 1 downto 0);
    trunc_ln499_fu_578_p1 <= match_len_fu_124(8 - 1 downto 0);
    zext_ln487_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tOffset_reg_779_pp0_iter2_reg),32));
    zext_ln493_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_427_fu_386_p1),64));
    zext_ln514_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tLen_reg_773_pp0_iter2_reg),9));
    zext_ln520_1_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln441_fu_594_p2),64));
    zext_ln520_2_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln441_fu_472_p1),64));
    zext_ln520_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_426_fu_406_p1),64));
end behav;
