%TF.GenerationSoftware,KiCad,Pcbnew,7.0.8*%
%TF.CreationDate,2024-04-02T14:21:28+02:00*%
%TF.ProjectId,Expansion_Card_Retrofit,45787061-6e73-4696-9f6e-5f436172645f,X1*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.8) date 2024-04-02 14:21:28*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10R,0.650000X1.060000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,0.380000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,0.700000X1.150000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.125000X0.250000X0.125000X-0.250000X0.125000X-0.250000X-0.125000X0.250000X-0.125000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,3.400000X4.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.135000X-0.185000X0.135000X-0.185000X-0.135000X0.185000X-0.135000X0.185000X0.135000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19R,1.400000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.140000X-0.140000X-0.170000X0.140000X-0.170000X0.140000X0.170000X-0.140000X0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.135000X-0.135000X-0.185000X0.135000X-0.185000X0.135000X0.185000X-0.135000X0.185000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.147500X-0.147500X-0.172500X0.147500X-0.172500X0.147500X0.172500X-0.147500X0.172500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.100000X-0.100000X0.130000X-0.100000X-0.130000X0.100000X-0.130000X0.100000X0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.100000X-0.130000X-0.100000X0.130000X-0.100000X0.130000X0.100000X-0.130000X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,0.510000X0.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.050000X0.050000X-0.387500X0.050000X0.387500X-0.050000X0.387500X-0.050000X-0.387500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.050000X0.387500X-0.050000X0.387500X0.050000X-0.387500X0.050000X-0.387500X-0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28R,3.200000X3.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.140000X0.140000X0.170000X-0.140000X0.170000X-0.140000X-0.170000X0.140000X-0.170000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.140000X0.170000X-0.140000X0.170000X0.140000X-0.170000X0.140000X-0.170000X-0.140000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.135000X0.185000X-0.135000X0.185000X0.135000X-0.185000X0.135000X-0.185000X-0.135000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.100000X0.100000X-0.130000X0.100000X0.130000X-0.100000X0.130000X-0.100000X-0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.100000X0.130000X0.100000X-0.130000X0.100000X-0.130000X-0.100000X0.130000X-0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.062500X-0.350000X0.062500X-0.350000X-0.062500X0.350000X-0.062500X0.350000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.062500X-0.062500X0.350000X-0.062500X-0.350000X0.062500X-0.350000X0.062500X0.350000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39R,3.000000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.147500X0.172500X-0.147500X0.172500X0.147500X-0.172500X0.147500X-0.172500X-0.147500X0*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,VIN*%
%TO.N,VBUS*%
X132212500Y-135171000D03*
%TO.P,U1,2,GND*%
%TO.N,GND*%
X131262500Y-135171000D03*
%TO.P,U1,3,EN*%
%TO.N,VBUS*%
X130312500Y-135171000D03*
%TO.P,U1,4,NC*%
%TO.N,unconnected-(U1-NC-Pad4)*%
X130312500Y-137371000D03*
%TO.P,U1,5,VOUT*%
%TO.N,+3V3*%
X132212500Y-137371000D03*
%TD*%
D11*
%TO.P,C1,1*%
%TO.N,VBUS*%
X132037500Y-132969000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X130487500Y-132969000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(P1-PadA5)*%
X134302500Y-135446000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X134302500Y-137096000D03*
%TD*%
D13*
%TO.P,P1,A1,GND*%
%TO.N,GND*%
X137250000Y-129040000D03*
%TO.P,P1,A2*%
%TO.N,N/C*%
X137750000Y-129040000D03*
%TO.P,P1,A3*%
X138250000Y-129040000D03*
%TO.P,P1,A4,VBUS*%
%TO.N,VBUS*%
X138750000Y-129040000D03*
%TO.P,P1,A5,CC*%
%TO.N,Net-(P1-CC)*%
X139250000Y-129040000D03*
%TO.P,P1,A6,D+*%
%TO.N,USB_DP*%
X139750000Y-129040000D03*
%TO.P,P1,A7,D-*%
%TO.N,USB_DN*%
X140250000Y-129040000D03*
%TO.P,P1,A8*%
%TO.N,N/C*%
X140750000Y-129040000D03*
%TO.P,P1,A9,VBUS*%
%TO.N,VBUS*%
X141250000Y-129040000D03*
%TO.P,P1,A10*%
%TO.N,N/C*%
X141750000Y-129040000D03*
%TO.P,P1,A11*%
X142250000Y-129040000D03*
%TO.P,P1,A12,GND*%
%TO.N,GND*%
X142750000Y-129040000D03*
D14*
%TO.P,P1,S1,SHIELD*%
X136580000Y-129880000D03*
%TD*%
D11*
%TO.P,C2,1*%
%TO.N,+3V3*%
X132037500Y-139573000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X130487500Y-139573000D03*
%TD*%
D15*
%TO.P,TP3,1,1*%
%TO.N,GND*%
X145550000Y-128300000D03*
%TD*%
%TO.P,TP1,1,1*%
%TO.N,GND*%
X134450000Y-128300000D03*
%TD*%
D11*
%TO.P,C2,1*%
%TO.N,+3V3*%
X132275000Y-92500000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X130725000Y-92500000D03*
%TD*%
D16*
%TO.P,U5,1,~{CS}*%
%TO.N,/Debug Probe Section/QSPI_SS*%
X136850000Y-101230000D03*
%TO.P,U5,2,DO(IO1)*%
%TO.N,/Debug Probe Section/QSPI_SD1*%
X136850000Y-99960000D03*
%TO.P,U5,3,IO2*%
%TO.N,/Debug Probe Section/QSPI_SD2*%
X136850000Y-98690000D03*
%TO.P,U5,4,GND*%
%TO.N,GND*%
X136850000Y-97420000D03*
%TO.P,U5,5,DI(IO0)*%
%TO.N,/Debug Probe Section/QSPI_SD0*%
X131450000Y-97420000D03*
%TO.P,U5,6,CLK*%
%TO.N,/Debug Probe Section/QSPI_SCLK*%
X131450000Y-98690000D03*
%TO.P,U5,7,IO3*%
%TO.N,/Debug Probe Section/QSPI_SD3*%
X131450000Y-99960000D03*
%TO.P,U5,8,VCC*%
%TO.N,+3V3*%
X131450000Y-101230000D03*
D17*
%TO.P,U5,9,EP*%
%TO.N,unconnected-(U5-EP-Pad9)*%
X134150000Y-99325000D03*
%TD*%
D18*
%TO.P,R1,1*%
%TO.N,Net-(P1-PadA5)*%
X135250000Y-89240000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X135250000Y-90260000D03*
%TD*%
D19*
%TO.P,X1,1,1*%
%TO.N,XIN*%
X167700000Y-110950000D03*
%TO.P,X1,2,2*%
%TO.N,GND*%
X167700000Y-106550000D03*
%TO.P,X1,3,3*%
%TO.N,/XR*%
X165300000Y-106550000D03*
%TO.P,X1,4,4*%
%TO.N,GND*%
X165300000Y-110950000D03*
%TD*%
D20*
%TO.P,C10,1*%
%TO.N,+3V3*%
X138750000Y-71160000D03*
%TO.P,C10,2*%
%TO.N,GND*%
X139710000Y-71160000D03*
%TD*%
D21*
%TO.P,R1,1*%
%TO.N,Net-(P1-CC)*%
X127490000Y-63500000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X128510000Y-63500000D03*
%TD*%
D22*
%TO.P,D1,1,K*%
%TO.N,GND*%
X130015000Y-113750000D03*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X130985000Y-113750000D03*
%TD*%
D23*
%TO.P,C12,1*%
%TO.N,+1V1*%
X146000000Y-78930000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X146000000Y-79570000D03*
%TD*%
D15*
%TO.P,TP1,1*%
%TO.N,GND*%
X134600000Y-86050000D03*
%TD*%
D24*
%TO.P,C6,1*%
%TO.N,/Development Board Section/3V3_DEV*%
X142295000Y-64910000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X142935000Y-64910000D03*
%TD*%
D10*
%TO.P,U1,1*%
%TO.N,VBUS*%
X132200000Y-88650000D03*
%TO.P,U1,2*%
%TO.N,GND*%
X131250000Y-88650000D03*
%TO.P,U1,3*%
%TO.N,VBUS*%
X130300000Y-88650000D03*
%TO.P,U1,4*%
%TO.N,N/C*%
X130300000Y-90850000D03*
%TO.P,U1,5*%
%TO.N,+3V3*%
X132200000Y-90850000D03*
%TD*%
D25*
%TO.P,Q1,1,G*%
%TO.N,/Development Board Section/3V3_DEV*%
X157250000Y-60750000D03*
%TO.P,Q1,2,S*%
%TO.N,/Development Board Section/GPIO_ADC3*%
X157250000Y-61750000D03*
%TO.P,Q1,3,D*%
%TO.N,Net-(Q1-D)*%
X158540000Y-61250000D03*
%TD*%
D26*
%TO.P,U4,1,IOVDD*%
%TO.N,+3V3*%
X142650000Y-101375000D03*
%TO.P,U4,2,GPIO0*%
%TO.N,unconnected-(U4-GPIO0-Pad2)*%
X143050000Y-101375000D03*
%TO.P,U4,3,GPIO1*%
%TO.N,unconnected-(U4-GPIO1-Pad3)*%
X143450000Y-101375000D03*
%TO.P,U4,4,GPIO2*%
%TO.N,SWCLK*%
X143850000Y-101375000D03*
%TO.P,U4,5,GPIO3*%
%TO.N,SWDIO*%
X144250000Y-101375000D03*
%TO.P,U4,6,GPIO4*%
%TO.N,UART1_TX*%
X144650000Y-101375000D03*
%TO.P,U4,7,GPIO5*%
%TO.N,UART1_RX*%
X145050000Y-101375000D03*
%TO.P,U4,8,GPIO6*%
%TO.N,unconnected-(U4-GPIO6-Pad8)*%
X145450000Y-101375000D03*
%TO.P,U4,9,GPIO7*%
%TO.N,unconnected-(U4-GPIO7-Pad9)*%
X145850000Y-101375000D03*
%TO.P,U4,10,IOVDD*%
%TO.N,+3V3*%
X146250000Y-101375000D03*
%TO.P,U4,11,GPIO8*%
%TO.N,unconnected-(U4-GPIO8-Pad11)*%
X146650000Y-101375000D03*
%TO.P,U4,12,GPIO9*%
%TO.N,unconnected-(U4-GPIO9-Pad12)*%
X147050000Y-101375000D03*
%TO.P,U4,13,GPIO10*%
%TO.N,unconnected-(U4-GPIO10-Pad13)*%
X147450000Y-101375000D03*
%TO.P,U4,14,GPIO11*%
%TO.N,unconnected-(U4-GPIO11-Pad14)*%
X147850000Y-101375000D03*
D27*
%TO.P,U4,15,GPIO12*%
%TO.N,unconnected-(U4-GPIO12-Pad15)*%
X148687500Y-100537500D03*
%TO.P,U4,16,GPIO13*%
%TO.N,unconnected-(U4-GPIO13-Pad16)*%
X148687500Y-100137500D03*
%TO.P,U4,17,GPIO14*%
%TO.N,unconnected-(U4-GPIO14-Pad17)*%
X148687500Y-99737500D03*
%TO.P,U4,18,GPIO15*%
%TO.N,unconnected-(U4-GPIO15-Pad18)*%
X148687500Y-99337500D03*
%TO.P,U4,19,TESTEN*%
%TO.N,GND*%
X148687500Y-98937500D03*
%TO.P,U4,20,XIN*%
%TO.N,XIN*%
X148687500Y-98537500D03*
%TO.P,U4,21,XOUT*%
%TO.N,XOUT*%
X148687500Y-98137500D03*
%TO.P,U4,22,IOVDD*%
%TO.N,+3V3*%
X148687500Y-97737500D03*
%TO.P,U4,23,DVDD*%
%TO.N,+1V1*%
X148687500Y-97337500D03*
%TO.P,U4,24,SWCLK*%
%TO.N,unconnected-(U4-SWCLK-Pad24)*%
X148687500Y-96937500D03*
%TO.P,U4,25,SWD*%
%TO.N,unconnected-(U4-SWD-Pad25)*%
X148687500Y-96537500D03*
%TO.P,U4,26,RUN*%
%TO.N,unconnected-(U4-RUN-Pad26)*%
X148687500Y-96137500D03*
%TO.P,U4,27,GPIO16*%
%TO.N,unconnected-(U4-GPIO16-Pad27)*%
X148687500Y-95737500D03*
%TO.P,U4,28,GPIO17*%
%TO.N,unconnected-(U4-GPIO17-Pad28)*%
X148687500Y-95337500D03*
D26*
%TO.P,U4,29,GPIO18*%
%TO.N,unconnected-(U4-GPIO18-Pad29)*%
X147850000Y-94500000D03*
%TO.P,U4,30,GPIO19*%
%TO.N,unconnected-(U4-GPIO19-Pad30)*%
X147450000Y-94500000D03*
%TO.P,U4,31,GPIO20*%
%TO.N,unconnected-(U4-GPIO20-Pad31)*%
X147050000Y-94500000D03*
%TO.P,U4,32,GPIO21*%
%TO.N,unconnected-(U4-GPIO21-Pad32)*%
X146650000Y-94500000D03*
%TO.P,U4,33,IOVDD*%
%TO.N,+3V3*%
X146250000Y-94500000D03*
%TO.P,U4,34,GPIO22*%
%TO.N,unconnected-(U4-GPIO22-Pad34)*%
X145850000Y-94500000D03*
%TO.P,U4,35,GPIO23*%
%TO.N,unconnected-(U4-GPIO23-Pad35)*%
X145450000Y-94500000D03*
%TO.P,U4,36,GPIO24*%
%TO.N,unconnected-(U4-GPIO24-Pad36)*%
X145050000Y-94500000D03*
%TO.P,U4,37,GPIO25*%
%TO.N,/Debug Probe Section/LED_INT_EN*%
X144650000Y-94500000D03*
%TO.P,U4,38,GPIO26_ADC0*%
%TO.N,unconnected-(U4-GPIO26_ADC0-Pad38)*%
X144250000Y-94500000D03*
%TO.P,U4,39,GPIO27_ADC1*%
%TO.N,unconnected-(U4-GPIO27_ADC1-Pad39)*%
X143850000Y-94500000D03*
%TO.P,U4,40,GPIO28_ADC2*%
%TO.N,unconnected-(U4-GPIO28_ADC2-Pad40)*%
X143450000Y-94500000D03*
%TO.P,U4,41,GPIO29_ADC3*%
%TO.N,unconnected-(U4-GPIO29_ADC3-Pad41)*%
X143050000Y-94500000D03*
%TO.P,U4,42,IOVDD*%
%TO.N,+3V3*%
X142650000Y-94500000D03*
D27*
%TO.P,U4,43,ADC_AVDD*%
%TO.N,unconnected-(U4-ADC_AVDD-Pad43)*%
X141812500Y-95337500D03*
%TO.P,U4,44,VREG_IN*%
%TO.N,+3V3*%
X141812500Y-95737500D03*
%TO.P,U4,45,VREG_VOUT*%
%TO.N,+1V1*%
X141812500Y-96137500D03*
%TO.P,U4,46,USB_DM*%
%TO.N,Net-(U4-USB_DM)*%
X141812500Y-96537500D03*
%TO.P,U4,47,USB_DP*%
%TO.N,Net-(U4-USB_DP)*%
X141812500Y-96937500D03*
%TO.P,U4,48,USB_VDD*%
%TO.N,+3V3*%
X141812500Y-97337500D03*
%TO.P,U4,49,IOVDD*%
X141812500Y-97737500D03*
%TO.P,U4,50,DVDD*%
%TO.N,+1V1*%
X141812500Y-98137500D03*
%TO.P,U4,51,QSPI_SD3*%
%TO.N,/Debug Probe Section/QSPI_SD3*%
X141812500Y-98537500D03*
%TO.P,U4,52,QSPI_SCLK*%
%TO.N,/Debug Probe Section/QSPI_SCLK*%
X141812500Y-98937500D03*
%TO.P,U4,53,QSPI_SD0*%
%TO.N,/Debug Probe Section/QSPI_SD0*%
X141812500Y-99337500D03*
%TO.P,U4,54,QSPI_SD2*%
%TO.N,/Debug Probe Section/QSPI_SD2*%
X141812500Y-99737500D03*
%TO.P,U4,55,QSPI_SD1*%
%TO.N,/Debug Probe Section/QSPI_SD1*%
X141812500Y-100137500D03*
%TO.P,U4,56,QSPI_SS*%
%TO.N,/Debug Probe Section/QSPI_SS*%
X141812500Y-100537500D03*
D28*
%TO.P,U4,57,GND*%
%TO.N,GND*%
X145250000Y-97937500D03*
%TD*%
D29*
%TO.P,C14,1*%
%TO.N,+1V1*%
X142980000Y-80250000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X142020000Y-80250000D03*
%TD*%
D24*
%TO.P,C4,1*%
%TO.N,/XR*%
X170750000Y-99155000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X171390000Y-99155000D03*
%TD*%
D20*
%TO.P,C7,1*%
%TO.N,+1V1*%
X138750000Y-65250000D03*
%TO.P,C7,2*%
%TO.N,GND*%
X139710000Y-65250000D03*
%TD*%
%TO.P,C9,1*%
%TO.N,Net-(C9-Pad1)*%
X138750000Y-69190000D03*
%TO.P,C9,2*%
%TO.N,GND*%
X139710000Y-69190000D03*
%TD*%
%TO.P,C8,1*%
%TO.N,/Development Board Section/3V3_DEV*%
X138750000Y-67220000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X139710000Y-67220000D03*
%TD*%
D30*
%TO.P,J1,1,Pin_1*%
%TO.N,GPIO2*%
X107150000Y-87375000D03*
D31*
%TO.P,J1,2,Pin_2*%
%TO.N,GPIO3*%
X107150000Y-89915000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,GPIO4*%
X109690000Y-87375000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,GPIO5*%
X109690000Y-89915000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,GND*%
X112230000Y-87375000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GPIO_ADC0*%
X112230000Y-89915000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,GPIO_ADC1*%
X114770000Y-87375000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,GND*%
X114770000Y-89915000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,+3V3*%
X117310000Y-87375000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,VBUS*%
X117310000Y-89915000D03*
%TD*%
D32*
%TO.P,C16,1*%
%TO.N,+3V3*%
X173500000Y-99635000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X173500000Y-98675000D03*
%TD*%
D15*
%TO.P,TP5,1,1*%
%TO.N,Net-(D1-A)*%
X130000000Y-48500000D03*
%TD*%
D25*
%TO.P,Q3,1,D*%
%TO.N,Net-(Q2-G)*%
X157460000Y-69750000D03*
%TO.P,Q3,2,G*%
%TO.N,Net-(Q3-G)*%
X157460000Y-70750000D03*
%TO.P,Q3,3,S*%
%TO.N,GND*%
X158750000Y-70250000D03*
%TD*%
D33*
%TO.P,R3,1*%
%TO.N,XOUT*%
X170250000Y-110030000D03*
%TO.P,R3,2*%
%TO.N,/XR*%
X170250000Y-109010000D03*
%TD*%
D24*
%TO.P,C11,1*%
%TO.N,+3V3*%
X142795000Y-68160000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X143435000Y-68160000D03*
%TD*%
D15*
%TO.P,TP3,1*%
%TO.N,GND*%
X146000000Y-86050000D03*
%TD*%
%TO.P,TP6,1,1*%
%TO.N,Net-(D2-A)*%
X136750000Y-48500000D03*
%TD*%
D34*
%TO.P,R11,1*%
%TO.N,/Development Board Section/3V3_DEV*%
X122925000Y-70250000D03*
%TO.P,R11,2*%
%TO.N,/Development Board Section/ADC_VREF*%
X124575000Y-70250000D03*
%TD*%
D25*
%TO.P,Q2,1,S*%
%TO.N,+3V3*%
X157460000Y-65300000D03*
%TO.P,Q2,2,G*%
%TO.N,Net-(Q2-G)*%
X157460000Y-66300000D03*
%TO.P,Q2,3,D*%
%TO.N,/Development Board Section/3V3_DEV*%
X158750000Y-65800000D03*
%TD*%
D24*
%TO.P,C5,1*%
%TO.N,+1V1*%
X141975000Y-61910000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X142615000Y-61910000D03*
%TD*%
%TO.P,C18,1*%
%TO.N,Net-(Q1-D)*%
X143295000Y-71660000D03*
%TO.P,C18,2*%
%TO.N,GND*%
X143935000Y-71660000D03*
%TD*%
D21*
%TO.P,R12,1*%
%TO.N,/Development Board Section/ADC_VREF*%
X119730000Y-62540000D03*
%TO.P,R12,2*%
%TO.N,Net-(C9-Pad1)*%
X120750000Y-62540000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,DEV_ENABLE*%
X130480000Y-70000000D03*
%TO.P,R6,2*%
%TO.N,Net-(Q3-G)*%
X131500000Y-70000000D03*
%TD*%
%TO.P,R15,1*%
%TO.N,/Development Board Section/VSYS*%
X119730000Y-68510000D03*
%TO.P,R15,2*%
%TO.N,Net-(Q1-D)*%
X120750000Y-68510000D03*
%TD*%
D35*
%TO.P,C17,1*%
%TO.N,+3V3*%
X174500000Y-99725000D03*
%TO.P,C17,2*%
%TO.N,GND*%
X174500000Y-99085000D03*
%TD*%
D21*
%TO.P,R13,1*%
%TO.N,Net-(R13-Pad1)*%
X119730000Y-64530000D03*
%TO.P,R13,2*%
%TO.N,/Development Board Section/QSPI_SS*%
X120750000Y-64530000D03*
%TD*%
D15*
%TO.P,TP7,1,1*%
%TO.N,Net-(R13-Pad1)*%
X133250000Y-48500000D03*
%TD*%
D13*
%TO.P,P1,A1*%
%TO.N,GND*%
X137550000Y-87090000D03*
%TO.P,P1,A2*%
%TO.N,N/C*%
X138050000Y-87090000D03*
%TO.P,P1,A3*%
X138550000Y-87090000D03*
%TO.P,P1,A4*%
%TO.N,VBUS*%
X139050000Y-87090000D03*
%TO.P,P1,A5*%
%TO.N,Net-(P1-PadA5)*%
X139550000Y-87090000D03*
%TO.P,P1,A6*%
%TO.N,USB_DP*%
X140050000Y-87090000D03*
%TO.P,P1,A7*%
%TO.N,USB_DN*%
X140550000Y-87090000D03*
%TO.P,P1,A8*%
%TO.N,N/C*%
X141050000Y-87090000D03*
%TO.P,P1,A9*%
%TO.N,VBUS*%
X141550000Y-87090000D03*
%TO.P,P1,A10*%
%TO.N,N/C*%
X142050000Y-87090000D03*
%TO.P,P1,A11*%
X142550000Y-87090000D03*
%TO.P,P1,A12*%
%TO.N,GND*%
X143050000Y-87090000D03*
D14*
%TO.P,P1,S1*%
X136880000Y-87930000D03*
%TD*%
D21*
%TO.P,R5,1*%
%TO.N,+3V3*%
X126980000Y-70250000D03*
%TO.P,R5,2*%
%TO.N,Net-(Q2-G)*%
X128000000Y-70250000D03*
%TD*%
D33*
%TO.P,R17,1*%
%TO.N,/Debug Probe Section/LED_INT_EN*%
X149750000Y-81760000D03*
%TO.P,R17,2*%
%TO.N,Net-(D2-A)*%
X149750000Y-80740000D03*
%TD*%
D21*
%TO.P,R14,1*%
%TO.N,+3V3*%
X119730000Y-66520000D03*
%TO.P,R14,2*%
%TO.N,/Development Board Section/QSPI_SS*%
X120750000Y-66520000D03*
%TD*%
D36*
%TO.P,C3,1*%
%TO.N,XIN*%
X170320000Y-113500000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X169680000Y-113500000D03*
%TD*%
D33*
%TO.P,R2,1*%
%TO.N,XIN*%
X170250000Y-112270000D03*
%TO.P,R2,2*%
%TO.N,XOUT*%
X170250000Y-111250000D03*
%TD*%
D36*
%TO.P,C13,1*%
%TO.N,+3V3*%
X153070000Y-82750000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X152430000Y-82750000D03*
%TD*%
D29*
%TO.P,C15,1*%
%TO.N,+3V3*%
X142980000Y-79250000D03*
%TO.P,C15,2*%
%TO.N,GND*%
X142020000Y-79250000D03*
%TD*%
D21*
%TO.P,R16,1*%
%TO.N,Net-(Q1-D)*%
X119730000Y-70500000D03*
%TO.P,R16,2*%
%TO.N,GND*%
X120750000Y-70500000D03*
%TD*%
D37*
%TO.P,U6,1*%
%TO.N,N/C*%
X166437500Y-118000000D03*
D38*
%TO.P,U6,2,A1*%
%TO.N,SWCLK*%
X166000000Y-117062500D03*
%TO.P,U6,3,A2*%
%TO.N,SWDIO*%
X165500000Y-117062500D03*
%TO.P,U6,4,A3*%
%TO.N,UART1_TX*%
X165000000Y-117062500D03*
%TO.P,U6,5,A4*%
%TO.N,UART1_RX*%
X164500000Y-117062500D03*
%TO.P,U6,6,A5*%
%TO.N,unconnected-(U6-A5-Pad6)*%
X164000000Y-117062500D03*
%TO.P,U6,7,A6*%
%TO.N,unconnected-(U6-A6-Pad7)*%
X163500000Y-117062500D03*
%TO.P,U6,8,A7*%
%TO.N,unconnected-(U6-A7-Pad8)*%
X163000000Y-117062500D03*
%TO.P,U6,9,A8*%
%TO.N,unconnected-(U6-A8-Pad9)*%
X162500000Y-117062500D03*
D37*
%TO.P,U6,10,GND*%
%TO.N,GND*%
X162062500Y-118000000D03*
%TO.P,U6,11,B8*%
%TO.N,unconnected-(U6-B8-Pad11)*%
X162062500Y-118500000D03*
D38*
%TO.P,U6,12,B7*%
%TO.N,unconnected-(U6-B7-Pad12)*%
X162500000Y-119437500D03*
%TO.P,U6,13,B6*%
%TO.N,unconnected-(U6-B6-Pad13)*%
X163000000Y-119437500D03*
%TO.P,U6,14,B5*%
%TO.N,unconnected-(U6-B5-Pad14)*%
X163500000Y-119437500D03*
%TO.P,U6,15,B4*%
%TO.N,GPIO5*%
X164000000Y-119437500D03*
%TO.P,U6,16,B3*%
%TO.N,GPIO4*%
X164500000Y-119437500D03*
%TO.P,U6,17,B2*%
%TO.N,GPIO3*%
X165000000Y-119437500D03*
%TO.P,U6,18,B1*%
%TO.N,GPIO2*%
X165500000Y-119437500D03*
%TO.P,U6,19,OE*%
%TO.N,DEV_ENABLE*%
X166000000Y-119437500D03*
D37*
%TO.P,U6,20,VCC*%
%TO.N,+3V3*%
X166437500Y-118500000D03*
D39*
%TO.P,U6,21*%
%TO.N,N/C*%
X164250000Y-118250000D03*
%TD*%
D11*
%TO.P,C1,1*%
%TO.N,VBUS*%
X131775000Y-86750000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X130225000Y-86750000D03*
%TD*%
D23*
%TO.P,R9,1*%
%TO.N,USB_DP*%
X139250000Y-78585000D03*
%TO.P,R9,2*%
%TO.N,Net-(U4-USB_DP)*%
X139250000Y-79225000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,USB_DN*%
X140000000Y-78585000D03*
%TO.P,R10,2*%
%TO.N,Net-(U4-USB_DM)*%
X140000000Y-79225000D03*
%TD*%
D40*
%TO.P,D2,1,K*%
%TO.N,GND*%
X148250000Y-81970000D03*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X148250000Y-81000000D03*
%TD*%
D21*
%TO.P,R4,1*%
%TO.N,LED_EN*%
X130750000Y-66500000D03*
%TO.P,R4,2*%
%TO.N,Net-(D1-A)*%
X131770000Y-66500000D03*
%TD*%
M02*
