# Bitbox

Bitbox is currently just a register based virtual machine.  The goal of the project is to have a target IR (intermediate representation) to compile your language to and then provide you with a VM and a way to target native code.

#### Header
| offset | size | purpose                                       |
|:-------|:----:|:---------------------------------------------:|
|  0x00  |  4   | 0x42, 0x42, 0x4f, 0x58 in ASCII these four bytes constitute the magic number.|
|  0x04  |  4   | How big the .data section is                  |
|  0x08  |  4   | Entry point into .text section                |
|  0x0C  |  52  | Not used section                              |

#### Insturctions Supported

Instructions consist of a 3 main parts.

1. **Code**: this is one byte
2. **Type**: this is one byte
  - if `type` is 0b1000_0000 then type is signed integer
  - if `type` is 0x00 then there are no args
3. **Args**: this is one byte to as many bytes as needed
  - **Arg 1**: this is one byte
  - **Arg 2**: this is two bytes
  - **Arg 3**: this is three bytes
  - **Arg 1 with Immediate Value**: this is one to as many bytes as needed. The type will dictate the size.

**Note**: opcode numbers may not be correct as they can change as we add more instructions

|instruction |opcode| type |                 data         |
|:-----------|:----:|:----:|:----------------------------:|
|âœ…  load    | 0    |      | Reg,Imm|
|âœ…  store   | 1    |      | Reg,Reg|
|âœ…  push    | 2    |      | Reg|
|âœ…  pop     | 3    |      | Reg|
|âœ…  aloc    | 4    |      | Reg|
|âœ…  add     | 5    |      | Reg,Reg,Reg|
|âœ…  sub     | 6    |      | Reg,Reg,Reg|
|âœ…  div     | 7    |      | Reg,Reg,Reg|
|âœ…  mul     | 8    |      | Reg,Reg,Reg|
|âœ…  eq      | 9    |      | Reg,Reg|
|ðŸŸ¥  neq     | 10   |      | Reg,Reg|
|ðŸŸ¥  gt      | 11   |      | Reg,Reg|
|ðŸŸ¥  geq     | 12   |      | Reg,Reg|
|ðŸŸ¥  lt      | 13   |      | Reg,Reg|
|ðŸŸ¥  leq     | 14   |      | Reg,Reg|
|ðŸŸ¥  setm    | 15   |      | Reg,Reg|
|âœ…  inc     | 16   |      | Reg|
|ðŸŸ¥  dec     | 17   |      | Reg|
|âœ…  printreg| 18   |      | Reg|
|ðŸŸ¥  jmp     | 19   |      | Label|
|ðŸŸ¥  jeq     | 20   |      | Label|
|âœ…  jne     | 21   |      | Label|
|âœ…  hult    | 22   |      ||
|ðŸŸ¥  nop     | 23   |      ||
|ðŸŸ¥  ige     | 24   |      ||
|ðŸŸ¥  not     | 25   |      | Reg|
|âœ…  and     | 26   |      | Reg,Reg,Reg|
|âœ…  or      | 27   |      | Reg,Reg,Reg|
|ðŸŸ¥  xor     | 28   |      | Reg,Reg,Reg|
|ðŸŸ¥  shl     | 29   |      | Reg,Reg,Reg|
|ðŸŸ¥  shr     | 30   |      | Reg,Reg,Reg|
|ðŸŸ¥  sar     | 31   |      | Reg,Reg,Reg|
|ðŸŸ¥  rol     | 32   |      | Reg,Reg,Reg|
|ðŸŸ¥  ror     | 33   |      | Reg,Reg,Reg|
|âœ…  call    | 34   |      | Label|
|âœ…  return  | 35   |      ||
