// Seed: 141626355
module module_0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6,
    output wire  id_7,
    input  uwire id_8
);
  supply0 id_10;
  uwire   id_11 = 1'b0 & 1;
  if (1 - 1) assign id_10 = 1;
  module_0();
  wire id_12;
  wire id_13;
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    output wor id_3
);
  assign id_3 = 1;
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  module_0();
  wire id_10;
  wire id_11;
endmodule
