

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_find_max_blocks'
================================================================
* Date:           Sun Oct 12 09:48:06 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_max_blocks  |    32769|    32769|        10|          8|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1"   --->   Operation 13 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 14 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 15 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 1, i16 %idx"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.6"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:254]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [activation_accelerator.cpp:245]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %tmp, void %for.inc.6.split_ifconv, void %for.inc78.7.preheader.exitStub" [activation_accelerator.cpp:245]   --->   Operation 22 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i16 %i" [activation_accelerator.cpp:245]   --->   Operation 23 'trunc' 'trunc_ln245' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:254]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i13 %lshr_ln" [activation_accelerator.cpp:254]   --->   Operation 25 'zext' 'zext_ln254' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln254" [activation_accelerator.cpp:254]   --->   Operation 26 'getelementptr' 'x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%x_1_load = load i13 %x_1_addr" [activation_accelerator.cpp:254]   --->   Operation 27 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln254" [activation_accelerator.cpp:254]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:254]   --->   Operation 29 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln254" [activation_accelerator.cpp:254]   --->   Operation 30 'getelementptr' 'x_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%x_3_load = load i13 %x_3_addr" [activation_accelerator.cpp:254]   --->   Operation 31 'load' 'x_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln252 = add i15 %trunc_ln245, i15 3" [activation_accelerator.cpp:252]   --->   Operation 32 'add' 'add_ln252' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln254_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252, i32 2, i32 14" [activation_accelerator.cpp:254]   --->   Operation 33 'partselect' 'lshr_ln254_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i13 %lshr_ln254_1" [activation_accelerator.cpp:254]   --->   Operation 34 'zext' 'zext_ln254_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln254_1" [activation_accelerator.cpp:254]   --->   Operation 35 'getelementptr' 'x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_0_load = load i13 %x_0_addr" [activation_accelerator.cpp:254]   --->   Operation 36 'load' 'x_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 37 [1/1] (0.82ns)   --->   "%add_ln254 = add i13 %lshr_ln, i13 1" [activation_accelerator.cpp:254]   --->   Operation 37 'add' 'add_ln254' <Predicate = (!tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln254_2 = zext i13 %add_ln254" [activation_accelerator.cpp:254]   --->   Operation 38 'zext' 'zext_ln254_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_1_addr_1 = getelementptr i32 %x_1, i64 0, i64 %zext_ln254_2" [activation_accelerator.cpp:254]   --->   Operation 39 'getelementptr' 'x_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_1_load_1 = load i13 %x_1_addr_1" [activation_accelerator.cpp:254]   --->   Operation 40 'load' 'x_1_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln252_1 = add i15 %trunc_ln245, i15 5" [activation_accelerator.cpp:252]   --->   Operation 41 'add' 'add_ln252_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln254_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252_1, i32 2, i32 14" [activation_accelerator.cpp:254]   --->   Operation 42 'partselect' 'lshr_ln254_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln254_3 = zext i13 %lshr_ln254_2" [activation_accelerator.cpp:254]   --->   Operation 43 'zext' 'zext_ln254_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_2_addr_1 = getelementptr i32 %x_2, i64 0, i64 %zext_ln254_3" [activation_accelerator.cpp:254]   --->   Operation 44 'getelementptr' 'x_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_2_load_1 = load i13 %x_2_addr_1" [activation_accelerator.cpp:254]   --->   Operation 45 'load' 'x_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 46 [1/1] (0.84ns)   --->   "%add_ln252_2 = add i15 %trunc_ln245, i15 6" [activation_accelerator.cpp:252]   --->   Operation 46 'add' 'add_ln252_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln254_3 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252_2, i32 2, i32 14" [activation_accelerator.cpp:254]   --->   Operation 47 'partselect' 'lshr_ln254_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln254_4 = zext i13 %lshr_ln254_3" [activation_accelerator.cpp:254]   --->   Operation 48 'zext' 'zext_ln254_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_3_addr_1 = getelementptr i32 %x_3, i64 0, i64 %zext_ln254_4" [activation_accelerator.cpp:254]   --->   Operation 49 'getelementptr' 'x_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_3_load_1 = load i13 %x_3_addr_1" [activation_accelerator.cpp:254]   --->   Operation 50 'load' 'x_3_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%add_ln254_1 = add i15 %trunc_ln245, i15 7" [activation_accelerator.cpp:254]   --->   Operation 51 'add' 'add_ln254_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln254_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln254_1, i32 2, i32 14" [activation_accelerator.cpp:254]   --->   Operation 52 'partselect' 'lshr_ln254_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln254_5 = zext i13 %lshr_ln254_4" [activation_accelerator.cpp:254]   --->   Operation 53 'zext' 'zext_ln254_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_0_addr_1 = getelementptr i32 %x_0, i64 0, i64 %zext_ln254_5" [activation_accelerator.cpp:254]   --->   Operation 54 'getelementptr' 'x_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%x_0_load_1 = load i13 %x_0_addr_1" [activation_accelerator.cpp:254]   --->   Operation 55 'load' 'x_0_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 56 [1/1] (0.85ns)   --->   "%add_ln245 = add i16 %i, i16 8" [activation_accelerator.cpp:245]   --->   Operation 56 'add' 'add_ln245' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln245 = store i16 %add_ln245, i16 %idx" [activation_accelerator.cpp:245]   --->   Operation 57 'store' 'store_ln245' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.44>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%max_val_1_load_1 = load i32 %max_val_1" [activation_accelerator.cpp:259]   --->   Operation 58 'load' 'max_val_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i16 %i" [activation_accelerator.cpp:254]   --->   Operation 59 'trunc' 'trunc_ln254' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_1_load = load i13 %x_1_addr" [activation_accelerator.cpp:254]   --->   Operation 60 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%max_val_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_1_load, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 61 'mux' 'max_val_3' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:254]   --->   Operation 62 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%max_val_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_2_load, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 63 'mux' 'max_val_5' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_3_load = load i13 %x_3_addr" [activation_accelerator.cpp:254]   --->   Operation 64 'load' 'x_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%max_val_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_3_load, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 65 'mux' 'max_val_7' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_0_load = load i13 %x_0_addr" [activation_accelerator.cpp:254]   --->   Operation 66 'load' 'x_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%max_val_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_0_load, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 67 'mux' 'max_val_9' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_1_load_1 = load i13 %x_1_addr_1" [activation_accelerator.cpp:254]   --->   Operation 68 'load' 'x_1_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%max_val_12 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_1_load_1, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 69 'mux' 'max_val_12' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_2_load_1 = load i13 %x_2_addr_1" [activation_accelerator.cpp:254]   --->   Operation 70 'load' 'x_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%max_val_2 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_2_load_1, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 71 'mux' 'max_val_2' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%x_3_load_1 = load i13 %x_3_addr_1" [activation_accelerator.cpp:254]   --->   Operation 72 'load' 'x_3_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%max_val_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_3_load_1, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 73 'mux' 'max_val_11' <Predicate = (!tmp)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.85ns)   --->   "%add_ln252_3 = add i16 %i, i16 7" [activation_accelerator.cpp:252]   --->   Operation 74 'add' 'add_ln252_3' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node max_val_16)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln252_3, i32 15" [activation_accelerator.cpp:254]   --->   Operation 75 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%x_0_load_1 = load i13 %x_0_addr_1" [activation_accelerator.cpp:254]   --->   Operation 76 'load' 'x_0_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node max_val_16)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i2, i32 <undef>, i32 %x_0_load_1, i2 %trunc_ln254" [activation_accelerator.cpp:254]   --->   Operation 77 'mux' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_16 = select i1 %tmp_1, i32 -3.40282e+38, i32 %tmp_7" [activation_accelerator.cpp:254]   --->   Operation 78 'select' 'max_val_16' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_3, i32 %max_val_1_load_1" [activation_accelerator.cpp:259]   --->   Operation 79 'fcmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1"   --->   Operation 219 'load' 'max_val_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_1_out, i32 %max_val_1_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 221 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln259 = bitcast i32 %max_val_3" [activation_accelerator.cpp:259]   --->   Operation 80 'bitcast' 'bitcast_ln259' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 81 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i32 %bitcast_ln259" [activation_accelerator.cpp:259]   --->   Operation 82 'trunc' 'trunc_ln259' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln259_1 = bitcast i32 %max_val_1_load_1" [activation_accelerator.cpp:259]   --->   Operation 83 'bitcast' 'bitcast_ln259_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_1, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 84 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln259_1 = trunc i32 %bitcast_ln259_1" [activation_accelerator.cpp:259]   --->   Operation 85 'trunc' 'trunc_ln259_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln259 = icmp_ne  i8 %tmp_5, i8 255" [activation_accelerator.cpp:259]   --->   Operation 86 'icmp' 'icmp_ln259' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln259_1 = icmp_eq  i23 %trunc_ln259, i23 0" [activation_accelerator.cpp:259]   --->   Operation 87 'icmp' 'icmp_ln259_1' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_1)   --->   "%or_ln259 = or i1 %icmp_ln259_1, i1 %icmp_ln259" [activation_accelerator.cpp:259]   --->   Operation 88 'or' 'or_ln259' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.84ns)   --->   "%icmp_ln259_2 = icmp_ne  i8 %tmp_6, i8 255" [activation_accelerator.cpp:259]   --->   Operation 89 'icmp' 'icmp_ln259_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.05ns)   --->   "%icmp_ln259_3 = icmp_eq  i23 %trunc_ln259_1, i23 0" [activation_accelerator.cpp:259]   --->   Operation 90 'icmp' 'icmp_ln259_3' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_1)   --->   "%or_ln259_1 = or i1 %icmp_ln259_3, i1 %icmp_ln259_2" [activation_accelerator.cpp:259]   --->   Operation 91 'or' 'or_ln259_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_3, i32 %max_val_1_load_1" [activation_accelerator.cpp:259]   --->   Operation 92 'fcmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_1)   --->   "%and_ln259 = and i1 %or_ln259, i1 %or_ln259_1" [activation_accelerator.cpp:259]   --->   Operation 93 'and' 'and_ln259' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_1 = and i1 %and_ln259, i1 %tmp_s" [activation_accelerator.cpp:259]   --->   Operation 94 'and' 'and_ln259_1' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_4 = select i1 %and_ln259_1, i32 %max_val_3, i32 %max_val_1_load_1" [activation_accelerator.cpp:259]   --->   Operation 95 'select' 'max_val_4' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %max_val_5, i32 %max_val_4" [activation_accelerator.cpp:259]   --->   Operation 96 'fcmp' 'tmp_4' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln259_2 = bitcast i32 %max_val_5" [activation_accelerator.cpp:259]   --->   Operation 97 'bitcast' 'bitcast_ln259_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_2, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 98 'partselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln259_2 = trunc i32 %bitcast_ln259_2" [activation_accelerator.cpp:259]   --->   Operation 99 'trunc' 'trunc_ln259_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln259_3 = bitcast i32 %max_val_4" [activation_accelerator.cpp:259]   --->   Operation 100 'bitcast' 'bitcast_ln259_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_3, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 101 'partselect' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln259_3 = trunc i32 %bitcast_ln259_3" [activation_accelerator.cpp:259]   --->   Operation 102 'trunc' 'trunc_ln259_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.84ns)   --->   "%icmp_ln259_4 = icmp_ne  i8 %tmp_2, i8 255" [activation_accelerator.cpp:259]   --->   Operation 103 'icmp' 'icmp_ln259_4' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.05ns)   --->   "%icmp_ln259_5 = icmp_eq  i23 %trunc_ln259_2, i23 0" [activation_accelerator.cpp:259]   --->   Operation 104 'icmp' 'icmp_ln259_5' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_3)   --->   "%or_ln259_2 = or i1 %icmp_ln259_5, i1 %icmp_ln259_4" [activation_accelerator.cpp:259]   --->   Operation 105 'or' 'or_ln259_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.84ns)   --->   "%icmp_ln259_6 = icmp_ne  i8 %tmp_3, i8 255" [activation_accelerator.cpp:259]   --->   Operation 106 'icmp' 'icmp_ln259_6' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.05ns)   --->   "%icmp_ln259_7 = icmp_eq  i23 %trunc_ln259_3, i23 0" [activation_accelerator.cpp:259]   --->   Operation 107 'icmp' 'icmp_ln259_7' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_3)   --->   "%or_ln259_3 = or i1 %icmp_ln259_7, i1 %icmp_ln259_6" [activation_accelerator.cpp:259]   --->   Operation 108 'or' 'or_ln259_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %max_val_5, i32 %max_val_4" [activation_accelerator.cpp:259]   --->   Operation 109 'fcmp' 'tmp_4' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_3)   --->   "%and_ln259_2 = and i1 %or_ln259_3, i1 %or_ln259_2" [activation_accelerator.cpp:259]   --->   Operation 110 'and' 'and_ln259_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_3 = and i1 %and_ln259_2, i1 %tmp_4" [activation_accelerator.cpp:259]   --->   Operation 111 'and' 'and_ln259_3' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_6 = select i1 %and_ln259_3, i32 %max_val_5, i32 %max_val_4" [activation_accelerator.cpp:259]   --->   Operation 112 'select' 'max_val_6' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %max_val_7, i32 %max_val_6" [activation_accelerator.cpp:259]   --->   Operation 113 'fcmp' 'tmp_10' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln259_4 = bitcast i32 %max_val_7" [activation_accelerator.cpp:259]   --->   Operation 114 'bitcast' 'bitcast_ln259_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_4, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 115 'partselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln259_4 = trunc i32 %bitcast_ln259_4" [activation_accelerator.cpp:259]   --->   Operation 116 'trunc' 'trunc_ln259_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln259_5 = bitcast i32 %max_val_6" [activation_accelerator.cpp:259]   --->   Operation 117 'bitcast' 'bitcast_ln259_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_5, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 118 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln259_5 = trunc i32 %bitcast_ln259_5" [activation_accelerator.cpp:259]   --->   Operation 119 'trunc' 'trunc_ln259_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.84ns)   --->   "%icmp_ln259_8 = icmp_ne  i8 %tmp_8, i8 255" [activation_accelerator.cpp:259]   --->   Operation 120 'icmp' 'icmp_ln259_8' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.05ns)   --->   "%icmp_ln259_9 = icmp_eq  i23 %trunc_ln259_4, i23 0" [activation_accelerator.cpp:259]   --->   Operation 121 'icmp' 'icmp_ln259_9' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_5)   --->   "%or_ln259_4 = or i1 %icmp_ln259_9, i1 %icmp_ln259_8" [activation_accelerator.cpp:259]   --->   Operation 122 'or' 'or_ln259_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.84ns)   --->   "%icmp_ln259_10 = icmp_ne  i8 %tmp_9, i8 255" [activation_accelerator.cpp:259]   --->   Operation 123 'icmp' 'icmp_ln259_10' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.05ns)   --->   "%icmp_ln259_11 = icmp_eq  i23 %trunc_ln259_5, i23 0" [activation_accelerator.cpp:259]   --->   Operation 124 'icmp' 'icmp_ln259_11' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_5)   --->   "%or_ln259_5 = or i1 %icmp_ln259_11, i1 %icmp_ln259_10" [activation_accelerator.cpp:259]   --->   Operation 125 'or' 'or_ln259_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %max_val_7, i32 %max_val_6" [activation_accelerator.cpp:259]   --->   Operation 126 'fcmp' 'tmp_10' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_5)   --->   "%and_ln259_4 = and i1 %or_ln259_5, i1 %or_ln259_4" [activation_accelerator.cpp:259]   --->   Operation 127 'and' 'and_ln259_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_5 = and i1 %and_ln259_4, i1 %tmp_10" [activation_accelerator.cpp:259]   --->   Operation 128 'and' 'and_ln259_5' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_8 = select i1 %and_ln259_5, i32 %max_val_7, i32 %max_val_6" [activation_accelerator.cpp:259]   --->   Operation 129 'select' 'max_val_8' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %max_val_9, i32 %max_val_8" [activation_accelerator.cpp:259]   --->   Operation 130 'fcmp' 'tmp_13' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln259_6 = bitcast i32 %max_val_9" [activation_accelerator.cpp:259]   --->   Operation 131 'bitcast' 'bitcast_ln259_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_6, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 132 'partselect' 'tmp_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln259_6 = trunc i32 %bitcast_ln259_6" [activation_accelerator.cpp:259]   --->   Operation 133 'trunc' 'trunc_ln259_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln259_7 = bitcast i32 %max_val_8" [activation_accelerator.cpp:259]   --->   Operation 134 'bitcast' 'bitcast_ln259_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_7, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 135 'partselect' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln259_7 = trunc i32 %bitcast_ln259_7" [activation_accelerator.cpp:259]   --->   Operation 136 'trunc' 'trunc_ln259_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.84ns)   --->   "%icmp_ln259_12 = icmp_ne  i8 %tmp_11, i8 255" [activation_accelerator.cpp:259]   --->   Operation 137 'icmp' 'icmp_ln259_12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.05ns)   --->   "%icmp_ln259_13 = icmp_eq  i23 %trunc_ln259_6, i23 0" [activation_accelerator.cpp:259]   --->   Operation 138 'icmp' 'icmp_ln259_13' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_7)   --->   "%or_ln259_6 = or i1 %icmp_ln259_13, i1 %icmp_ln259_12" [activation_accelerator.cpp:259]   --->   Operation 139 'or' 'or_ln259_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.84ns)   --->   "%icmp_ln259_14 = icmp_ne  i8 %tmp_12, i8 255" [activation_accelerator.cpp:259]   --->   Operation 140 'icmp' 'icmp_ln259_14' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.05ns)   --->   "%icmp_ln259_15 = icmp_eq  i23 %trunc_ln259_7, i23 0" [activation_accelerator.cpp:259]   --->   Operation 141 'icmp' 'icmp_ln259_15' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_7)   --->   "%or_ln259_7 = or i1 %icmp_ln259_15, i1 %icmp_ln259_14" [activation_accelerator.cpp:259]   --->   Operation 142 'or' 'or_ln259_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %max_val_9, i32 %max_val_8" [activation_accelerator.cpp:259]   --->   Operation 143 'fcmp' 'tmp_13' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_7)   --->   "%and_ln259_6 = and i1 %or_ln259_7, i1 %or_ln259_6" [activation_accelerator.cpp:259]   --->   Operation 144 'and' 'and_ln259_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_7 = and i1 %and_ln259_6, i1 %tmp_13" [activation_accelerator.cpp:259]   --->   Operation 145 'and' 'and_ln259_7' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_10 = select i1 %and_ln259_7, i32 %max_val_9, i32 %max_val_8" [activation_accelerator.cpp:259]   --->   Operation 146 'select' 'max_val_10' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_ogt  i32 %max_val_12, i32 %max_val_10" [activation_accelerator.cpp:259]   --->   Operation 147 'fcmp' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln259_8 = bitcast i32 %max_val_12" [activation_accelerator.cpp:259]   --->   Operation 148 'bitcast' 'bitcast_ln259_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_8, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 149 'partselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln259_8 = trunc i32 %bitcast_ln259_8" [activation_accelerator.cpp:259]   --->   Operation 150 'trunc' 'trunc_ln259_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln259_9 = bitcast i32 %max_val_10" [activation_accelerator.cpp:259]   --->   Operation 151 'bitcast' 'bitcast_ln259_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_9, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 152 'partselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln259_9 = trunc i32 %bitcast_ln259_9" [activation_accelerator.cpp:259]   --->   Operation 153 'trunc' 'trunc_ln259_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.84ns)   --->   "%icmp_ln259_16 = icmp_ne  i8 %tmp_14, i8 255" [activation_accelerator.cpp:259]   --->   Operation 154 'icmp' 'icmp_ln259_16' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (1.05ns)   --->   "%icmp_ln259_17 = icmp_eq  i23 %trunc_ln259_8, i23 0" [activation_accelerator.cpp:259]   --->   Operation 155 'icmp' 'icmp_ln259_17' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_9)   --->   "%or_ln259_8 = or i1 %icmp_ln259_17, i1 %icmp_ln259_16" [activation_accelerator.cpp:259]   --->   Operation 156 'or' 'or_ln259_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.84ns)   --->   "%icmp_ln259_18 = icmp_ne  i8 %tmp_15, i8 255" [activation_accelerator.cpp:259]   --->   Operation 157 'icmp' 'icmp_ln259_18' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.05ns)   --->   "%icmp_ln259_19 = icmp_eq  i23 %trunc_ln259_9, i23 0" [activation_accelerator.cpp:259]   --->   Operation 158 'icmp' 'icmp_ln259_19' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_9)   --->   "%or_ln259_9 = or i1 %icmp_ln259_19, i1 %icmp_ln259_18" [activation_accelerator.cpp:259]   --->   Operation 159 'or' 'or_ln259_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_ogt  i32 %max_val_12, i32 %max_val_10" [activation_accelerator.cpp:259]   --->   Operation 160 'fcmp' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_9)   --->   "%and_ln259_8 = and i1 %or_ln259_9, i1 %or_ln259_8" [activation_accelerator.cpp:259]   --->   Operation 161 'and' 'and_ln259_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_9 = and i1 %and_ln259_8, i1 %tmp_16" [activation_accelerator.cpp:259]   --->   Operation 162 'and' 'and_ln259_9' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_13 = select i1 %and_ln259_9, i32 %max_val_12, i32 %max_val_10" [activation_accelerator.cpp:259]   --->   Operation 163 'select' 'max_val_13' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %max_val_2, i32 %max_val_13" [activation_accelerator.cpp:259]   --->   Operation 164 'fcmp' 'tmp_19' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln259_10 = bitcast i32 %max_val_2" [activation_accelerator.cpp:259]   --->   Operation 165 'bitcast' 'bitcast_ln259_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_10, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 166 'partselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln259_10 = trunc i32 %bitcast_ln259_10" [activation_accelerator.cpp:259]   --->   Operation 167 'trunc' 'trunc_ln259_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln259_11 = bitcast i32 %max_val_13" [activation_accelerator.cpp:259]   --->   Operation 168 'bitcast' 'bitcast_ln259_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_11, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 169 'partselect' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln259_11 = trunc i32 %bitcast_ln259_11" [activation_accelerator.cpp:259]   --->   Operation 170 'trunc' 'trunc_ln259_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.84ns)   --->   "%icmp_ln259_20 = icmp_ne  i8 %tmp_17, i8 255" [activation_accelerator.cpp:259]   --->   Operation 171 'icmp' 'icmp_ln259_20' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.05ns)   --->   "%icmp_ln259_21 = icmp_eq  i23 %trunc_ln259_10, i23 0" [activation_accelerator.cpp:259]   --->   Operation 172 'icmp' 'icmp_ln259_21' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_11)   --->   "%or_ln259_10 = or i1 %icmp_ln259_21, i1 %icmp_ln259_20" [activation_accelerator.cpp:259]   --->   Operation 173 'or' 'or_ln259_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.84ns)   --->   "%icmp_ln259_22 = icmp_ne  i8 %tmp_18, i8 255" [activation_accelerator.cpp:259]   --->   Operation 174 'icmp' 'icmp_ln259_22' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (1.05ns)   --->   "%icmp_ln259_23 = icmp_eq  i23 %trunc_ln259_11, i23 0" [activation_accelerator.cpp:259]   --->   Operation 175 'icmp' 'icmp_ln259_23' <Predicate = (!tmp)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_11)   --->   "%or_ln259_11 = or i1 %icmp_ln259_23, i1 %icmp_ln259_22" [activation_accelerator.cpp:259]   --->   Operation 176 'or' 'or_ln259_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %max_val_2, i32 %max_val_13" [activation_accelerator.cpp:259]   --->   Operation 177 'fcmp' 'tmp_19' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_11)   --->   "%and_ln259_10 = and i1 %or_ln259_11, i1 %or_ln259_10" [activation_accelerator.cpp:259]   --->   Operation 178 'and' 'and_ln259_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_11 = and i1 %and_ln259_10, i1 %tmp_19" [activation_accelerator.cpp:259]   --->   Operation 179 'and' 'and_ln259_11' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_14 = select i1 %and_ln259_11, i32 %max_val_2, i32 %max_val_13" [activation_accelerator.cpp:259]   --->   Operation 180 'select' 'max_val_14' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 181 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_ogt  i32 %max_val_11, i32 %max_val_14" [activation_accelerator.cpp:259]   --->   Operation 181 'fcmp' 'tmp_22' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln259_12 = bitcast i32 %max_val_11" [activation_accelerator.cpp:259]   --->   Operation 182 'bitcast' 'bitcast_ln259_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_12, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 183 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln259_12 = trunc i32 %bitcast_ln259_12" [activation_accelerator.cpp:259]   --->   Operation 184 'trunc' 'trunc_ln259_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln259_13 = bitcast i32 %max_val_14" [activation_accelerator.cpp:259]   --->   Operation 185 'bitcast' 'bitcast_ln259_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_13, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 186 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln259_13 = trunc i32 %bitcast_ln259_13" [activation_accelerator.cpp:259]   --->   Operation 187 'trunc' 'trunc_ln259_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.84ns)   --->   "%icmp_ln259_24 = icmp_ne  i8 %tmp_20, i8 255" [activation_accelerator.cpp:259]   --->   Operation 188 'icmp' 'icmp_ln259_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (1.05ns)   --->   "%icmp_ln259_25 = icmp_eq  i23 %trunc_ln259_12, i23 0" [activation_accelerator.cpp:259]   --->   Operation 189 'icmp' 'icmp_ln259_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_13)   --->   "%or_ln259_12 = or i1 %icmp_ln259_25, i1 %icmp_ln259_24" [activation_accelerator.cpp:259]   --->   Operation 190 'or' 'or_ln259_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.84ns)   --->   "%icmp_ln259_26 = icmp_ne  i8 %tmp_21, i8 255" [activation_accelerator.cpp:259]   --->   Operation 191 'icmp' 'icmp_ln259_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (1.05ns)   --->   "%icmp_ln259_27 = icmp_eq  i23 %trunc_ln259_13, i23 0" [activation_accelerator.cpp:259]   --->   Operation 192 'icmp' 'icmp_ln259_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_13)   --->   "%or_ln259_13 = or i1 %icmp_ln259_27, i1 %icmp_ln259_26" [activation_accelerator.cpp:259]   --->   Operation 193 'or' 'or_ln259_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_ogt  i32 %max_val_11, i32 %max_val_14" [activation_accelerator.cpp:259]   --->   Operation 194 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_13)   --->   "%and_ln259_12 = and i1 %or_ln259_13, i1 %or_ln259_12" [activation_accelerator.cpp:259]   --->   Operation 195 'and' 'and_ln259_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_13 = and i1 %and_ln259_12, i1 %tmp_22" [activation_accelerator.cpp:259]   --->   Operation 196 'and' 'and_ln259_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_15 = select i1 %and_ln259_13, i32 %max_val_11, i32 %max_val_14" [activation_accelerator.cpp:259]   --->   Operation 197 'select' 'max_val_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 198 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %max_val_16, i32 %max_val_15" [activation_accelerator.cpp:259]   --->   Operation 198 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.94>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln246 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [activation_accelerator.cpp:246]   --->   Operation 199 'specpipeline' 'specpipeline_ln246' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [activation_accelerator.cpp:245]   --->   Operation 200 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln259_14 = bitcast i32 %max_val_16" [activation_accelerator.cpp:259]   --->   Operation 201 'bitcast' 'bitcast_ln259_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_14, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 202 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln259_14 = trunc i32 %bitcast_ln259_14" [activation_accelerator.cpp:259]   --->   Operation 203 'trunc' 'trunc_ln259_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln259_15 = bitcast i32 %max_val_15" [activation_accelerator.cpp:259]   --->   Operation 204 'bitcast' 'bitcast_ln259_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln259_15, i32 23, i32 30" [activation_accelerator.cpp:259]   --->   Operation 205 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln259_15 = trunc i32 %bitcast_ln259_15" [activation_accelerator.cpp:259]   --->   Operation 206 'trunc' 'trunc_ln259_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.84ns)   --->   "%icmp_ln259_28 = icmp_ne  i8 %tmp_23, i8 255" [activation_accelerator.cpp:259]   --->   Operation 207 'icmp' 'icmp_ln259_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (1.05ns)   --->   "%icmp_ln259_29 = icmp_eq  i23 %trunc_ln259_14, i23 0" [activation_accelerator.cpp:259]   --->   Operation 208 'icmp' 'icmp_ln259_29' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_15)   --->   "%or_ln259_14 = or i1 %icmp_ln259_29, i1 %icmp_ln259_28" [activation_accelerator.cpp:259]   --->   Operation 209 'or' 'or_ln259_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.84ns)   --->   "%icmp_ln259_30 = icmp_ne  i8 %tmp_24, i8 255" [activation_accelerator.cpp:259]   --->   Operation 210 'icmp' 'icmp_ln259_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.05ns)   --->   "%icmp_ln259_31 = icmp_eq  i23 %trunc_ln259_15, i23 0" [activation_accelerator.cpp:259]   --->   Operation 211 'icmp' 'icmp_ln259_31' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_15)   --->   "%or_ln259_15 = or i1 %icmp_ln259_31, i1 %icmp_ln259_30" [activation_accelerator.cpp:259]   --->   Operation 212 'or' 'or_ln259_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %max_val_16, i32 %max_val_15" [activation_accelerator.cpp:259]   --->   Operation 213 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln259_15)   --->   "%and_ln259_14 = and i1 %or_ln259_15, i1 %or_ln259_14" [activation_accelerator.cpp:259]   --->   Operation 214 'and' 'and_ln259_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln259_15 = and i1 %and_ln259_14, i1 %tmp_25" [activation_accelerator.cpp:259]   --->   Operation 215 'and' 'and_ln259_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_17 = select i1 %and_ln259_15, i32 %max_val_16, i32 %max_val_15" [activation_accelerator.cpp:259]   --->   Operation 216 'select' 'max_val_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln245 = store i32 %max_val_17, i32 %max_val_1" [activation_accelerator.cpp:245]   --->   Operation 217 'store' 'store_ln245' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc.6" [activation_accelerator.cpp:245]   --->   Operation 218 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	'alloca' operation ('idx') [8]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:254) on local variable 'idx' [14]  (0 ns)
	'add' operation ('add_ln252', activation_accelerator.cpp:252) [35]  (0.842 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:254) [38]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:254) on array 'x_0' [39]  (1.24 ns)

 <State 2>: 4.45ns
The critical path consists of the following:
	'load' operation ('x_1_load', activation_accelerator.cpp:254) on array 'x_1' [27]  (1.24 ns)
	'mux' operation ('max_val', activation_accelerator.cpp:254) [28]  (0.427 ns)
	'fcmp' operation ('tmp_s', activation_accelerator.cpp:259) [79]  (2.78 ns)

 <State 3>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', activation_accelerator.cpp:259) [79]  (2.78 ns)
	'and' operation ('and_ln259_1', activation_accelerator.cpp:259) [81]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [82]  (0.449 ns)
	'fcmp' operation ('tmp_4', activation_accelerator.cpp:259) [95]  (2.78 ns)

 <State 4>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', activation_accelerator.cpp:259) [95]  (2.78 ns)
	'and' operation ('and_ln259_3', activation_accelerator.cpp:259) [97]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [98]  (0.449 ns)
	'fcmp' operation ('tmp_10', activation_accelerator.cpp:259) [111]  (2.78 ns)

 <State 5>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', activation_accelerator.cpp:259) [111]  (2.78 ns)
	'and' operation ('and_ln259_5', activation_accelerator.cpp:259) [113]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [114]  (0.449 ns)
	'fcmp' operation ('tmp_13', activation_accelerator.cpp:259) [127]  (2.78 ns)

 <State 6>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', activation_accelerator.cpp:259) [127]  (2.78 ns)
	'and' operation ('and_ln259_7', activation_accelerator.cpp:259) [129]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [130]  (0.449 ns)
	'fcmp' operation ('tmp_16', activation_accelerator.cpp:259) [143]  (2.78 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', activation_accelerator.cpp:259) [143]  (2.78 ns)
	'and' operation ('and_ln259_9', activation_accelerator.cpp:259) [145]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [146]  (0.449 ns)
	'fcmp' operation ('tmp_19', activation_accelerator.cpp:259) [159]  (2.78 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', activation_accelerator.cpp:259) [159]  (2.78 ns)
	'and' operation ('and_ln259_11', activation_accelerator.cpp:259) [161]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [162]  (0.449 ns)
	'fcmp' operation ('tmp_22', activation_accelerator.cpp:259) [175]  (2.78 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', activation_accelerator.cpp:259) [175]  (2.78 ns)
	'and' operation ('and_ln259_13', activation_accelerator.cpp:259) [177]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [178]  (0.449 ns)
	'fcmp' operation ('tmp_25', activation_accelerator.cpp:259) [191]  (2.78 ns)

 <State 10>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', activation_accelerator.cpp:259) [191]  (2.78 ns)
	'and' operation ('and_ln259_15', activation_accelerator.cpp:259) [193]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:259) [194]  (0.449 ns)
	'store' operation ('store_ln245', activation_accelerator.cpp:245) of variable 'max_val', activation_accelerator.cpp:259 on local variable 'max_val' [197]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
