#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec  3 17:06:03 2022
# Process ID: 164408
# Current directory: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent174284 E:\Vivado\Tetris -index\Tetris\FPGA_Tetris\Tetris.xpr
# Log file: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/vivado.log
# Journal file: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Vivado/Tetris - ¸±±¾/Tetris/FPGA_Tetris' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1115.648 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  3 17:06:50 2022] Launched synth_1...
Run output will be captured here: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/synth_1/runme.log
[Sat Dec  3 17:06:50 2022] Launched impl_1...
Run output will be captured here: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1115.648 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF42BA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2764.328 ; gain = 1648.680
set_property PROGRAM.FILE {E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/impl_1/tetris_game.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/impl_1/tetris_game.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  3 17:16:36 2022] Launched synth_1...
Run output will be captured here: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/synth_1/runme.log
[Sat Dec  3 17:16:36 2022] Launched impl_1...
Run output will be captured here: E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Vivado/Tetris -index/Tetris/FPGA_Tetris/Tetris.runs/impl_1/tetris_game.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 17:29:26 2022...
