<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-endor-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-endor-defs.h</h1><a href="cvmx-endor-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-endor-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon endor.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision: 69247 $&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ENDOR_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ENDOR_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AUTO_CLK_GATE CVMX_ENDOR_ADMA_AUTO_CLK_GATE_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_AUTO_CLK_GATE_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_AUTO_CLK_GATE not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844004ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-endor-defs_8h.html#af940b1c7cf82b923a2c30fb06801081d">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AUTO_CLK_GATE (CVMX_ADD_IO_SEG(0x00010F0000844004ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXIERR_INTR CVMX_ENDOR_ADMA_AXIERR_INTR_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_AXIERR_INTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_AXIERR_INTR not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844044ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-endor-defs_8h.html#a5f2d28c62e73e33bd062403e95145dee">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXIERR_INTR (CVMX_ADD_IO_SEG(0x00010F0000844044ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXI_RSPCODE CVMX_ENDOR_ADMA_AXI_RSPCODE_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_AXI_RSPCODE_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_AXI_RSPCODE not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844050ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-endor-defs_8h.html#abea6a0724b44b274bd006d057913a195">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXI_RSPCODE (CVMX_ADD_IO_SEG(0x00010F0000844050ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXI_SIGNAL CVMX_ENDOR_ADMA_AXI_SIGNAL_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_AXI_SIGNAL_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_AXI_SIGNAL not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844084ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-endor-defs_8h.html#a77c77a5a67834588a85cd01f6a603db0">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_AXI_SIGNAL (CVMX_ADD_IO_SEG(0x00010F0000844084ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMADONE_INTR CVMX_ENDOR_ADMA_DMADONE_INTR_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_DMADONE_INTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMADONE_INTR not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844040ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-endor-defs_8h.html#a142e8b4320b0545f242db42fd17af181">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMADONE_INTR (CVMX_ADD_IO_SEG(0x00010F0000844040ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a2684a2cbf8ea14bba912dac3b62552d5">CVMX_ENDOR_ADMA_DMAX_ADDR_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMAX_ADDR_HI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000084410Cull) + ((offset) &amp; 7) * 16;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-endor-defs_8h.html#a2684a2cbf8ea14bba912dac3b62552d5">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMAX_ADDR_HI(offset) (CVMX_ADD_IO_SEG(0x00010F000084410Cull) + ((offset) &amp; 7) * 16)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#abfaf8a492298beecec360420e6127a38">CVMX_ENDOR_ADMA_DMAX_ADDR_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMAX_ADDR_LO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844108ull) + ((offset) &amp; 7) * 16;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-endor-defs_8h.html#abfaf8a492298beecec360420e6127a38">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMAX_ADDR_LO(offset) (CVMX_ADD_IO_SEG(0x00010F0000844108ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ab803c525c923b24747246dbd21db6499">CVMX_ENDOR_ADMA_DMAX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMAX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844100ull) + ((offset) &amp; 7) * 16;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-endor-defs_8h.html#ab803c525c923b24747246dbd21db6499">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMAX_CFG(offset) (CVMX_ADD_IO_SEG(0x00010F0000844100ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aa7ee61c97ca8bc5b90d4438b04667361">CVMX_ENDOR_ADMA_DMAX_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMAX_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844104ull) + ((offset) &amp; 7) * 16;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-endor-defs_8h.html#aa7ee61c97ca8bc5b90d4438b04667361">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMAX_SIZE(offset) (CVMX_ADD_IO_SEG(0x00010F0000844104ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMA_PRIORITY CVMX_ENDOR_ADMA_DMA_PRIORITY_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_DMA_PRIORITY_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMA_PRIORITY not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844080ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-endor-defs_8h.html#a1f6b12025b86051d8c62f5886b54f40d">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMA_PRIORITY (CVMX_ADD_IO_SEG(0x00010F0000844080ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMA_RESET CVMX_ENDOR_ADMA_DMA_RESET_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_DMA_RESET_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_DMA_RESET not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844008ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-endor-defs_8h.html#ac5d8e9e7c233fc8abc7e80063c1e3e84">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_DMA_RESET (CVMX_ADD_IO_SEG(0x00010F0000844008ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_INTR_DIS CVMX_ENDOR_ADMA_INTR_DIS_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_INTR_DIS_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_INTR_DIS not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000084404Cull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-endor-defs_8h.html#a43583075ab79817847286652ae602238">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_INTR_DIS (CVMX_ADD_IO_SEG(0x00010F000084404Cull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_INTR_ENB CVMX_ENDOR_ADMA_INTR_ENB_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_INTR_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_INTR_ENB not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844048ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-endor-defs_8h.html#a659717b1b3f5ef30d58aed038593737d">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_INTR_ENB (CVMX_ADD_IO_SEG(0x00010F0000844048ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_MODULE_STATUS CVMX_ENDOR_ADMA_MODULE_STATUS_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_ADMA_MODULE_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_ADMA_MODULE_STATUS not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844000ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-endor-defs_8h.html#a61acc28150833e50ce90918dce81887a">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_ADMA_MODULE_STATUS (CVMX_ADD_IO_SEG(0x00010F0000844000ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a992bf31a4031a5dd22dcf00b4c37f37f">CVMX_ENDOR_INTC_CNTL_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_CNTL_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201E4ull) + ((offset) &amp; 1) * 8;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-endor-defs_8h.html#a992bf31a4031a5dd22dcf00b4c37f37f">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_CNTL_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201E4ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a5211879fa9847709ffe02d4068b46114">CVMX_ENDOR_INTC_CNTL_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_CNTL_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201E0ull) + ((offset) &amp; 1) * 8;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-endor-defs_8h.html#a5211879fa9847709ffe02d4068b46114">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_CNTL_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201E0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ab5479758b4694457d3678e0d748cb4f9">CVMX_ENDOR_INTC_INDEX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_INDEX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201A4ull) + ((offset) &amp; 1) * 8;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-endor-defs_8h.html#ab5479758b4694457d3678e0d748cb4f9">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_INDEX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201A4ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#adf41058be7bdc842363132ab171097ab">CVMX_ENDOR_INTC_INDEX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_INDEX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201A0ull) + ((offset) &amp; 1) * 8;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-endor-defs_8h.html#adf41058be7bdc842363132ab171097ab">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_INDEX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201A0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a2ae9111a1e5168cbfbe5e5b54a8ef7ab">CVMX_ENDOR_INTC_MISC_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820134ull) + ((offset) &amp; 1) * 64;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-endor-defs_8h.html#a2ae9111a1e5168cbfbe5e5b54a8ef7ab">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820134ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a2be209c473d8129e83e5da5fb5e7b756">CVMX_ENDOR_INTC_MISC_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820114ull) + ((offset) &amp; 1) * 64;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-endor-defs_8h.html#a2be209c473d8129e83e5da5fb5e7b756">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820114ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a200d7c5757c4a38478d2d5a2374f4b87">CVMX_ENDOR_INTC_MISC_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820034ull) + ((offset) &amp; 1) * 64;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-endor-defs_8h.html#a200d7c5757c4a38478d2d5a2374f4b87">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820034ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aa0ec86b8d28198779d401b9b7fc1b0fc">CVMX_ENDOR_INTC_MISC_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820014ull) + ((offset) &amp; 1) * 64;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-endor-defs_8h.html#aa0ec86b8d28198779d401b9b7fc1b0fc">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820014ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_RINT CVMX_ENDOR_INTC_MISC_RINT_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_MISC_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_RINT not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820194ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-endor-defs_8h.html#a4dfc8d19ae934c8b76aafeb19431c44f">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_RINT (CVMX_ADD_IO_SEG(0x00010F0000820194ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a78d40d709996dbf699f859485e4b3bc7">CVMX_ENDOR_INTC_MISC_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200B4ull) + ((offset) &amp; 1) * 64;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-endor-defs_8h.html#a78d40d709996dbf699f859485e4b3bc7">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200B4ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a501ac71b7436e60422791c1d83df5b5c">CVMX_ENDOR_INTC_MISC_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_MISC_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820094ull) + ((offset) &amp; 1) * 64;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-endor-defs_8h.html#a501ac71b7436e60422791c1d83df5b5c">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_MISC_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820094ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a53fd4d02f61e68ba9528b137bf59780e">CVMX_ENDOR_INTC_RDQ_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082012Cull) + ((offset) &amp; 1) * 64;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-endor-defs_8h.html#a53fd4d02f61e68ba9528b137bf59780e">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F000082012Cull) + ((offset) &amp; 1) * 64)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a48941a7afe5f1b7fe166b14c58f319f0">CVMX_ENDOR_INTC_RDQ_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082010Cull) + ((offset) &amp; 1) * 64;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-endor-defs_8h.html#a48941a7afe5f1b7fe166b14c58f319f0">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F000082010Cull) + ((offset) &amp; 1) * 64)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a1bef27b68dc059a7123de38c4013366a">CVMX_ENDOR_INTC_RDQ_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082002Cull) + ((offset) &amp; 1) * 64;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-endor-defs_8h.html#a1bef27b68dc059a7123de38c4013366a">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F000082002Cull) + ((offset) &amp; 1) * 64)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a71654b9543bbc6a5c17f9e886e63b1e9">CVMX_ENDOR_INTC_RDQ_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082000Cull) + ((offset) &amp; 1) * 64;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-endor-defs_8h.html#a71654b9543bbc6a5c17f9e886e63b1e9">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F000082000Cull) + ((offset) &amp; 1) * 64)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_RINT CVMX_ENDOR_INTC_RDQ_RINT_FUNC()</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_RDQ_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_RINT not supported on this chip\n&quot;</span>);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082018Cull);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-endor-defs_8h.html#ada7bf09f18e3387c7c4d256724af71f4">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_RINT (CVMX_ADD_IO_SEG(0x00010F000082018Cull))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ac7a80b3558e90d60291ff0b732afbb01">CVMX_ENDOR_INTC_RDQ_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200ACull) + ((offset) &amp; 1) * 64;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-endor-defs_8h.html#ac7a80b3558e90d60291ff0b732afbb01">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200ACull) + ((offset) &amp; 1) * 64)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a2135453e948050308f61c2c1838e0121">CVMX_ENDOR_INTC_RDQ_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RDQ_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000082008Cull) + ((offset) &amp; 1) * 64;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-endor-defs_8h.html#a2135453e948050308f61c2c1838e0121">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RDQ_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F000082008Cull) + ((offset) &amp; 1) * 64)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a0415ce269f72bcbadb6acdf4060f8b1a">CVMX_ENDOR_INTC_RD_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820124ull) + ((offset) &amp; 1) * 64;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-endor-defs_8h.html#a0415ce269f72bcbadb6acdf4060f8b1a">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820124ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a2d0c00d23f98c2a011b8da324e241459">CVMX_ENDOR_INTC_RD_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820104ull) + ((offset) &amp; 1) * 64;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-endor-defs_8h.html#a2d0c00d23f98c2a011b8da324e241459">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820104ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a5c1318e84fb5c9f0a74746b7e7edb1b6">CVMX_ENDOR_INTC_RD_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820024ull) + ((offset) &amp; 1) * 64;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-endor-defs_8h.html#a5c1318e84fb5c9f0a74746b7e7edb1b6">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820024ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a802d8edda30553b373fb85166ea43d09">CVMX_ENDOR_INTC_RD_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820004ull) + ((offset) &amp; 1) * 64;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-endor-defs_8h.html#a802d8edda30553b373fb85166ea43d09">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820004ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_RINT CVMX_ENDOR_INTC_RD_RINT_FUNC()</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_RD_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_RINT not supported on this chip\n&quot;</span>);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820184ull);
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-endor-defs_8h.html#a0fbe4a75a84fe026e3859882750fa010">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_RINT (CVMX_ADD_IO_SEG(0x00010F0000820184ull))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aed7da3fce1a18093328cd19af78f5106">CVMX_ENDOR_INTC_RD_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200A4ull) + ((offset) &amp; 1) * 64;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-endor-defs_8h.html#aed7da3fce1a18093328cd19af78f5106">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200A4ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a72c1e3981cf5303bd78193e10eb6340d">CVMX_ENDOR_INTC_RD_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_RD_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820084ull) + ((offset) &amp; 1) * 64;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-endor-defs_8h.html#a72c1e3981cf5303bd78193e10eb6340d">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_RD_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820084ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ab35c622f76a1b7c56de307b78465ecee">CVMX_ENDOR_INTC_STAT_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_STAT_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201C4ull) + ((offset) &amp; 1) * 8;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-endor-defs_8h.html#ab35c622f76a1b7c56de307b78465ecee">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_STAT_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201C4ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ae262e515ddfe14b7870349e7e4745f3e">CVMX_ENDOR_INTC_STAT_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_STAT_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008201C0ull) + ((offset) &amp; 1) * 8;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-endor-defs_8h.html#ae262e515ddfe14b7870349e7e4745f3e">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_STAT_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F00008201C0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SWCLR CVMX_ENDOR_INTC_SWCLR_FUNC()</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_SWCLR_FUNC(<span class="keywordtype">void</span>)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SWCLR not supported on this chip\n&quot;</span>);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820204ull);
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-endor-defs_8h.html#a1d0490488ab23e2ab3931bd30f38cc65">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SWCLR (CVMX_ADD_IO_SEG(0x00010F0000820204ull))</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SWSET CVMX_ENDOR_INTC_SWSET_FUNC()</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_SWSET_FUNC(<span class="keywordtype">void</span>)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SWSET not supported on this chip\n&quot;</span>);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820200ull);
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-endor-defs_8h.html#a8c48e683a77e7740af44820e574a2e1a">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SWSET (CVMX_ADD_IO_SEG(0x00010F0000820200ull))</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ae59130e403595fff745b67969927d5e1">CVMX_ENDOR_INTC_SW_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820130ull) + ((offset) &amp; 1) * 64;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-endor-defs_8h.html#ae59130e403595fff745b67969927d5e1">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820130ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a0920fd2159ca4b8418dbeb09af466e8f">CVMX_ENDOR_INTC_SW_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820110ull) + ((offset) &amp; 1) * 64;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-endor-defs_8h.html#a0920fd2159ca4b8418dbeb09af466e8f">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820110ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a5a149da2baab4f3c40ad5739253fbe42">CVMX_ENDOR_INTC_SW_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820030ull) + ((offset) &amp; 1) * 64;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-endor-defs_8h.html#a5a149da2baab4f3c40ad5739253fbe42">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820030ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#acc52ebff0a827de75172bab729330da0">CVMX_ENDOR_INTC_SW_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820010ull) + ((offset) &amp; 1) * 64;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-endor-defs_8h.html#acc52ebff0a827de75172bab729330da0">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820010ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_RINT CVMX_ENDOR_INTC_SW_RINT_FUNC()</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_SW_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_RINT not supported on this chip\n&quot;</span>);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820190ull);
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-endor-defs_8h.html#a455c3bbe55d2516a04004a9d2ba15033">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_RINT (CVMX_ADD_IO_SEG(0x00010F0000820190ull))</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a68f09f8e6e8da4e3bfad0cfdfe14dfa9">CVMX_ENDOR_INTC_SW_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200B0ull) + ((offset) &amp; 1) * 64;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-endor-defs_8h.html#a68f09f8e6e8da4e3bfad0cfdfe14dfa9">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200B0ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a9699c28c70d8e21d9d27e9fff43f1da0">CVMX_ENDOR_INTC_SW_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_SW_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820090ull) + ((offset) &amp; 1) * 64;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-endor-defs_8h.html#a9699c28c70d8e21d9d27e9fff43f1da0">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_SW_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820090ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ae0fd0849dad2243bd4b8d7fcfc975f5b">CVMX_ENDOR_INTC_WRQ_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820128ull) + ((offset) &amp; 1) * 64;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-endor-defs_8h.html#ae0fd0849dad2243bd4b8d7fcfc975f5b">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820128ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a98d499cad4f9227e69560df3e70f04e9">CVMX_ENDOR_INTC_WRQ_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820108ull) + ((offset) &amp; 1) * 64;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-endor-defs_8h.html#a98d499cad4f9227e69560df3e70f04e9">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820108ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a8a3b529aa3579b43c0fddde20617872b">CVMX_ENDOR_INTC_WRQ_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820028ull) + ((offset) &amp; 1) * 64;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-endor-defs_8h.html#a8a3b529aa3579b43c0fddde20617872b">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820028ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a7c40a4990b4672be091ccc1b62328f0a">CVMX_ENDOR_INTC_WRQ_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820008ull) + ((offset) &amp; 1) * 64;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-endor-defs_8h.html#a7c40a4990b4672be091ccc1b62328f0a">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820008ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_RINT CVMX_ENDOR_INTC_WRQ_RINT_FUNC()</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_WRQ_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00652"></a>00652 {
<a name="l00653"></a>00653     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_RINT not supported on this chip\n&quot;</span>);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820188ull);
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-endor-defs_8h.html#a99642a4e4294ecc16a1c1433306c9269">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_RINT (CVMX_ADD_IO_SEG(0x00010F0000820188ull))</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aa20046e711b4cc92bfca69f08c929d03">CVMX_ENDOR_INTC_WRQ_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200A8ull) + ((offset) &amp; 1) * 64;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-endor-defs_8h.html#aa20046e711b4cc92bfca69f08c929d03">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200A8ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a871ca0d74839e595456a198d4993b0bd">CVMX_ENDOR_INTC_WRQ_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WRQ_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820088ull) + ((offset) &amp; 1) * 64;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-endor-defs_8h.html#a871ca0d74839e595456a198d4993b0bd">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WRQ_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820088ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a9bd3dd84141c47002f3c1a5a3c6ee7d3">CVMX_ENDOR_INTC_WR_IDX_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_IDX_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820120ull) + ((offset) &amp; 1) * 64;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-endor-defs_8h.html#a9bd3dd84141c47002f3c1a5a3c6ee7d3">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_IDX_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820120ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a9db23155334a2a3b484b0b6641fbc705">CVMX_ENDOR_INTC_WR_IDX_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_IDX_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820100ull) + ((offset) &amp; 1) * 64;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-endor-defs_8h.html#a9db23155334a2a3b484b0b6641fbc705">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_IDX_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820100ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a3f7eaa9ee54fb83ee57a7b5cb0318673">CVMX_ENDOR_INTC_WR_MASK_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_MASK_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820020ull) + ((offset) &amp; 1) * 64;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-endor-defs_8h.html#a3f7eaa9ee54fb83ee57a7b5cb0318673">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_MASK_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820020ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a4d180a93b5f7b0abae5c4bb414e1da2e">CVMX_ENDOR_INTC_WR_MASK_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_MASK_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820000ull) + ((offset) &amp; 1) * 64;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-endor-defs_8h.html#a4d180a93b5f7b0abae5c4bb414e1da2e">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_MASK_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820000ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_RINT CVMX_ENDOR_INTC_WR_RINT_FUNC()</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_INTC_WR_RINT_FUNC(<span class="keywordtype">void</span>)
<a name="l00729"></a>00729 {
<a name="l00730"></a>00730     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_RINT not supported on this chip\n&quot;</span>);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820180ull);
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-endor-defs_8h.html#a23bb6185f86cef7180404b73c266f0e4">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_RINT (CVMX_ADD_IO_SEG(0x00010F0000820180ull))</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a177778e50dbb42ce4ed93baf30df05a9">CVMX_ENDOR_INTC_WR_STATUS_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_STATUS_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008200A0ull) + ((offset) &amp; 1) * 64;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-endor-defs_8h.html#a177778e50dbb42ce4ed93baf30df05a9">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_STATUS_HIX(offset) (CVMX_ADD_IO_SEG(0x00010F00008200A0ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a27010cad21050afec1ef84dec4b7bc4a">CVMX_ENDOR_INTC_WR_STATUS_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_INTC_WR_STATUS_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000820080ull) + ((offset) &amp; 1) * 64;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-endor-defs_8h.html#a27010cad21050afec1ef84dec4b7bc4a">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_INTC_WR_STATUS_LOX(offset) (CVMX_ADD_IO_SEG(0x00010F0000820080ull) + ((offset) &amp; 1) * 64)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR0 CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR0_FUNC()</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR0_FUNC(<span class="keywordtype">void</span>)
<a name="l00762"></a>00762 {
<a name="l00763"></a>00763     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR0 not supported on this chip\n&quot;</span>);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832054ull);
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-endor-defs_8h.html#a06d90d4df03430fe79a06c7733c2e43c">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR0 (CVMX_ADD_IO_SEG(0x00010F0000832054ull))</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR1 CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR1_FUNC()</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR1_FUNC(<span class="keywordtype">void</span>)
<a name="l00773"></a>00773 {
<a name="l00774"></a>00774     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR1 not supported on this chip\n&quot;</span>);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083205Cull);
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-endor-defs_8h.html#a66a0b1e1569a3e3da7763678cbf91d7b">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR1 (CVMX_ADD_IO_SEG(0x00010F000083205Cull))</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR2 CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR2_FUNC()</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR2_FUNC(<span class="keywordtype">void</span>)
<a name="l00784"></a>00784 {
<a name="l00785"></a>00785     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR2 not supported on this chip\n&quot;</span>);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832064ull);
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-endor-defs_8h.html#a9316a2b1a6f5ba03add28566bd7d88c3">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR2 (CVMX_ADD_IO_SEG(0x00010F0000832064ull))</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR3 CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR3_FUNC()</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR3_FUNC(<span class="keywordtype">void</span>)
<a name="l00795"></a>00795 {
<a name="l00796"></a>00796     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR3 not supported on this chip\n&quot;</span>);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083206Cull);
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-endor-defs_8h.html#ad7b33f61ee1cbcb1a706d85a9d6957bc">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_END_ADDR3 (CVMX_ADD_IO_SEG(0x00010F000083206Cull))</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR0 CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR0_FUNC()</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR0_FUNC(<span class="keywordtype">void</span>)
<a name="l00806"></a>00806 {
<a name="l00807"></a>00807     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR0 not supported on this chip\n&quot;</span>);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832050ull);
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-endor-defs_8h.html#a74777e5caed07d0965a879e20eb2f7de">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR0 (CVMX_ADD_IO_SEG(0x00010F0000832050ull))</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR1 CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR1_FUNC()</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR1_FUNC(<span class="keywordtype">void</span>)
<a name="l00817"></a>00817 {
<a name="l00818"></a>00818     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR1 not supported on this chip\n&quot;</span>);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832058ull);
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-endor-defs_8h.html#a450b9ee5b79ce48f65504d7ff2d64570">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR1 (CVMX_ADD_IO_SEG(0x00010F0000832058ull))</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR2 CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR2_FUNC()</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR2_FUNC(<span class="keywordtype">void</span>)
<a name="l00828"></a>00828 {
<a name="l00829"></a>00829     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00830"></a>00830         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR2 not supported on this chip\n&quot;</span>);
<a name="l00831"></a>00831     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832060ull);
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="cvmx-endor-defs_8h.html#ae4823be2137426a75f8a9203a886efaa">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR2 (CVMX_ADD_IO_SEG(0x00010F0000832060ull))</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR3 CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR3_FUNC()</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR3_FUNC(<span class="keywordtype">void</span>)
<a name="l00839"></a>00839 {
<a name="l00840"></a>00840     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR3 not supported on this chip\n&quot;</span>);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832068ull);
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-endor-defs_8h.html#a504f39f0e70d92ae1a550c83d2912bc1">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_CBUF_START_ADDR3 (CVMX_ADD_IO_SEG(0x00010F0000832068ull))</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_CLEAR CVMX_ENDOR_OFS_HMM_INTR_CLEAR_FUNC()</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_INTR_CLEAR_FUNC(<span class="keywordtype">void</span>)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_INTR_CLEAR not supported on this chip\n&quot;</span>);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832018ull);
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-endor-defs_8h.html#a7dc7b1e2fc3270dbc14c8b7572d08dc1">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_CLEAR (CVMX_ADD_IO_SEG(0x00010F0000832018ull))</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_ENB CVMX_ENDOR_OFS_HMM_INTR_ENB_FUNC()</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_INTR_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00861"></a>00861 {
<a name="l00862"></a>00862     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_INTR_ENB not supported on this chip\n&quot;</span>);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083201Cull);
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-endor-defs_8h.html#a02ebb7654913739d40f6c15ab4e7b5f6">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_ENB (CVMX_ADD_IO_SEG(0x00010F000083201Cull))</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_RSTATUS CVMX_ENDOR_OFS_HMM_INTR_RSTATUS_FUNC()</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_INTR_RSTATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00872"></a>00872 {
<a name="l00873"></a>00873     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_INTR_RSTATUS not supported on this chip\n&quot;</span>);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832014ull);
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-endor-defs_8h.html#afc45f80694d8eab7fefaf59cdcb0233f">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_RSTATUS (CVMX_ADD_IO_SEG(0x00010F0000832014ull))</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_STATUS CVMX_ENDOR_OFS_HMM_INTR_STATUS_FUNC()</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_INTR_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00883"></a>00883 {
<a name="l00884"></a>00884     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00885"></a>00885         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_INTR_STATUS not supported on this chip\n&quot;</span>);
<a name="l00886"></a>00886     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832010ull);
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a><a class="code" href="cvmx-endor-defs_8h.html#a21296a76aa696ec6ae2e979e6d1a9933">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_STATUS (CVMX_ADD_IO_SEG(0x00010F0000832010ull))</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_TEST CVMX_ENDOR_OFS_HMM_INTR_TEST_FUNC()</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_INTR_TEST_FUNC(<span class="keywordtype">void</span>)
<a name="l00894"></a>00894 {
<a name="l00895"></a>00895     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00896"></a>00896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_INTR_TEST not supported on this chip\n&quot;</span>);
<a name="l00897"></a>00897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832020ull);
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 <span class="preprocessor">#else</span>
<a name="l00900"></a><a class="code" href="cvmx-endor-defs_8h.html#a6ac6b96f412e2158fa711058b8b2a36c">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_INTR_TEST (CVMX_ADD_IO_SEG(0x00010F0000832020ull))</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_MODE CVMX_ENDOR_OFS_HMM_MODE_FUNC()</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_MODE_FUNC(<span class="keywordtype">void</span>)
<a name="l00905"></a>00905 {
<a name="l00906"></a>00906     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_MODE not supported on this chip\n&quot;</span>);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832004ull);
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-endor-defs_8h.html#ae599a955ddeed6b8385af8d2d8905fa2">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_MODE (CVMX_ADD_IO_SEG(0x00010F0000832004ull))</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR0 CVMX_ENDOR_OFS_HMM_START_ADDR0_FUNC()</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_START_ADDR0_FUNC(<span class="keywordtype">void</span>)
<a name="l00916"></a>00916 {
<a name="l00917"></a>00917     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00918"></a>00918         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_START_ADDR0 not supported on this chip\n&quot;</span>);
<a name="l00919"></a>00919     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832030ull);
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 <span class="preprocessor">#else</span>
<a name="l00922"></a><a class="code" href="cvmx-endor-defs_8h.html#af9e6d9ba73e3881378262db26e719aef">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR0 (CVMX_ADD_IO_SEG(0x00010F0000832030ull))</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR1 CVMX_ENDOR_OFS_HMM_START_ADDR1_FUNC()</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_START_ADDR1_FUNC(<span class="keywordtype">void</span>)
<a name="l00927"></a>00927 {
<a name="l00928"></a>00928     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_START_ADDR1 not supported on this chip\n&quot;</span>);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832034ull);
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-endor-defs_8h.html#a848e6b349aab5fa64fcd7c32b2d80331">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR1 (CVMX_ADD_IO_SEG(0x00010F0000832034ull))</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR2 CVMX_ENDOR_OFS_HMM_START_ADDR2_FUNC()</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_START_ADDR2_FUNC(<span class="keywordtype">void</span>)
<a name="l00938"></a>00938 {
<a name="l00939"></a>00939     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_START_ADDR2 not supported on this chip\n&quot;</span>);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832038ull);
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-endor-defs_8h.html#a1aae89ba977aabdf5ce2707214c6bff2">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR2 (CVMX_ADD_IO_SEG(0x00010F0000832038ull))</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR3 CVMX_ENDOR_OFS_HMM_START_ADDR3_FUNC()</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_START_ADDR3_FUNC(<span class="keywordtype">void</span>)
<a name="l00949"></a>00949 {
<a name="l00950"></a>00950     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00951"></a>00951         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_START_ADDR3 not supported on this chip\n&quot;</span>);
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083203Cull);
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="cvmx-endor-defs_8h.html#a35193d6a7bd9c0fa6cbc9539345627db">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_START_ADDR3 (CVMX_ADD_IO_SEG(0x00010F000083203Cull))</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_STATUS CVMX_ENDOR_OFS_HMM_STATUS_FUNC()</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00960"></a>00960 {
<a name="l00961"></a>00961     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_STATUS not supported on this chip\n&quot;</span>);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832000ull);
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-endor-defs_8h.html#a5fe0cc246385dbe9a42cfdf3b6ff3d99">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_STATUS (CVMX_ADD_IO_SEG(0x00010F0000832000ull))</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_CNT CVMX_ENDOR_OFS_HMM_XFER_CNT_FUNC()</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_XFER_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00971"></a>00971 {
<a name="l00972"></a>00972     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00973"></a>00973         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_XFER_CNT not supported on this chip\n&quot;</span>);
<a name="l00974"></a>00974     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083202Cull);
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="cvmx-endor-defs_8h.html#a0cffdf217d4a95c4e57b973a16c1f53b">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_CNT (CVMX_ADD_IO_SEG(0x00010F000083202Cull))</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_Q_STATUS CVMX_ENDOR_OFS_HMM_XFER_Q_STATUS_FUNC()</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_XFER_Q_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00982"></a>00982 {
<a name="l00983"></a>00983     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_XFER_Q_STATUS not supported on this chip\n&quot;</span>);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000083200Cull);
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-endor-defs_8h.html#aa82452133f8ca878a269de61d0b39d9a">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_Q_STATUS (CVMX_ADD_IO_SEG(0x00010F000083200Cull))</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_START CVMX_ENDOR_OFS_HMM_XFER_START_FUNC()</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_OFS_HMM_XFER_START_FUNC(<span class="keywordtype">void</span>)
<a name="l00993"></a>00993 {
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00995"></a>00995         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_OFS_HMM_XFER_START not supported on this chip\n&quot;</span>);
<a name="l00996"></a>00996     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000832028ull);
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 <span class="preprocessor">#else</span>
<a name="l00999"></a><a class="code" href="cvmx-endor-defs_8h.html#ab079799e38a1c89563217ffdc62fdbfd">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_OFS_HMM_XFER_START (CVMX_ADD_IO_SEG(0x00010F0000832028ull))</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_GEN_CFG CVMX_ENDOR_RFIF_1PPS_GEN_CFG_FUNC()</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_1PPS_GEN_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01004"></a>01004 {
<a name="l01005"></a>01005     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01006"></a>01006         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_1PPS_GEN_CFG not supported on this chip\n&quot;</span>);
<a name="l01007"></a>01007     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680CCull);
<a name="l01008"></a>01008 }
<a name="l01009"></a>01009 <span class="preprocessor">#else</span>
<a name="l01010"></a><a class="code" href="cvmx-endor-defs_8h.html#a811c08b1eb070d0036a1f620d3c8d142">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_GEN_CFG (CVMX_ADD_IO_SEG(0x00010F00008680CCull))</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_SAMPLE_CNT_OFFSET CVMX_ENDOR_RFIF_1PPS_SAMPLE_CNT_OFFSET_FUNC()</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_1PPS_SAMPLE_CNT_OFFSET_FUNC(<span class="keywordtype">void</span>)
<a name="l01015"></a>01015 {
<a name="l01016"></a>01016     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01017"></a>01017         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_1PPS_SAMPLE_CNT_OFFSET not supported on this chip\n&quot;</span>);
<a name="l01018"></a>01018     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868104ull);
<a name="l01019"></a>01019 }
<a name="l01020"></a>01020 <span class="preprocessor">#else</span>
<a name="l01021"></a><a class="code" href="cvmx-endor-defs_8h.html#aa3c9ea503108a5ffba393e5a95a3a690">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_SAMPLE_CNT_OFFSET (CVMX_ADD_IO_SEG(0x00010F0000868104ull))</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_VERIF_GEN_EN CVMX_ENDOR_RFIF_1PPS_VERIF_GEN_EN_FUNC()</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_1PPS_VERIF_GEN_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01026"></a>01026 {
<a name="l01027"></a>01027     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_1PPS_VERIF_GEN_EN not supported on this chip\n&quot;</span>);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868110ull);
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-endor-defs_8h.html#a91e50b5eb83ef99a012c8242e24cb793">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_VERIF_GEN_EN (CVMX_ADD_IO_SEG(0x00010F0000868110ull))</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_VERIF_SCNT CVMX_ENDOR_RFIF_1PPS_VERIF_SCNT_FUNC()</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_1PPS_VERIF_SCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01037"></a>01037 {
<a name="l01038"></a>01038     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01039"></a>01039         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_1PPS_VERIF_SCNT not supported on this chip\n&quot;</span>);
<a name="l01040"></a>01040     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868114ull);
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 <span class="preprocessor">#else</span>
<a name="l01043"></a><a class="code" href="cvmx-endor-defs_8h.html#a38db11d190448ee4a3590b95145ff210">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_1PPS_VERIF_SCNT (CVMX_ADD_IO_SEG(0x00010F0000868114ull))</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_CONF CVMX_ENDOR_RFIF_CONF_FUNC()</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_CONF_FUNC(<span class="keywordtype">void</span>)
<a name="l01048"></a>01048 {
<a name="l01049"></a>01049     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01050"></a>01050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_CONF not supported on this chip\n&quot;</span>);
<a name="l01051"></a>01051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868010ull);
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="preprocessor">#else</span>
<a name="l01054"></a><a class="code" href="cvmx-endor-defs_8h.html#a0f5610239ad4cf6086dd15f03b2f4093">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_CONF (CVMX_ADD_IO_SEG(0x00010F0000868010ull))</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_CONF2 CVMX_ENDOR_RFIF_CONF2_FUNC()</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_CONF2_FUNC(<span class="keywordtype">void</span>)
<a name="l01059"></a>01059 {
<a name="l01060"></a>01060     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01061"></a>01061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_CONF2 not supported on this chip\n&quot;</span>);
<a name="l01062"></a>01062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086801Cull);
<a name="l01063"></a>01063 }
<a name="l01064"></a>01064 <span class="preprocessor">#else</span>
<a name="l01065"></a><a class="code" href="cvmx-endor-defs_8h.html#ad3b92d56d99c3594ce134f0dc968dd25">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_CONF2 (CVMX_ADD_IO_SEG(0x00010F000086801Cull))</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP1_GPIO CVMX_ENDOR_RFIF_DSP1_GPIO_FUNC()</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_DSP1_GPIO_FUNC(<span class="keywordtype">void</span>)
<a name="l01070"></a>01070 {
<a name="l01071"></a>01071     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01072"></a>01072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_DSP1_GPIO not supported on this chip\n&quot;</span>);
<a name="l01073"></a>01073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008684C0ull);
<a name="l01074"></a>01074 }
<a name="l01075"></a>01075 <span class="preprocessor">#else</span>
<a name="l01076"></a><a class="code" href="cvmx-endor-defs_8h.html#a247dbaf88d78ab3bf1f970caca5ecd7d">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP1_GPIO (CVMX_ADD_IO_SEG(0x00010F00008684C0ull))</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP_RX_HIS CVMX_ENDOR_RFIF_DSP_RX_HIS_FUNC()</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_DSP_RX_HIS_FUNC(<span class="keywordtype">void</span>)
<a name="l01081"></a>01081 {
<a name="l01082"></a>01082     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01083"></a>01083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_DSP_RX_HIS not supported on this chip\n&quot;</span>);
<a name="l01084"></a>01084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086840Cull);
<a name="l01085"></a>01085 }
<a name="l01086"></a>01086 <span class="preprocessor">#else</span>
<a name="l01087"></a><a class="code" href="cvmx-endor-defs_8h.html#abb712cc53b4821811698e4edd602536b">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP_RX_HIS (CVMX_ADD_IO_SEG(0x00010F000086840Cull))</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP_RX_ISM CVMX_ENDOR_RFIF_DSP_RX_ISM_FUNC()</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_DSP_RX_ISM_FUNC(<span class="keywordtype">void</span>)
<a name="l01092"></a>01092 {
<a name="l01093"></a>01093     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01094"></a>01094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_DSP_RX_ISM not supported on this chip\n&quot;</span>);
<a name="l01095"></a>01095     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868400ull);
<a name="l01096"></a>01096 }
<a name="l01097"></a>01097 <span class="preprocessor">#else</span>
<a name="l01098"></a><a class="code" href="cvmx-endor-defs_8h.html#aedbf7c483e03979c39b7a6330c6c9c9c">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_DSP_RX_ISM (CVMX_ADD_IO_SEG(0x00010F0000868400ull))</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FIRS_ENABLE CVMX_ENDOR_RFIF_FIRS_ENABLE_FUNC()</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_FIRS_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l01103"></a>01103 {
<a name="l01104"></a>01104     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_FIRS_ENABLE not supported on this chip\n&quot;</span>);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008684C4ull);
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-endor-defs_8h.html#a9f35e58639cde5a7c56872f9aa22d5d6">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FIRS_ENABLE (CVMX_ADD_IO_SEG(0x00010F00008684C4ull))</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FRAME_CNT CVMX_ENDOR_RFIF_FRAME_CNT_FUNC()</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_FRAME_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01114"></a>01114 {
<a name="l01115"></a>01115     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01116"></a>01116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_FRAME_CNT not supported on this chip\n&quot;</span>);
<a name="l01117"></a>01117     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868030ull);
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 <span class="preprocessor">#else</span>
<a name="l01120"></a><a class="code" href="cvmx-endor-defs_8h.html#aee2f5b5ed91ee71f9dc75d4e778194cb">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FRAME_CNT (CVMX_ADD_IO_SEG(0x00010F0000868030ull))</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FRAME_L CVMX_ENDOR_RFIF_FRAME_L_FUNC()</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_FRAME_L_FUNC(<span class="keywordtype">void</span>)
<a name="l01125"></a>01125 {
<a name="l01126"></a>01126     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01127"></a>01127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_FRAME_L not supported on this chip\n&quot;</span>);
<a name="l01128"></a>01128     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868014ull);
<a name="l01129"></a>01129 }
<a name="l01130"></a>01130 <span class="preprocessor">#else</span>
<a name="l01131"></a><a class="code" href="cvmx-endor-defs_8h.html#ad94ac551ba8550c06addd428d6ea7ca0">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_FRAME_L (CVMX_ADD_IO_SEG(0x00010F0000868014ull))</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#afdf4401488702c871e1f025600d957e0">CVMX_ENDOR_RFIF_GPIO_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01135"></a>01135 {
<a name="l01136"></a>01136     <span class="keywordflow">if</span> (!(
<a name="l01137"></a>01137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01138"></a>01138         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_GPIO_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01139"></a>01139     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868418ull) + ((offset) &amp; 3) * 4;
<a name="l01140"></a>01140 }
<a name="l01141"></a>01141 <span class="preprocessor">#else</span>
<a name="l01142"></a><a class="code" href="cvmx-endor-defs_8h.html#afdf4401488702c871e1f025600d957e0">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_GPIO_X(offset) (CVMX_ADD_IO_SEG(0x00010F0000868418ull) + ((offset) &amp; 3) * 4)</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_MAX_SAMPLE_ADJ CVMX_ENDOR_RFIF_MAX_SAMPLE_ADJ_FUNC()</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_MAX_SAMPLE_ADJ_FUNC(<span class="keywordtype">void</span>)
<a name="l01147"></a>01147 {
<a name="l01148"></a>01148     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01149"></a>01149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_MAX_SAMPLE_ADJ not supported on this chip\n&quot;</span>);
<a name="l01150"></a>01150     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680DCull);
<a name="l01151"></a>01151 }
<a name="l01152"></a>01152 <span class="preprocessor">#else</span>
<a name="l01153"></a><a class="code" href="cvmx-endor-defs_8h.html#a8acda505df82e8bc9e1aaac151661c7a">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_MAX_SAMPLE_ADJ (CVMX_ADD_IO_SEG(0x00010F00008680DCull))</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_MIN_SAMPLE_ADJ CVMX_ENDOR_RFIF_MIN_SAMPLE_ADJ_FUNC()</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_MIN_SAMPLE_ADJ_FUNC(<span class="keywordtype">void</span>)
<a name="l01158"></a>01158 {
<a name="l01159"></a>01159     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01160"></a>01160         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_MIN_SAMPLE_ADJ not supported on this chip\n&quot;</span>);
<a name="l01161"></a>01161     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680E0ull);
<a name="l01162"></a>01162 }
<a name="l01163"></a>01163 <span class="preprocessor">#else</span>
<a name="l01164"></a><a class="code" href="cvmx-endor-defs_8h.html#ac0f30cf1bde99ae2a7c898a88d5701e2">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_MIN_SAMPLE_ADJ (CVMX_ADD_IO_SEG(0x00010F00008680E0ull))</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_NUM_RX_WIN CVMX_ENDOR_RFIF_NUM_RX_WIN_FUNC()</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_NUM_RX_WIN_FUNC(<span class="keywordtype">void</span>)
<a name="l01169"></a>01169 {
<a name="l01170"></a>01170     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01171"></a>01171         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_NUM_RX_WIN not supported on this chip\n&quot;</span>);
<a name="l01172"></a>01172     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868018ull);
<a name="l01173"></a>01173 }
<a name="l01174"></a>01174 <span class="preprocessor">#else</span>
<a name="l01175"></a><a class="code" href="cvmx-endor-defs_8h.html#a4a7d651cd2ba62b473682dfa1dda3c7f">01175</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_NUM_RX_WIN (CVMX_ADD_IO_SEG(0x00010F0000868018ull))</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_ENABLE CVMX_ENDOR_RFIF_PWM_ENABLE_FUNC()</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_PWM_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l01180"></a>01180 {
<a name="l01181"></a>01181     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01182"></a>01182         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_PWM_ENABLE not supported on this chip\n&quot;</span>);
<a name="l01183"></a>01183     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868180ull);
<a name="l01184"></a>01184 }
<a name="l01185"></a>01185 <span class="preprocessor">#else</span>
<a name="l01186"></a><a class="code" href="cvmx-endor-defs_8h.html#af4db966f57740be6d2bf0f478eb5d16d">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_ENABLE (CVMX_ADD_IO_SEG(0x00010F0000868180ull))</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_HIGH_TIME CVMX_ENDOR_RFIF_PWM_HIGH_TIME_FUNC()</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_PWM_HIGH_TIME_FUNC(<span class="keywordtype">void</span>)
<a name="l01191"></a>01191 {
<a name="l01192"></a>01192     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01193"></a>01193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_PWM_HIGH_TIME not supported on this chip\n&quot;</span>);
<a name="l01194"></a>01194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868184ull);
<a name="l01195"></a>01195 }
<a name="l01196"></a>01196 <span class="preprocessor">#else</span>
<a name="l01197"></a><a class="code" href="cvmx-endor-defs_8h.html#af0acb2af27bbe6b7cffb4f990c3ea805">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_HIGH_TIME (CVMX_ADD_IO_SEG(0x00010F0000868184ull))</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_LOW_TIME CVMX_ENDOR_RFIF_PWM_LOW_TIME_FUNC()</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_PWM_LOW_TIME_FUNC(<span class="keywordtype">void</span>)
<a name="l01202"></a>01202 {
<a name="l01203"></a>01203     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01204"></a>01204         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_PWM_LOW_TIME not supported on this chip\n&quot;</span>);
<a name="l01205"></a>01205     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868188ull);
<a name="l01206"></a>01206 }
<a name="l01207"></a>01207 <span class="preprocessor">#else</span>
<a name="l01208"></a><a class="code" href="cvmx-endor-defs_8h.html#a6fb304f9adca8f8b7bee2d7ad701a47d">01208</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_PWM_LOW_TIME (CVMX_ADD_IO_SEG(0x00010F0000868188ull))</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RD_TIMER64_LSB CVMX_ENDOR_RFIF_RD_TIMER64_LSB_FUNC()</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RD_TIMER64_LSB_FUNC(<span class="keywordtype">void</span>)
<a name="l01213"></a>01213 {
<a name="l01214"></a>01214     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01215"></a>01215         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RD_TIMER64_LSB not supported on this chip\n&quot;</span>);
<a name="l01216"></a>01216     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008681ACull);
<a name="l01217"></a>01217 }
<a name="l01218"></a>01218 <span class="preprocessor">#else</span>
<a name="l01219"></a><a class="code" href="cvmx-endor-defs_8h.html#a9f270131bda89b2e4bc72bf498cf4b51">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RD_TIMER64_LSB (CVMX_ADD_IO_SEG(0x00010F00008681ACull))</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RD_TIMER64_MSB CVMX_ENDOR_RFIF_RD_TIMER64_MSB_FUNC()</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RD_TIMER64_MSB_FUNC(<span class="keywordtype">void</span>)
<a name="l01224"></a>01224 {
<a name="l01225"></a>01225     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01226"></a>01226         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RD_TIMER64_MSB not supported on this chip\n&quot;</span>);
<a name="l01227"></a>01227     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008681B0ull);
<a name="l01228"></a>01228 }
<a name="l01229"></a>01229 <span class="preprocessor">#else</span>
<a name="l01230"></a><a class="code" href="cvmx-endor-defs_8h.html#a3bdf023d7c17dbcc13e436a94e354c09">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RD_TIMER64_MSB (CVMX_ADD_IO_SEG(0x00010F00008681B0ull))</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_REAL_TIME_TIMER CVMX_ENDOR_RFIF_REAL_TIME_TIMER_FUNC()</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_REAL_TIME_TIMER_FUNC(<span class="keywordtype">void</span>)
<a name="l01235"></a>01235 {
<a name="l01236"></a>01236     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01237"></a>01237         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_REAL_TIME_TIMER not supported on this chip\n&quot;</span>);
<a name="l01238"></a>01238     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680C8ull);
<a name="l01239"></a>01239 }
<a name="l01240"></a>01240 <span class="preprocessor">#else</span>
<a name="l01241"></a><a class="code" href="cvmx-endor-defs_8h.html#ab0664caa68b9098499ac03587ddbafe1">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_REAL_TIME_TIMER (CVMX_ADD_IO_SEG(0x00010F00008680C8ull))</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RF_CLK_TIMER CVMX_ENDOR_RFIF_RF_CLK_TIMER_FUNC()</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RF_CLK_TIMER_FUNC(<span class="keywordtype">void</span>)
<a name="l01246"></a>01246 {
<a name="l01247"></a>01247     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01248"></a>01248         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RF_CLK_TIMER not supported on this chip\n&quot;</span>);
<a name="l01249"></a>01249     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868194ull);
<a name="l01250"></a>01250 }
<a name="l01251"></a>01251 <span class="preprocessor">#else</span>
<a name="l01252"></a><a class="code" href="cvmx-endor-defs_8h.html#a77ed97bae4296e94ccfae3cd665991cc">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RF_CLK_TIMER (CVMX_ADD_IO_SEG(0x00010F0000868194ull))</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RF_CLK_TIMER_EN CVMX_ENDOR_RFIF_RF_CLK_TIMER_EN_FUNC()</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RF_CLK_TIMER_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01257"></a>01257 {
<a name="l01258"></a>01258     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01259"></a>01259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RF_CLK_TIMER_EN not supported on this chip\n&quot;</span>);
<a name="l01260"></a>01260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868198ull);
<a name="l01261"></a>01261 }
<a name="l01262"></a>01262 <span class="preprocessor">#else</span>
<a name="l01263"></a><a class="code" href="cvmx-endor-defs_8h.html#ab69c25fde815801395b13374f216549d">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RF_CLK_TIMER_EN (CVMX_ADD_IO_SEG(0x00010F0000868198ull))</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_CORRECT_ADJ CVMX_ENDOR_RFIF_RX_CORRECT_ADJ_FUNC()</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_CORRECT_ADJ_FUNC(<span class="keywordtype">void</span>)
<a name="l01268"></a>01268 {
<a name="l01269"></a>01269     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01270"></a>01270         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_CORRECT_ADJ not supported on this chip\n&quot;</span>);
<a name="l01271"></a>01271     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680E8ull);
<a name="l01272"></a>01272 }
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="cvmx-endor-defs_8h.html#ac41435163db7549cba4a309785a9913f">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_CORRECT_ADJ (CVMX_ADD_IO_SEG(0x00010F00008680E8ull))</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_DIV_STATUS CVMX_ENDOR_RFIF_RX_DIV_STATUS_FUNC()</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_DIV_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01279"></a>01279 {
<a name="l01280"></a>01280     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01281"></a>01281         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_DIV_STATUS not supported on this chip\n&quot;</span>);
<a name="l01282"></a>01282     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868004ull);
<a name="l01283"></a>01283 }
<a name="l01284"></a>01284 <span class="preprocessor">#else</span>
<a name="l01285"></a><a class="code" href="cvmx-endor-defs_8h.html#a1b863638d2315ce67ccb6c9ba3adcc50">01285</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_DIV_STATUS (CVMX_ADD_IO_SEG(0x00010F0000868004ull))</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_FIFO_CNT CVMX_ENDOR_RFIF_RX_FIFO_CNT_FUNC()</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_FIFO_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01290"></a>01290 {
<a name="l01291"></a>01291     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01292"></a>01292         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_FIFO_CNT not supported on this chip\n&quot;</span>);
<a name="l01293"></a>01293     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868500ull);
<a name="l01294"></a>01294 }
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="cvmx-endor-defs_8h.html#a594562ed41cb738154fda851f0f32318">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_FIFO_CNT (CVMX_ADD_IO_SEG(0x00010F0000868500ull))</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_IF_CFG CVMX_ENDOR_RFIF_RX_IF_CFG_FUNC()</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_IF_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01301"></a>01301 {
<a name="l01302"></a>01302     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01303"></a>01303         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_IF_CFG not supported on this chip\n&quot;</span>);
<a name="l01304"></a>01304     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868038ull);
<a name="l01305"></a>01305 }
<a name="l01306"></a>01306 <span class="preprocessor">#else</span>
<a name="l01307"></a><a class="code" href="cvmx-endor-defs_8h.html#aeecbb14cea60302d49a6efc33e42f3c4">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_IF_CFG (CVMX_ADD_IO_SEG(0x00010F0000868038ull))</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_LEAD_LAG CVMX_ENDOR_RFIF_RX_LEAD_LAG_FUNC()</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_LEAD_LAG_FUNC(<span class="keywordtype">void</span>)
<a name="l01312"></a>01312 {
<a name="l01313"></a>01313     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01314"></a>01314         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_LEAD_LAG not supported on this chip\n&quot;</span>);
<a name="l01315"></a>01315     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868020ull);
<a name="l01316"></a>01316 }
<a name="l01317"></a>01317 <span class="preprocessor">#else</span>
<a name="l01318"></a><a class="code" href="cvmx-endor-defs_8h.html#a8be41a7f23950a79ab73b8dc579830b7">01318</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_LEAD_LAG (CVMX_ADD_IO_SEG(0x00010F0000868020ull))</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_LOAD_CFG CVMX_ENDOR_RFIF_RX_LOAD_CFG_FUNC()</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_LOAD_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01323"></a>01323 {
<a name="l01324"></a>01324     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01325"></a>01325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_LOAD_CFG not supported on this chip\n&quot;</span>);
<a name="l01326"></a>01326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868508ull);
<a name="l01327"></a>01327 }
<a name="l01328"></a>01328 <span class="preprocessor">#else</span>
<a name="l01329"></a><a class="code" href="cvmx-endor-defs_8h.html#a2f759efc7c6ac4d4b686f63132b17350">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_LOAD_CFG (CVMX_ADD_IO_SEG(0x00010F0000868508ull))</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_OFFSET CVMX_ENDOR_RFIF_RX_OFFSET_FUNC()</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_OFFSET_FUNC(<span class="keywordtype">void</span>)
<a name="l01334"></a>01334 {
<a name="l01335"></a>01335     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01336"></a>01336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_OFFSET not supported on this chip\n&quot;</span>);
<a name="l01337"></a>01337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680D4ull);
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 <span class="preprocessor">#else</span>
<a name="l01340"></a><a class="code" href="cvmx-endor-defs_8h.html#a88ab05a509b466b816b42ba18556ed40">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_OFFSET (CVMX_ADD_IO_SEG(0x00010F00008680D4ull))</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_OFFSET_ADJ_SCNT CVMX_ENDOR_RFIF_RX_OFFSET_ADJ_SCNT_FUNC()</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_OFFSET_ADJ_SCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01345"></a>01345 {
<a name="l01346"></a>01346     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01347"></a>01347         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_OFFSET_ADJ_SCNT not supported on this chip\n&quot;</span>);
<a name="l01348"></a>01348     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868108ull);
<a name="l01349"></a>01349 }
<a name="l01350"></a>01350 <span class="preprocessor">#else</span>
<a name="l01351"></a><a class="code" href="cvmx-endor-defs_8h.html#ac60c1ff91658c2ea1e2b90fa8ba466b6">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_OFFSET_ADJ_SCNT (CVMX_ADD_IO_SEG(0x00010F0000868108ull))</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_STATUS CVMX_ENDOR_RFIF_RX_STATUS_FUNC()</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01356"></a>01356 {
<a name="l01357"></a>01357     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01358"></a>01358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_STATUS not supported on this chip\n&quot;</span>);
<a name="l01359"></a>01359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868000ull);
<a name="l01360"></a>01360 }
<a name="l01361"></a>01361 <span class="preprocessor">#else</span>
<a name="l01362"></a><a class="code" href="cvmx-endor-defs_8h.html#a5b68427b81c2e5158f7584310e7d9856">01362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_STATUS (CVMX_ADD_IO_SEG(0x00010F0000868000ull))</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_SYNC_SCNT CVMX_ENDOR_RFIF_RX_SYNC_SCNT_FUNC()</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_SYNC_SCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01367"></a>01367 {
<a name="l01368"></a>01368     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01369"></a>01369         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_SYNC_SCNT not supported on this chip\n&quot;</span>);
<a name="l01370"></a>01370     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680C4ull);
<a name="l01371"></a>01371 }
<a name="l01372"></a>01372 <span class="preprocessor">#else</span>
<a name="l01373"></a><a class="code" href="cvmx-endor-defs_8h.html#a3258c0ee86e91af843243929a3d87b58">01373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_SYNC_SCNT (CVMX_ADD_IO_SEG(0x00010F00008680C4ull))</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01375"></a>01375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_SYNC_VALUE CVMX_ENDOR_RFIF_RX_SYNC_VALUE_FUNC()</span>
<a name="l01377"></a>01377 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_SYNC_VALUE_FUNC(<span class="keywordtype">void</span>)
<a name="l01378"></a>01378 {
<a name="l01379"></a>01379     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01380"></a>01380         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_SYNC_VALUE not supported on this chip\n&quot;</span>);
<a name="l01381"></a>01381     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680C0ull);
<a name="l01382"></a>01382 }
<a name="l01383"></a>01383 <span class="preprocessor">#else</span>
<a name="l01384"></a><a class="code" href="cvmx-endor-defs_8h.html#aaae3070d2eac835148abb63edf5d22e8">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_SYNC_VALUE (CVMX_ADD_IO_SEG(0x00010F00008680C0ull))</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_TH CVMX_ENDOR_RFIF_RX_TH_FUNC()</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_TH_FUNC(<span class="keywordtype">void</span>)
<a name="l01389"></a>01389 {
<a name="l01390"></a>01390     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01391"></a>01391         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_TH not supported on this chip\n&quot;</span>);
<a name="l01392"></a>01392     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868410ull);
<a name="l01393"></a>01393 }
<a name="l01394"></a>01394 <span class="preprocessor">#else</span>
<a name="l01395"></a><a class="code" href="cvmx-endor-defs_8h.html#af0690b308b68ee7ec03c16d0417a5025">01395</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_TH (CVMX_ADD_IO_SEG(0x00010F0000868410ull))</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_TRANSFER_SIZE CVMX_ENDOR_RFIF_RX_TRANSFER_SIZE_FUNC()</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_RX_TRANSFER_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l01400"></a>01400 {
<a name="l01401"></a>01401     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01402"></a>01402         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_TRANSFER_SIZE not supported on this chip\n&quot;</span>);
<a name="l01403"></a>01403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086850Cull);
<a name="l01404"></a>01404 }
<a name="l01405"></a>01405 <span class="preprocessor">#else</span>
<a name="l01406"></a><a class="code" href="cvmx-endor-defs_8h.html#a99b1992c5e2a3f56053f3cc8d02e0971">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_TRANSFER_SIZE (CVMX_ADD_IO_SEG(0x00010F000086850Cull))</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a1c06e6fbccb7a5afb738d3582282bb0a">CVMX_ENDOR_RFIF_RX_W_EX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01410"></a>01410 {
<a name="l01411"></a>01411     <span class="keywordflow">if</span> (!(
<a name="l01412"></a>01412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01413"></a>01413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_W_EX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01414"></a>01414     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868084ull) + ((offset) &amp; 3) * 4;
<a name="l01415"></a>01415 }
<a name="l01416"></a>01416 <span class="preprocessor">#else</span>
<a name="l01417"></a><a class="code" href="cvmx-endor-defs_8h.html#a1c06e6fbccb7a5afb738d3582282bb0a">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_W_EX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868084ull) + ((offset) &amp; 3) * 4)</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a52e31aefa6d9b5d8633546cf1524b74a">CVMX_ENDOR_RFIF_RX_W_SX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01421"></a>01421 {
<a name="l01422"></a>01422     <span class="keywordflow">if</span> (!(
<a name="l01423"></a>01423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01424"></a>01424         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_RX_W_SX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01425"></a>01425     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868044ull) + ((offset) &amp; 3) * 4;
<a name="l01426"></a>01426 }
<a name="l01427"></a>01427 <span class="preprocessor">#else</span>
<a name="l01428"></a><a class="code" href="cvmx-endor-defs_8h.html#a52e31aefa6d9b5d8633546cf1524b74a">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_RX_W_SX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868044ull) + ((offset) &amp; 3) * 4)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_ADJ_CFG CVMX_ENDOR_RFIF_SAMPLE_ADJ_CFG_FUNC()</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SAMPLE_ADJ_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01433"></a>01433 {
<a name="l01434"></a>01434     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01435"></a>01435         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SAMPLE_ADJ_CFG not supported on this chip\n&quot;</span>);
<a name="l01436"></a>01436     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680E4ull);
<a name="l01437"></a>01437 }
<a name="l01438"></a>01438 <span class="preprocessor">#else</span>
<a name="l01439"></a><a class="code" href="cvmx-endor-defs_8h.html#a0bc8353e5cf3f0099169b92f028293ff">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_ADJ_CFG (CVMX_ADD_IO_SEG(0x00010F00008680E4ull))</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_ADJ_ERROR CVMX_ENDOR_RFIF_SAMPLE_ADJ_ERROR_FUNC()</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SAMPLE_ADJ_ERROR_FUNC(<span class="keywordtype">void</span>)
<a name="l01444"></a>01444 {
<a name="l01445"></a>01445     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01446"></a>01446         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SAMPLE_ADJ_ERROR not supported on this chip\n&quot;</span>);
<a name="l01447"></a>01447     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868100ull);
<a name="l01448"></a>01448 }
<a name="l01449"></a>01449 <span class="preprocessor">#else</span>
<a name="l01450"></a><a class="code" href="cvmx-endor-defs_8h.html#a24bbfbe834bd26c303b83a5ef3aa0ee6">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_ADJ_ERROR (CVMX_ADD_IO_SEG(0x00010F0000868100ull))</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_CNT CVMX_ENDOR_RFIF_SAMPLE_CNT_FUNC()</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SAMPLE_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01455"></a>01455 {
<a name="l01456"></a>01456     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01457"></a>01457         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SAMPLE_CNT not supported on this chip\n&quot;</span>);
<a name="l01458"></a>01458     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868028ull);
<a name="l01459"></a>01459 }
<a name="l01460"></a>01460 <span class="preprocessor">#else</span>
<a name="l01461"></a><a class="code" href="cvmx-endor-defs_8h.html#a1ef89ea8346145a2508b7ef6a8b5c4d4">01461</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SAMPLE_CNT (CVMX_ADD_IO_SEG(0x00010F0000868028ull))</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SKIP_FRM_CNT_BITS CVMX_ENDOR_RFIF_SKIP_FRM_CNT_BITS_FUNC()</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SKIP_FRM_CNT_BITS_FUNC(<span class="keywordtype">void</span>)
<a name="l01466"></a>01466 {
<a name="l01467"></a>01467     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01468"></a>01468         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SKIP_FRM_CNT_BITS not supported on this chip\n&quot;</span>);
<a name="l01469"></a>01469     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868444ull);
<a name="l01470"></a>01470 }
<a name="l01471"></a>01471 <span class="preprocessor">#else</span>
<a name="l01472"></a><a class="code" href="cvmx-endor-defs_8h.html#a498f798b8a8fb108481d8d4d24e1dbfb">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SKIP_FRM_CNT_BITS (CVMX_ADD_IO_SEG(0x00010F0000868444ull))</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a96ff131fd82d5476d76ad1eb35b53bd5">CVMX_ENDOR_RFIF_SPI_CMDSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01476"></a>01476 {
<a name="l01477"></a>01477     <span class="keywordflow">if</span> (!(
<a name="l01478"></a>01478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l01479"></a>01479         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_CMDSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01480"></a>01480     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868800ull) + ((offset) &amp; 63) * 4;
<a name="l01481"></a>01481 }
<a name="l01482"></a>01482 <span class="preprocessor">#else</span>
<a name="l01483"></a><a class="code" href="cvmx-endor-defs_8h.html#a96ff131fd82d5476d76ad1eb35b53bd5">01483</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CMDSX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868800ull) + ((offset) &amp; 63) * 4)</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#a3dda44dde2bca5b9eae8dff45b352fbc">CVMX_ENDOR_RFIF_SPI_CMD_ATTRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01487"></a>01487 {
<a name="l01488"></a>01488     <span class="keywordflow">if</span> (!(
<a name="l01489"></a>01489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l01490"></a>01490         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_CMD_ATTRX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01491"></a>01491     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868A00ull) + ((offset) &amp; 63) * 4;
<a name="l01492"></a>01492 }
<a name="l01493"></a>01493 <span class="preprocessor">#else</span>
<a name="l01494"></a><a class="code" href="cvmx-endor-defs_8h.html#a3dda44dde2bca5b9eae8dff45b352fbc">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CMD_ATTRX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868A00ull) + ((offset) &amp; 63) * 4)</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CONF0 CVMX_ENDOR_RFIF_SPI_CONF0_FUNC()</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_CONF0_FUNC(<span class="keywordtype">void</span>)
<a name="l01499"></a>01499 {
<a name="l01500"></a>01500     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01501"></a>01501         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_CONF0 not supported on this chip\n&quot;</span>);
<a name="l01502"></a>01502     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868428ull);
<a name="l01503"></a>01503 }
<a name="l01504"></a>01504 <span class="preprocessor">#else</span>
<a name="l01505"></a><a class="code" href="cvmx-endor-defs_8h.html#a21ae2e7939d97bf4d594db21b2505835">01505</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CONF0 (CVMX_ADD_IO_SEG(0x00010F0000868428ull))</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CONF1 CVMX_ENDOR_RFIF_SPI_CONF1_FUNC()</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_CONF1_FUNC(<span class="keywordtype">void</span>)
<a name="l01510"></a>01510 {
<a name="l01511"></a>01511     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01512"></a>01512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_CONF1 not supported on this chip\n&quot;</span>);
<a name="l01513"></a>01513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086842Cull);
<a name="l01514"></a>01514 }
<a name="l01515"></a>01515 <span class="preprocessor">#else</span>
<a name="l01516"></a><a class="code" href="cvmx-endor-defs_8h.html#a951a4acbad2aa511ee6e3193e6fb37c1">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CONF1 (CVMX_ADD_IO_SEG(0x00010F000086842Cull))</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CTRL CVMX_ENDOR_RFIF_SPI_CTRL_FUNC()</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_CTRL_FUNC(<span class="keywordtype">void</span>)
<a name="l01521"></a>01521 {
<a name="l01522"></a>01522     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01523"></a>01523         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_CTRL not supported on this chip\n&quot;</span>);
<a name="l01524"></a>01524     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000866008ull);
<a name="l01525"></a>01525 }
<a name="l01526"></a>01526 <span class="preprocessor">#else</span>
<a name="l01527"></a><a class="code" href="cvmx-endor-defs_8h.html#aa3e956816f36b4c09c569b662db2195e">01527</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_CTRL (CVMX_ADD_IO_SEG(0x00010F0000866008ull))</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aaffab1fe8bfbf6907a49288012e6f52b">CVMX_ENDOR_RFIF_SPI_DINX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01531"></a>01531 {
<a name="l01532"></a>01532     <span class="keywordflow">if</span> (!(
<a name="l01533"></a>01533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l01534"></a>01534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_DINX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01535"></a>01535     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868900ull) + ((offset) &amp; 63) * 4;
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 <span class="preprocessor">#else</span>
<a name="l01538"></a><a class="code" href="cvmx-endor-defs_8h.html#aaffab1fe8bfbf6907a49288012e6f52b">01538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_DINX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868900ull) + ((offset) &amp; 63) * 4)</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_RX_DATA CVMX_ENDOR_RFIF_SPI_RX_DATA_FUNC()</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_RX_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l01543"></a>01543 {
<a name="l01544"></a>01544     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01545"></a>01545         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_RX_DATA not supported on this chip\n&quot;</span>);
<a name="l01546"></a>01546     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000866000ull);
<a name="l01547"></a>01547 }
<a name="l01548"></a>01548 <span class="preprocessor">#else</span>
<a name="l01549"></a><a class="code" href="cvmx-endor-defs_8h.html#a651032a185eab352f23aa4c80f3c29d2">01549</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_RX_DATA (CVMX_ADD_IO_SEG(0x00010F0000866000ull))</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_STATUS CVMX_ENDOR_RFIF_SPI_STATUS_FUNC()</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01554"></a>01554 {
<a name="l01555"></a>01555     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01556"></a>01556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_STATUS not supported on this chip\n&quot;</span>);
<a name="l01557"></a>01557     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000866010ull);
<a name="l01558"></a>01558 }
<a name="l01559"></a>01559 <span class="preprocessor">#else</span>
<a name="l01560"></a><a class="code" href="cvmx-endor-defs_8h.html#a0af03c40cb4c47d31bfb15d9f32e98ab">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_STATUS (CVMX_ADD_IO_SEG(0x00010F0000866010ull))</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_TX_DATA CVMX_ENDOR_RFIF_SPI_TX_DATA_FUNC()</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_SPI_TX_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l01565"></a>01565 {
<a name="l01566"></a>01566     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01567"></a>01567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_TX_DATA not supported on this chip\n&quot;</span>);
<a name="l01568"></a>01568     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000866004ull);
<a name="l01569"></a>01569 }
<a name="l01570"></a>01570 <span class="preprocessor">#else</span>
<a name="l01571"></a><a class="code" href="cvmx-endor-defs_8h.html#a7c09ec709159c273d9f1892d34b6fba7">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_TX_DATA (CVMX_ADD_IO_SEG(0x00010F0000866004ull))</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#aa6bf7aa468a2a2bfca36462379559e7a">CVMX_ENDOR_RFIF_SPI_X_LL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01575"></a>01575 {
<a name="l01576"></a>01576     <span class="keywordflow">if</span> (!(
<a name="l01577"></a>01577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01578"></a>01578         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_SPI_X_LL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01579"></a>01579     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868430ull) + ((offset) &amp; 3) * 4;
<a name="l01580"></a>01580 }
<a name="l01581"></a>01581 <span class="preprocessor">#else</span>
<a name="l01582"></a><a class="code" href="cvmx-endor-defs_8h.html#aa6bf7aa468a2a2bfca36462379559e7a">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_SPI_X_LL(offset) (CVMX_ADD_IO_SEG(0x00010F0000868430ull) + ((offset) &amp; 3) * 4)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TIMER64_CFG CVMX_ENDOR_RFIF_TIMER64_CFG_FUNC()</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TIMER64_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01587"></a>01587 {
<a name="l01588"></a>01588     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01589"></a>01589         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TIMER64_CFG not supported on this chip\n&quot;</span>);
<a name="l01590"></a>01590     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008681A0ull);
<a name="l01591"></a>01591 }
<a name="l01592"></a>01592 <span class="preprocessor">#else</span>
<a name="l01593"></a><a class="code" href="cvmx-endor-defs_8h.html#adae6c8052a8d44c0ef4e5f29aa0615fc">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TIMER64_CFG (CVMX_ADD_IO_SEG(0x00010F00008681A0ull))</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TIMER64_EN CVMX_ENDOR_RFIF_TIMER64_EN_FUNC()</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TIMER64_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01598"></a>01598 {
<a name="l01599"></a>01599     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01600"></a>01600         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TIMER64_EN not supported on this chip\n&quot;</span>);
<a name="l01601"></a>01601     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086819Cull);
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 <span class="preprocessor">#else</span>
<a name="l01604"></a><a class="code" href="cvmx-endor-defs_8h.html#ab333167c6246076d9dfef890922e2d9d">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TIMER64_EN (CVMX_ADD_IO_SEG(0x00010F000086819Cull))</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#af7a4402f0876e058f0a4e6463e96139f">CVMX_ENDOR_RFIF_TTI_SCNT_INTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01608"></a>01608 {
<a name="l01609"></a>01609     <span class="keywordflow">if</span> (!(
<a name="l01610"></a>01610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l01611"></a>01611         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TTI_SCNT_INTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01612"></a>01612     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868140ull) + ((offset) &amp; 7) * 4;
<a name="l01613"></a>01613 }
<a name="l01614"></a>01614 <span class="preprocessor">#else</span>
<a name="l01615"></a><a class="code" href="cvmx-endor-defs_8h.html#af7a4402f0876e058f0a4e6463e96139f">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INTX(offset) (CVMX_ADD_IO_SEG(0x00010F0000868140ull) + ((offset) &amp; 7) * 4)</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_CLR CVMX_ENDOR_RFIF_TTI_SCNT_INT_CLR_FUNC()</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TTI_SCNT_INT_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l01620"></a>01620 {
<a name="l01621"></a>01621     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01622"></a>01622         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TTI_SCNT_INT_CLR not supported on this chip\n&quot;</span>);
<a name="l01623"></a>01623     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868118ull);
<a name="l01624"></a>01624 }
<a name="l01625"></a>01625 <span class="preprocessor">#else</span>
<a name="l01626"></a><a class="code" href="cvmx-endor-defs_8h.html#a28b7b7ab24cf766e5b28f3cda620aa94">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_CLR (CVMX_ADD_IO_SEG(0x00010F0000868118ull))</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_EN CVMX_ENDOR_RFIF_TTI_SCNT_INT_EN_FUNC()</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TTI_SCNT_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01631"></a>01631 {
<a name="l01632"></a>01632     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01633"></a>01633         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TTI_SCNT_INT_EN not supported on this chip\n&quot;</span>);
<a name="l01634"></a>01634     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868124ull);
<a name="l01635"></a>01635 }
<a name="l01636"></a>01636 <span class="preprocessor">#else</span>
<a name="l01637"></a><a class="code" href="cvmx-endor-defs_8h.html#a9a52101755ec625e62ba40e653fb2876">01637</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_EN (CVMX_ADD_IO_SEG(0x00010F0000868124ull))</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_MAP CVMX_ENDOR_RFIF_TTI_SCNT_INT_MAP_FUNC()</span>
<a name="l01641"></a>01641 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TTI_SCNT_INT_MAP_FUNC(<span class="keywordtype">void</span>)
<a name="l01642"></a>01642 {
<a name="l01643"></a>01643     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01644"></a>01644         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TTI_SCNT_INT_MAP not supported on this chip\n&quot;</span>);
<a name="l01645"></a>01645     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868120ull);
<a name="l01646"></a>01646 }
<a name="l01647"></a>01647 <span class="preprocessor">#else</span>
<a name="l01648"></a><a class="code" href="cvmx-endor-defs_8h.html#a60f1bbb2dab09b646a64693d8354a668">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_MAP (CVMX_ADD_IO_SEG(0x00010F0000868120ull))</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_STAT CVMX_ENDOR_RFIF_TTI_SCNT_INT_STAT_FUNC()</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TTI_SCNT_INT_STAT_FUNC(<span class="keywordtype">void</span>)
<a name="l01653"></a>01653 {
<a name="l01654"></a>01654     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01655"></a>01655         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TTI_SCNT_INT_STAT not supported on this chip\n&quot;</span>);
<a name="l01656"></a>01656     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086811Cull);
<a name="l01657"></a>01657 }
<a name="l01658"></a>01658 <span class="preprocessor">#else</span>
<a name="l01659"></a><a class="code" href="cvmx-endor-defs_8h.html#aac6c95283c9559176f0421dd140099c1">01659</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TTI_SCNT_INT_STAT (CVMX_ADD_IO_SEG(0x00010F000086811Cull))</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_DIV_STATUS CVMX_ENDOR_RFIF_TX_DIV_STATUS_FUNC()</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_DIV_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01664"></a>01664 {
<a name="l01665"></a>01665     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01666"></a>01666         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_DIV_STATUS not supported on this chip\n&quot;</span>);
<a name="l01667"></a>01667     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086800Cull);
<a name="l01668"></a>01668 }
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="cvmx-endor-defs_8h.html#a4cc00317749948079a35d88cc36b2bcf">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_DIV_STATUS (CVMX_ADD_IO_SEG(0x00010F000086800Cull))</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_IF_CFG CVMX_ENDOR_RFIF_TX_IF_CFG_FUNC()</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_IF_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01675"></a>01675 {
<a name="l01676"></a>01676     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01677"></a>01677         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_IF_CFG not supported on this chip\n&quot;</span>);
<a name="l01678"></a>01678     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868034ull);
<a name="l01679"></a>01679 }
<a name="l01680"></a>01680 <span class="preprocessor">#else</span>
<a name="l01681"></a><a class="code" href="cvmx-endor-defs_8h.html#a2f59b2936162d69aaa9aa7af50f82308">01681</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_IF_CFG (CVMX_ADD_IO_SEG(0x00010F0000868034ull))</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_LEAD_LAG CVMX_ENDOR_RFIF_TX_LEAD_LAG_FUNC()</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_LEAD_LAG_FUNC(<span class="keywordtype">void</span>)
<a name="l01686"></a>01686 {
<a name="l01687"></a>01687     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01688"></a>01688         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_LEAD_LAG not supported on this chip\n&quot;</span>);
<a name="l01689"></a>01689     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868024ull);
<a name="l01690"></a>01690 }
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="cvmx-endor-defs_8h.html#a6e7ccb618364320ea73f88caed852eaf">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_LEAD_LAG (CVMX_ADD_IO_SEG(0x00010F0000868024ull))</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_OFFSET CVMX_ENDOR_RFIF_TX_OFFSET_FUNC()</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_OFFSET_FUNC(<span class="keywordtype">void</span>)
<a name="l01697"></a>01697 {
<a name="l01698"></a>01698     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01699"></a>01699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_OFFSET not supported on this chip\n&quot;</span>);
<a name="l01700"></a>01700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008680D8ull);
<a name="l01701"></a>01701 }
<a name="l01702"></a>01702 <span class="preprocessor">#else</span>
<a name="l01703"></a><a class="code" href="cvmx-endor-defs_8h.html#af6db66caa652068381485ba7647fb3da">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_OFFSET (CVMX_ADD_IO_SEG(0x00010F00008680D8ull))</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_OFFSET_ADJ_SCNT CVMX_ENDOR_RFIF_TX_OFFSET_ADJ_SCNT_FUNC()</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_OFFSET_ADJ_SCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01708"></a>01708 {
<a name="l01709"></a>01709     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01710"></a>01710         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_OFFSET_ADJ_SCNT not supported on this chip\n&quot;</span>);
<a name="l01711"></a>01711     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086810Cull);
<a name="l01712"></a>01712 }
<a name="l01713"></a>01713 <span class="preprocessor">#else</span>
<a name="l01714"></a><a class="code" href="cvmx-endor-defs_8h.html#ac2d9a93e028f217dc909bf3df502d6e5">01714</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_OFFSET_ADJ_SCNT (CVMX_ADD_IO_SEG(0x00010F000086810Cull))</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_STATUS CVMX_ENDOR_RFIF_TX_STATUS_FUNC()</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01719"></a>01719 {
<a name="l01720"></a>01720     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01721"></a>01721         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_STATUS not supported on this chip\n&quot;</span>);
<a name="l01722"></a>01722     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868008ull);
<a name="l01723"></a>01723 }
<a name="l01724"></a>01724 <span class="preprocessor">#else</span>
<a name="l01725"></a><a class="code" href="cvmx-endor-defs_8h.html#a953648d63a0e93bb96f05bded3a72b9a">01725</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_STATUS (CVMX_ADD_IO_SEG(0x00010F0000868008ull))</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_TH CVMX_ENDOR_RFIF_TX_TH_FUNC()</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_TX_TH_FUNC(<span class="keywordtype">void</span>)
<a name="l01730"></a>01730 {
<a name="l01731"></a>01731     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01732"></a>01732         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_TX_TH not supported on this chip\n&quot;</span>);
<a name="l01733"></a>01733     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868414ull);
<a name="l01734"></a>01734 }
<a name="l01735"></a>01735 <span class="preprocessor">#else</span>
<a name="l01736"></a><a class="code" href="cvmx-endor-defs_8h.html#a296967cfdf271d47562feb7aaefe994e">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_TX_TH (CVMX_ADD_IO_SEG(0x00010F0000868414ull))</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WIN_EN CVMX_ENDOR_RFIF_WIN_EN_FUNC()</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_WIN_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01741"></a>01741 {
<a name="l01742"></a>01742     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01743"></a>01743         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_WIN_EN not supported on this chip\n&quot;</span>);
<a name="l01744"></a>01744     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000868040ull);
<a name="l01745"></a>01745 }
<a name="l01746"></a>01746 <span class="preprocessor">#else</span>
<a name="l01747"></a><a class="code" href="cvmx-endor-defs_8h.html#ac53a59087b71e6b90a8922bf8498786e">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WIN_EN (CVMX_ADD_IO_SEG(0x00010F0000868040ull))</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WIN_UPD_SCNT CVMX_ENDOR_RFIF_WIN_UPD_SCNT_FUNC()</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_WIN_UPD_SCNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01752"></a>01752 {
<a name="l01753"></a>01753     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01754"></a>01754         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_WIN_UPD_SCNT not supported on this chip\n&quot;</span>);
<a name="l01755"></a>01755     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000086803Cull);
<a name="l01756"></a>01756 }
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="cvmx-endor-defs_8h.html#a008898100a4e4a8d64391dbc2ea6642d">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WIN_UPD_SCNT (CVMX_ADD_IO_SEG(0x00010F000086803Cull))</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WR_TIMER64_LSB CVMX_ENDOR_RFIF_WR_TIMER64_LSB_FUNC()</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_WR_TIMER64_LSB_FUNC(<span class="keywordtype">void</span>)
<a name="l01763"></a>01763 {
<a name="l01764"></a>01764     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01765"></a>01765         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_WR_TIMER64_LSB not supported on this chip\n&quot;</span>);
<a name="l01766"></a>01766     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008681A4ull);
<a name="l01767"></a>01767 }
<a name="l01768"></a>01768 <span class="preprocessor">#else</span>
<a name="l01769"></a><a class="code" href="cvmx-endor-defs_8h.html#a7d1f04739200cb74540fa54b5f2ff947">01769</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WR_TIMER64_LSB (CVMX_ADD_IO_SEG(0x00010F00008681A4ull))</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WR_TIMER64_MSB CVMX_ENDOR_RFIF_WR_TIMER64_MSB_FUNC()</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RFIF_WR_TIMER64_MSB_FUNC(<span class="keywordtype">void</span>)
<a name="l01774"></a>01774 {
<a name="l01775"></a>01775     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01776"></a>01776         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RFIF_WR_TIMER64_MSB not supported on this chip\n&quot;</span>);
<a name="l01777"></a>01777     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008681A8ull);
<a name="l01778"></a>01778 }
<a name="l01779"></a>01779 <span class="preprocessor">#else</span>
<a name="l01780"></a><a class="code" href="cvmx-endor-defs_8h.html#a68b22141af87cfa2bc56d6f9dc1e504e">01780</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RFIF_WR_TIMER64_MSB (CVMX_ADD_IO_SEG(0x00010F00008681A8ull))</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_CLR CVMX_ENDOR_RSTCLK_CLKENB0_CLR_FUNC()</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB0_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l01785"></a>01785 {
<a name="l01786"></a>01786     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01787"></a>01787         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB0_CLR not supported on this chip\n&quot;</span>);
<a name="l01788"></a>01788     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844428ull);
<a name="l01789"></a>01789 }
<a name="l01790"></a>01790 <span class="preprocessor">#else</span>
<a name="l01791"></a><a class="code" href="cvmx-endor-defs_8h.html#a951ade883a425997ec2efab34390ae40">01791</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_CLR (CVMX_ADD_IO_SEG(0x00010F0000844428ull))</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_SET CVMX_ENDOR_RSTCLK_CLKENB0_SET_FUNC()</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB0_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l01796"></a>01796 {
<a name="l01797"></a>01797     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01798"></a>01798         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB0_SET not supported on this chip\n&quot;</span>);
<a name="l01799"></a>01799     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844424ull);
<a name="l01800"></a>01800 }
<a name="l01801"></a>01801 <span class="preprocessor">#else</span>
<a name="l01802"></a><a class="code" href="cvmx-endor-defs_8h.html#aed32964c6d03baeb13a691a03bf6aa8e">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_SET (CVMX_ADD_IO_SEG(0x00010F0000844424ull))</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_STATE CVMX_ENDOR_RSTCLK_CLKENB0_STATE_FUNC()</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB0_STATE_FUNC(<span class="keywordtype">void</span>)
<a name="l01807"></a>01807 {
<a name="l01808"></a>01808     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01809"></a>01809         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB0_STATE not supported on this chip\n&quot;</span>);
<a name="l01810"></a>01810     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844420ull);
<a name="l01811"></a>01811 }
<a name="l01812"></a>01812 <span class="preprocessor">#else</span>
<a name="l01813"></a><a class="code" href="cvmx-endor-defs_8h.html#a223772bf577e35393d90e601fe5e9761">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB0_STATE (CVMX_ADD_IO_SEG(0x00010F0000844420ull))</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_CLR CVMX_ENDOR_RSTCLK_CLKENB1_CLR_FUNC()</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB1_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l01818"></a>01818 {
<a name="l01819"></a>01819     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01820"></a>01820         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB1_CLR not supported on this chip\n&quot;</span>);
<a name="l01821"></a>01821     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844438ull);
<a name="l01822"></a>01822 }
<a name="l01823"></a>01823 <span class="preprocessor">#else</span>
<a name="l01824"></a><a class="code" href="cvmx-endor-defs_8h.html#a1db8f0dc8b19dd1bada46f7813628ad6">01824</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_CLR (CVMX_ADD_IO_SEG(0x00010F0000844438ull))</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_SET CVMX_ENDOR_RSTCLK_CLKENB1_SET_FUNC()</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB1_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l01829"></a>01829 {
<a name="l01830"></a>01830     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01831"></a>01831         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB1_SET not supported on this chip\n&quot;</span>);
<a name="l01832"></a>01832     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844434ull);
<a name="l01833"></a>01833 }
<a name="l01834"></a>01834 <span class="preprocessor">#else</span>
<a name="l01835"></a><a class="code" href="cvmx-endor-defs_8h.html#a50e81d4b4993ed126aefe320f916d77a">01835</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_SET (CVMX_ADD_IO_SEG(0x00010F0000844434ull))</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_STATE CVMX_ENDOR_RSTCLK_CLKENB1_STATE_FUNC()</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_CLKENB1_STATE_FUNC(<span class="keywordtype">void</span>)
<a name="l01840"></a>01840 {
<a name="l01841"></a>01841     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01842"></a>01842         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_CLKENB1_STATE not supported on this chip\n&quot;</span>);
<a name="l01843"></a>01843     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844430ull);
<a name="l01844"></a>01844 }
<a name="l01845"></a>01845 <span class="preprocessor">#else</span>
<a name="l01846"></a><a class="code" href="cvmx-endor-defs_8h.html#ab9df786d026994652572121979050fed">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_CLKENB1_STATE (CVMX_ADD_IO_SEG(0x00010F0000844430ull))</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_CLR CVMX_ENDOR_RSTCLK_DSPSTALL_CLR_FUNC()</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_DSPSTALL_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l01851"></a>01851 {
<a name="l01852"></a>01852     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01853"></a>01853         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_DSPSTALL_CLR not supported on this chip\n&quot;</span>);
<a name="l01854"></a>01854     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844448ull);
<a name="l01855"></a>01855 }
<a name="l01856"></a>01856 <span class="preprocessor">#else</span>
<a name="l01857"></a><a class="code" href="cvmx-endor-defs_8h.html#a2a6e41db6ce03d2e8abc6d229c4c159f">01857</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_CLR (CVMX_ADD_IO_SEG(0x00010F0000844448ull))</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_SET CVMX_ENDOR_RSTCLK_DSPSTALL_SET_FUNC()</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_DSPSTALL_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l01862"></a>01862 {
<a name="l01863"></a>01863     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01864"></a>01864         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_DSPSTALL_SET not supported on this chip\n&quot;</span>);
<a name="l01865"></a>01865     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844444ull);
<a name="l01866"></a>01866 }
<a name="l01867"></a>01867 <span class="preprocessor">#else</span>
<a name="l01868"></a><a class="code" href="cvmx-endor-defs_8h.html#a8f45919d166515e0482190bd5bb18fd9">01868</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_SET (CVMX_ADD_IO_SEG(0x00010F0000844444ull))</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_STATE CVMX_ENDOR_RSTCLK_DSPSTALL_STATE_FUNC()</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_DSPSTALL_STATE_FUNC(<span class="keywordtype">void</span>)
<a name="l01873"></a>01873 {
<a name="l01874"></a>01874     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01875"></a>01875         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_DSPSTALL_STATE not supported on this chip\n&quot;</span>);
<a name="l01876"></a>01876     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844440ull);
<a name="l01877"></a>01877 }
<a name="l01878"></a>01878 <span class="preprocessor">#else</span>
<a name="l01879"></a><a class="code" href="cvmx-endor-defs_8h.html#a3ccc8f88461a9bd722d9bebedb7ab17c">01879</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_DSPSTALL_STATE (CVMX_ADD_IO_SEG(0x00010F0000844440ull))</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_CLRMASK CVMX_ENDOR_RSTCLK_INTR0_CLRMASK_FUNC()</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR0_CLRMASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01884"></a>01884 {
<a name="l01885"></a>01885     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01886"></a>01886         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR0_CLRMASK not supported on this chip\n&quot;</span>);
<a name="l01887"></a>01887     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844598ull);
<a name="l01888"></a>01888 }
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="cvmx-endor-defs_8h.html#a544aad990259b74d2e352f9d942073a9">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_CLRMASK (CVMX_ADD_IO_SEG(0x00010F0000844598ull))</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_MASK CVMX_ENDOR_RSTCLK_INTR0_MASK_FUNC()</span>
<a name="l01894"></a>01894 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR0_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01895"></a>01895 {
<a name="l01896"></a>01896     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01897"></a>01897         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR0_MASK not supported on this chip\n&quot;</span>);
<a name="l01898"></a>01898     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844590ull);
<a name="l01899"></a>01899 }
<a name="l01900"></a>01900 <span class="preprocessor">#else</span>
<a name="l01901"></a><a class="code" href="cvmx-endor-defs_8h.html#a10a0622435bef527e36659abef442957">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_MASK (CVMX_ADD_IO_SEG(0x00010F0000844590ull))</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_SETMASK CVMX_ENDOR_RSTCLK_INTR0_SETMASK_FUNC()</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR0_SETMASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01906"></a>01906 {
<a name="l01907"></a>01907     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01908"></a>01908         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR0_SETMASK not supported on this chip\n&quot;</span>);
<a name="l01909"></a>01909     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844594ull);
<a name="l01910"></a>01910 }
<a name="l01911"></a>01911 <span class="preprocessor">#else</span>
<a name="l01912"></a><a class="code" href="cvmx-endor-defs_8h.html#aa2d93fcafeb57a8baf2d68c155a6f4e5">01912</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_SETMASK (CVMX_ADD_IO_SEG(0x00010F0000844594ull))</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_STATUS CVMX_ENDOR_RSTCLK_INTR0_STATUS_FUNC()</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR0_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01917"></a>01917 {
<a name="l01918"></a>01918     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01919"></a>01919         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR0_STATUS not supported on this chip\n&quot;</span>);
<a name="l01920"></a>01920     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F000084459Cull);
<a name="l01921"></a>01921 }
<a name="l01922"></a>01922 <span class="preprocessor">#else</span>
<a name="l01923"></a><a class="code" href="cvmx-endor-defs_8h.html#ac9e03f091f43a2eaec2c1433ae33aa6f">01923</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR0_STATUS (CVMX_ADD_IO_SEG(0x00010F000084459Cull))</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_CLRMASK CVMX_ENDOR_RSTCLK_INTR1_CLRMASK_FUNC()</span>
<a name="l01927"></a>01927 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR1_CLRMASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01928"></a>01928 {
<a name="l01929"></a>01929     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01930"></a>01930         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR1_CLRMASK not supported on this chip\n&quot;</span>);
<a name="l01931"></a>01931     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445A8ull);
<a name="l01932"></a>01932 }
<a name="l01933"></a>01933 <span class="preprocessor">#else</span>
<a name="l01934"></a><a class="code" href="cvmx-endor-defs_8h.html#a03d2c08a837d5241ffdbd14238d0be2c">01934</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_CLRMASK (CVMX_ADD_IO_SEG(0x00010F00008445A8ull))</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_MASK CVMX_ENDOR_RSTCLK_INTR1_MASK_FUNC()</span>
<a name="l01938"></a>01938 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR1_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01939"></a>01939 {
<a name="l01940"></a>01940     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01941"></a>01941         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR1_MASK not supported on this chip\n&quot;</span>);
<a name="l01942"></a>01942     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445A0ull);
<a name="l01943"></a>01943 }
<a name="l01944"></a>01944 <span class="preprocessor">#else</span>
<a name="l01945"></a><a class="code" href="cvmx-endor-defs_8h.html#aaf3372256e1e809fa1500a01505b9b63">01945</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_MASK (CVMX_ADD_IO_SEG(0x00010F00008445A0ull))</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_SETMASK CVMX_ENDOR_RSTCLK_INTR1_SETMASK_FUNC()</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR1_SETMASK_FUNC(<span class="keywordtype">void</span>)
<a name="l01950"></a>01950 {
<a name="l01951"></a>01951     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01952"></a>01952         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR1_SETMASK not supported on this chip\n&quot;</span>);
<a name="l01953"></a>01953     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445A4ull);
<a name="l01954"></a>01954 }
<a name="l01955"></a>01955 <span class="preprocessor">#else</span>
<a name="l01956"></a><a class="code" href="cvmx-endor-defs_8h.html#a48a47e26b4d69474691e0af5a7b4b8f9">01956</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_SETMASK (CVMX_ADD_IO_SEG(0x00010F00008445A4ull))</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_STATUS CVMX_ENDOR_RSTCLK_INTR1_STATUS_FUNC()</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_INTR1_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l01961"></a>01961 {
<a name="l01962"></a>01962     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01963"></a>01963         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_INTR1_STATUS not supported on this chip\n&quot;</span>);
<a name="l01964"></a>01964     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445ACull);
<a name="l01965"></a>01965 }
<a name="l01966"></a>01966 <span class="preprocessor">#else</span>
<a name="l01967"></a><a class="code" href="cvmx-endor-defs_8h.html#a16d9dea86a5005f17b9f86fb8ed96fe2">01967</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_INTR1_STATUS (CVMX_ADD_IO_SEG(0x00010F00008445ACull))</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PHY_CONFIG CVMX_ENDOR_RSTCLK_PHY_CONFIG_FUNC()</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_PHY_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l01972"></a>01972 {
<a name="l01973"></a>01973     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01974"></a>01974         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_PHY_CONFIG not supported on this chip\n&quot;</span>);
<a name="l01975"></a>01975     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844450ull);
<a name="l01976"></a>01976 }
<a name="l01977"></a>01977 <span class="preprocessor">#else</span>
<a name="l01978"></a><a class="code" href="cvmx-endor-defs_8h.html#a506481beebeb123f05b3f06658c7fc44">01978</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PHY_CONFIG (CVMX_ADD_IO_SEG(0x00010F0000844450ull))</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PROC_MON CVMX_ENDOR_RSTCLK_PROC_MON_FUNC()</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_PROC_MON_FUNC(<span class="keywordtype">void</span>)
<a name="l01983"></a>01983 {
<a name="l01984"></a>01984     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01985"></a>01985         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_PROC_MON not supported on this chip\n&quot;</span>);
<a name="l01986"></a>01986     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445B0ull);
<a name="l01987"></a>01987 }
<a name="l01988"></a>01988 <span class="preprocessor">#else</span>
<a name="l01989"></a><a class="code" href="cvmx-endor-defs_8h.html#a893b4c4f261157a2baf3570a23f06bbe">01989</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PROC_MON (CVMX_ADD_IO_SEG(0x00010F00008445B0ull))</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PROC_MON_COUNT CVMX_ENDOR_RSTCLK_PROC_MON_COUNT_FUNC()</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_PROC_MON_COUNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01994"></a>01994 {
<a name="l01995"></a>01995     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01996"></a>01996         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_PROC_MON_COUNT not supported on this chip\n&quot;</span>);
<a name="l01997"></a>01997     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F00008445B4ull);
<a name="l01998"></a>01998 }
<a name="l01999"></a>01999 <span class="preprocessor">#else</span>
<a name="l02000"></a><a class="code" href="cvmx-endor-defs_8h.html#a306f80ff8d76debd15b0775850ec4517">02000</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_PROC_MON_COUNT (CVMX_ADD_IO_SEG(0x00010F00008445B4ull))</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_CLR CVMX_ENDOR_RSTCLK_RESET0_CLR_FUNC()</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET0_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l02005"></a>02005 {
<a name="l02006"></a>02006     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02007"></a>02007         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET0_CLR not supported on this chip\n&quot;</span>);
<a name="l02008"></a>02008     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844408ull);
<a name="l02009"></a>02009 }
<a name="l02010"></a>02010 <span class="preprocessor">#else</span>
<a name="l02011"></a><a class="code" href="cvmx-endor-defs_8h.html#a04572dbb5d9df374d2239b7b7ad0b9e4">02011</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_CLR (CVMX_ADD_IO_SEG(0x00010F0000844408ull))</span>
<a name="l02012"></a>02012 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_SET CVMX_ENDOR_RSTCLK_RESET0_SET_FUNC()</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET0_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l02016"></a>02016 {
<a name="l02017"></a>02017     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02018"></a>02018         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET0_SET not supported on this chip\n&quot;</span>);
<a name="l02019"></a>02019     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844404ull);
<a name="l02020"></a>02020 }
<a name="l02021"></a>02021 <span class="preprocessor">#else</span>
<a name="l02022"></a><a class="code" href="cvmx-endor-defs_8h.html#ae8e69dcc7e09e435a6f6ecc8ce53e20f">02022</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_SET (CVMX_ADD_IO_SEG(0x00010F0000844404ull))</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_STATE CVMX_ENDOR_RSTCLK_RESET0_STATE_FUNC()</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET0_STATE_FUNC(<span class="keywordtype">void</span>)
<a name="l02027"></a>02027 {
<a name="l02028"></a>02028     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02029"></a>02029         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET0_STATE not supported on this chip\n&quot;</span>);
<a name="l02030"></a>02030     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844400ull);
<a name="l02031"></a>02031 }
<a name="l02032"></a>02032 <span class="preprocessor">#else</span>
<a name="l02033"></a><a class="code" href="cvmx-endor-defs_8h.html#aa39ce37b1570972e8d21c2eaf998ba80">02033</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET0_STATE (CVMX_ADD_IO_SEG(0x00010F0000844400ull))</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_CLR CVMX_ENDOR_RSTCLK_RESET1_CLR_FUNC()</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET1_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l02038"></a>02038 {
<a name="l02039"></a>02039     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02040"></a>02040         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET1_CLR not supported on this chip\n&quot;</span>);
<a name="l02041"></a>02041     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844418ull);
<a name="l02042"></a>02042 }
<a name="l02043"></a>02043 <span class="preprocessor">#else</span>
<a name="l02044"></a><a class="code" href="cvmx-endor-defs_8h.html#a002215a2f2a2e5cb27d1f9db846e82c7">02044</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_CLR (CVMX_ADD_IO_SEG(0x00010F0000844418ull))</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_SET CVMX_ENDOR_RSTCLK_RESET1_SET_FUNC()</span>
<a name="l02048"></a>02048 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET1_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l02049"></a>02049 {
<a name="l02050"></a>02050     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02051"></a>02051         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET1_SET not supported on this chip\n&quot;</span>);
<a name="l02052"></a>02052     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844414ull);
<a name="l02053"></a>02053 }
<a name="l02054"></a>02054 <span class="preprocessor">#else</span>
<a name="l02055"></a><a class="code" href="cvmx-endor-defs_8h.html#ae8688ac4dd72313e77e8e8d4b441391e">02055</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_SET (CVMX_ADD_IO_SEG(0x00010F0000844414ull))</span>
<a name="l02056"></a>02056 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_STATE CVMX_ENDOR_RSTCLK_RESET1_STATE_FUNC()</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_RESET1_STATE_FUNC(<span class="keywordtype">void</span>)
<a name="l02060"></a>02060 {
<a name="l02061"></a>02061     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02062"></a>02062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_RESET1_STATE not supported on this chip\n&quot;</span>);
<a name="l02063"></a>02063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844410ull);
<a name="l02064"></a>02064 }
<a name="l02065"></a>02065 <span class="preprocessor">#else</span>
<a name="l02066"></a><a class="code" href="cvmx-endor-defs_8h.html#ad5613dcb69b43225e3e3b592f14e2fa6">02066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_RESET1_STATE (CVMX_ADD_IO_SEG(0x00010F0000844410ull))</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_CLR CVMX_ENDOR_RSTCLK_SW_INTR_CLR_FUNC()</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_SW_INTR_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l02071"></a>02071 {
<a name="l02072"></a>02072     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02073"></a>02073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_SW_INTR_CLR not supported on this chip\n&quot;</span>);
<a name="l02074"></a>02074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844588ull);
<a name="l02075"></a>02075 }
<a name="l02076"></a>02076 <span class="preprocessor">#else</span>
<a name="l02077"></a><a class="code" href="cvmx-endor-defs_8h.html#a796e281e5bc0646cb096052ca0f0a446">02077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_CLR (CVMX_ADD_IO_SEG(0x00010F0000844588ull))</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02080"></a>02080 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_SET CVMX_ENDOR_RSTCLK_SW_INTR_SET_FUNC()</span>
<a name="l02081"></a>02081 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_SW_INTR_SET_FUNC(<span class="keywordtype">void</span>)
<a name="l02082"></a>02082 {
<a name="l02083"></a>02083     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02084"></a>02084         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_SW_INTR_SET not supported on this chip\n&quot;</span>);
<a name="l02085"></a>02085     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844584ull);
<a name="l02086"></a>02086 }
<a name="l02087"></a>02087 <span class="preprocessor">#else</span>
<a name="l02088"></a><a class="code" href="cvmx-endor-defs_8h.html#a7e1aaa236b7b1d6e69e29a4487d32d24">02088</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_SET (CVMX_ADD_IO_SEG(0x00010F0000844584ull))</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02091"></a>02091 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_STATUS CVMX_ENDOR_RSTCLK_SW_INTR_STATUS_FUNC()</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_SW_INTR_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l02093"></a>02093 {
<a name="l02094"></a>02094     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02095"></a>02095         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_SW_INTR_STATUS not supported on this chip\n&quot;</span>);
<a name="l02096"></a>02096     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844580ull);
<a name="l02097"></a>02097 }
<a name="l02098"></a>02098 <span class="preprocessor">#else</span>
<a name="l02099"></a><a class="code" href="cvmx-endor-defs_8h.html#a2e21d3c4c8e69bdc01c2ed201c5636a6">02099</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_SW_INTR_STATUS (CVMX_ADD_IO_SEG(0x00010F0000844580ull))</span>
<a name="l02100"></a>02100 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_CTL CVMX_ENDOR_RSTCLK_TIMER_CTL_FUNC()</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_TIMER_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l02104"></a>02104 {
<a name="l02105"></a>02105     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02106"></a>02106         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMER_CTL not supported on this chip\n&quot;</span>);
<a name="l02107"></a>02107     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844500ull);
<a name="l02108"></a>02108 }
<a name="l02109"></a>02109 <span class="preprocessor">#else</span>
<a name="l02110"></a><a class="code" href="cvmx-endor-defs_8h.html#a02ca90b4628b260f399b2aec1c877b97">02110</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_CTL (CVMX_ADD_IO_SEG(0x00010F0000844500ull))</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_INTR_CLR CVMX_ENDOR_RSTCLK_TIMER_INTR_CLR_FUNC()</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_TIMER_INTR_CLR_FUNC(<span class="keywordtype">void</span>)
<a name="l02115"></a>02115 {
<a name="l02116"></a>02116     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02117"></a>02117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMER_INTR_CLR not supported on this chip\n&quot;</span>);
<a name="l02118"></a>02118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844534ull);
<a name="l02119"></a>02119 }
<a name="l02120"></a>02120 <span class="preprocessor">#else</span>
<a name="l02121"></a><a class="code" href="cvmx-endor-defs_8h.html#ad0737bbe614e1c3ed642f35f6b312e78">02121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_INTR_CLR (CVMX_ADD_IO_SEG(0x00010F0000844534ull))</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_INTR_STATUS CVMX_ENDOR_RSTCLK_TIMER_INTR_STATUS_FUNC()</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_TIMER_INTR_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l02126"></a>02126 {
<a name="l02127"></a>02127     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02128"></a>02128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMER_INTR_STATUS not supported on this chip\n&quot;</span>);
<a name="l02129"></a>02129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844530ull);
<a name="l02130"></a>02130 }
<a name="l02131"></a>02131 <span class="preprocessor">#else</span>
<a name="l02132"></a><a class="code" href="cvmx-endor-defs_8h.html#a249da8c85688ef0082c9355fb72ff317">02132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_INTR_STATUS (CVMX_ADD_IO_SEG(0x00010F0000844530ull))</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02135"></a>02135 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_MAX CVMX_ENDOR_RSTCLK_TIMER_MAX_FUNC()</span>
<a name="l02136"></a>02136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_TIMER_MAX_FUNC(<span class="keywordtype">void</span>)
<a name="l02137"></a>02137 {
<a name="l02138"></a>02138     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02139"></a>02139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMER_MAX not supported on this chip\n&quot;</span>);
<a name="l02140"></a>02140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844508ull);
<a name="l02141"></a>02141 }
<a name="l02142"></a>02142 <span class="preprocessor">#else</span>
<a name="l02143"></a><a class="code" href="cvmx-endor-defs_8h.html#a3bfdd2d666eb0ce9b36ee3fd88eac183">02143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_MAX (CVMX_ADD_IO_SEG(0x00010F0000844508ull))</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_VALUE CVMX_ENDOR_RSTCLK_TIMER_VALUE_FUNC()</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_TIMER_VALUE_FUNC(<span class="keywordtype">void</span>)
<a name="l02148"></a>02148 {
<a name="l02149"></a>02149     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02150"></a>02150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMER_VALUE not supported on this chip\n&quot;</span>);
<a name="l02151"></a>02151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844504ull);
<a name="l02152"></a>02152 }
<a name="l02153"></a>02153 <span class="preprocessor">#else</span>
<a name="l02154"></a><a class="code" href="cvmx-endor-defs_8h.html#aa115f55507f8bfe47b189322c8d7fc75">02154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMER_VALUE (CVMX_ADD_IO_SEG(0x00010F0000844504ull))</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-endor-defs_8h.html#ad3c83705072a4531c52ea10331dbf77f">CVMX_ENDOR_RSTCLK_TIMEX_THRD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02158"></a>02158 {
<a name="l02159"></a>02159     <span class="keywordflow">if</span> (!(
<a name="l02160"></a>02160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l02161"></a>02161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_TIMEX_THRD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02162"></a>02162     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844510ull) + ((offset) &amp; 7) * 4;
<a name="l02163"></a>02163 }
<a name="l02164"></a>02164 <span class="preprocessor">#else</span>
<a name="l02165"></a><a class="code" href="cvmx-endor-defs_8h.html#ad3c83705072a4531c52ea10331dbf77f">02165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_TIMEX_THRD(offset) (CVMX_ADD_IO_SEG(0x00010F0000844510ull) + ((offset) &amp; 7) * 4)</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_VERSION CVMX_ENDOR_RSTCLK_VERSION_FUNC()</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ENDOR_RSTCLK_VERSION_FUNC(<span class="keywordtype">void</span>)
<a name="l02170"></a>02170 {
<a name="l02171"></a>02171     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02172"></a>02172         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ENDOR_RSTCLK_VERSION not supported on this chip\n&quot;</span>);
<a name="l02173"></a>02173     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010F0000844570ull);
<a name="l02174"></a>02174 }
<a name="l02175"></a>02175 <span class="preprocessor">#else</span>
<a name="l02176"></a><a class="code" href="cvmx-endor-defs_8h.html#a86761e8591a88453922a7481ab3fb977">02176</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ENDOR_RSTCLK_VERSION (CVMX_ADD_IO_SEG(0x00010F0000844570ull))</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02178"></a>02178 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02179"></a>02179 <span class="comment">/**</span>
<a name="l02180"></a>02180 <span class="comment"> * cvmx_endor_adma_auto_clk_gate</span>
<a name="l02181"></a>02181 <span class="comment"> */</span>
<a name="l02182"></a><a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html">02182</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html" title="cvmx_endor_adma_auto_clk_gate">cvmx_endor_adma_auto_clk_gate</a> {
<a name="l02183"></a><a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html#a6fc97e954ae2bb541596e9cf40ba9de0">02183</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html#a6fc97e954ae2bb541596e9cf40ba9de0">u32</a>;
<a name="l02184"></a><a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html">02184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html">cvmx_endor_adma_auto_clk_gate_s</a> {
<a name="l02185"></a>02185 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02186"></a>02186 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#aca0a46c15a99e4d7626d5b03f2f644f7">reserved_1_31</a>                : 31;
<a name="l02187"></a>02187     uint32_t <a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#a6dd2523d21369330b6fc18cf5017bd01">auto_gate</a>                    : 1;  <span class="comment">/**&lt; 1==enable auto-clock-gating */</span>
<a name="l02188"></a>02188 <span class="preprocessor">#else</span>
<a name="l02189"></a><a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#a6dd2523d21369330b6fc18cf5017bd01">02189</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#a6dd2523d21369330b6fc18cf5017bd01">auto_gate</a>                    : 1;
<a name="l02190"></a><a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#aca0a46c15a99e4d7626d5b03f2f644f7">02190</a>     uint32_t <a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html#aca0a46c15a99e4d7626d5b03f2f644f7">reserved_1_31</a>                : 31;
<a name="l02191"></a>02191 <span class="preprocessor">#endif</span>
<a name="l02192"></a>02192 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html#afb5310b50acd183b342b4107bd1a659a">s</a>;
<a name="l02193"></a><a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html#acc1a5e1c7addade005d26ebb88e12edc">02193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__auto__clk__gate_1_1cvmx__endor__adma__auto__clk__gate__s.html">cvmx_endor_adma_auto_clk_gate_s</a> <a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html#acc1a5e1c7addade005d26ebb88e12edc">cnf71xx</a>;
<a name="l02194"></a>02194 };
<a name="l02195"></a><a class="code" href="cvmx-endor-defs_8h.html#af6d4b742b847d28c644701543a20d9c0">02195</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html" title="cvmx_endor_adma_auto_clk_gate">cvmx_endor_adma_auto_clk_gate</a> <a class="code" href="unioncvmx__endor__adma__auto__clk__gate.html" title="cvmx_endor_adma_auto_clk_gate">cvmx_endor_adma_auto_clk_gate_t</a>;
<a name="l02196"></a>02196 <span class="comment"></span>
<a name="l02197"></a>02197 <span class="comment">/**</span>
<a name="l02198"></a>02198 <span class="comment"> * cvmx_endor_adma_axi_rspcode</span>
<a name="l02199"></a>02199 <span class="comment"> */</span>
<a name="l02200"></a><a class="code" href="unioncvmx__endor__adma__axi__rspcode.html">02200</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axi__rspcode.html" title="cvmx_endor_adma_axi_rspcode">cvmx_endor_adma_axi_rspcode</a> {
<a name="l02201"></a><a class="code" href="unioncvmx__endor__adma__axi__rspcode.html#ad63a444f4b4fa4816a6e4098d98b9141">02201</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__axi__rspcode.html#ad63a444f4b4fa4816a6e4098d98b9141">u32</a>;
<a name="l02202"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html">02202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html">cvmx_endor_adma_axi_rspcode_s</a> {
<a name="l02203"></a>02203 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a245e85df9daf7eae078cb6e2e2d3b472">reserved_16_31</a>               : 16;
<a name="l02205"></a>02205     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a950efe4d6c6ea2bf91569a8655ff41fe">ch7_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#7 AXI response code */</span>
<a name="l02206"></a>02206     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ae83efd437c857ac0edc4948f28aa354b">ch6_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#6 AXI response code */</span>
<a name="l02207"></a>02207     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a61e3eba9ef42a1007d89fa6855971aa2">ch5_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#5 AXI response code */</span>
<a name="l02208"></a>02208     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a95e41522e508b9207d1b7b654f332a7d">ch4_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#4 AXI response code */</span>
<a name="l02209"></a>02209     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ab3f916701a03f16e0a92946d75e3745a">ch3_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#3 AXI response code */</span>
<a name="l02210"></a>02210     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a7152f7addcd38df996d27c9338253d5f">ch2_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#2 AXI response code */</span>
<a name="l02211"></a>02211     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a9c203059a3acd1d9bff77dff8d30a955">ch1_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#1 AXI response code */</span>
<a name="l02212"></a>02212     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a87d17b04ee8c3f8ad590719883c5c981">ch0_axi_rspcode</a>              : 2;  <span class="comment">/**&lt; dma \#0 AXI response code */</span>
<a name="l02213"></a>02213 <span class="preprocessor">#else</span>
<a name="l02214"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a87d17b04ee8c3f8ad590719883c5c981">02214</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a87d17b04ee8c3f8ad590719883c5c981">ch0_axi_rspcode</a>              : 2;
<a name="l02215"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a9c203059a3acd1d9bff77dff8d30a955">02215</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a9c203059a3acd1d9bff77dff8d30a955">ch1_axi_rspcode</a>              : 2;
<a name="l02216"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a7152f7addcd38df996d27c9338253d5f">02216</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a7152f7addcd38df996d27c9338253d5f">ch2_axi_rspcode</a>              : 2;
<a name="l02217"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ab3f916701a03f16e0a92946d75e3745a">02217</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ab3f916701a03f16e0a92946d75e3745a">ch3_axi_rspcode</a>              : 2;
<a name="l02218"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a95e41522e508b9207d1b7b654f332a7d">02218</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a95e41522e508b9207d1b7b654f332a7d">ch4_axi_rspcode</a>              : 2;
<a name="l02219"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a61e3eba9ef42a1007d89fa6855971aa2">02219</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a61e3eba9ef42a1007d89fa6855971aa2">ch5_axi_rspcode</a>              : 2;
<a name="l02220"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ae83efd437c857ac0edc4948f28aa354b">02220</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#ae83efd437c857ac0edc4948f28aa354b">ch6_axi_rspcode</a>              : 2;
<a name="l02221"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a950efe4d6c6ea2bf91569a8655ff41fe">02221</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a950efe4d6c6ea2bf91569a8655ff41fe">ch7_axi_rspcode</a>              : 2;
<a name="l02222"></a><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a245e85df9daf7eae078cb6e2e2d3b472">02222</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html#a245e85df9daf7eae078cb6e2e2d3b472">reserved_16_31</a>               : 16;
<a name="l02223"></a>02223 <span class="preprocessor">#endif</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__axi__rspcode.html#ac740dc8c0871dc9f2840e8ac235af848">s</a>;
<a name="l02225"></a><a class="code" href="unioncvmx__endor__adma__axi__rspcode.html#a8ceef6ece27722b5cebde35f61d01b4b">02225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axi__rspcode_1_1cvmx__endor__adma__axi__rspcode__s.html">cvmx_endor_adma_axi_rspcode_s</a>  <a class="code" href="unioncvmx__endor__adma__axi__rspcode.html#a8ceef6ece27722b5cebde35f61d01b4b">cnf71xx</a>;
<a name="l02226"></a>02226 };
<a name="l02227"></a><a class="code" href="cvmx-endor-defs_8h.html#affed140845bae579946081256b31f55a">02227</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axi__rspcode.html" title="cvmx_endor_adma_axi_rspcode">cvmx_endor_adma_axi_rspcode</a> <a class="code" href="unioncvmx__endor__adma__axi__rspcode.html" title="cvmx_endor_adma_axi_rspcode">cvmx_endor_adma_axi_rspcode_t</a>;
<a name="l02228"></a>02228 <span class="comment"></span>
<a name="l02229"></a>02229 <span class="comment">/**</span>
<a name="l02230"></a>02230 <span class="comment"> * cvmx_endor_adma_axi_signal</span>
<a name="l02231"></a>02231 <span class="comment"> */</span>
<a name="l02232"></a><a class="code" href="unioncvmx__endor__adma__axi__signal.html">02232</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axi__signal.html" title="cvmx_endor_adma_axi_signal">cvmx_endor_adma_axi_signal</a> {
<a name="l02233"></a><a class="code" href="unioncvmx__endor__adma__axi__signal.html#ae7e8c0b4d5d1b9219856a50265b8747d">02233</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__axi__signal.html#ae7e8c0b4d5d1b9219856a50265b8747d">u32</a>;
<a name="l02234"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html">02234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html">cvmx_endor_adma_axi_signal_s</a> {
<a name="l02235"></a>02235 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#afd3dc0a7daad15bd6fbcaac767114194">reserved_25_31</a>               : 7;
<a name="l02237"></a>02237     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#af21548f146215a6a4341502280c65441">awcobuf</a>                      : 1;  <span class="comment">/**&lt; ADMA_COBUF */</span>
<a name="l02238"></a>02238     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ae4d2ba347b71f524c4a51a42fdf77cba">reserved_10_23</a>               : 14;
<a name="l02239"></a>02239     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ad046c6eb03e19e9a330d4b59a87d3c20">awlock</a>                       : 2;  <span class="comment">/**&lt; ADMA_AWLOCK */</span>
<a name="l02240"></a>02240     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a913be38488b9b8ef50efd76541d2d2a0">reserved_2_7</a>                 : 6;
<a name="l02241"></a>02241     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a19b0ec687b7294be7e28d5c5c893d642">arlock</a>                       : 2;  <span class="comment">/**&lt; ADMA_ARLOCK */</span>
<a name="l02242"></a>02242 <span class="preprocessor">#else</span>
<a name="l02243"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a19b0ec687b7294be7e28d5c5c893d642">02243</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a19b0ec687b7294be7e28d5c5c893d642">arlock</a>                       : 2;
<a name="l02244"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a913be38488b9b8ef50efd76541d2d2a0">02244</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#a913be38488b9b8ef50efd76541d2d2a0">reserved_2_7</a>                 : 6;
<a name="l02245"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ad046c6eb03e19e9a330d4b59a87d3c20">02245</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ad046c6eb03e19e9a330d4b59a87d3c20">awlock</a>                       : 2;
<a name="l02246"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ae4d2ba347b71f524c4a51a42fdf77cba">02246</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#ae4d2ba347b71f524c4a51a42fdf77cba">reserved_10_23</a>               : 14;
<a name="l02247"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#af21548f146215a6a4341502280c65441">02247</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#af21548f146215a6a4341502280c65441">awcobuf</a>                      : 1;
<a name="l02248"></a><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#afd3dc0a7daad15bd6fbcaac767114194">02248</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html#afd3dc0a7daad15bd6fbcaac767114194">reserved_25_31</a>               : 7;
<a name="l02249"></a>02249 <span class="preprocessor">#endif</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__axi__signal.html#af404b99dec4f6e0e49a51abde30914b2">s</a>;
<a name="l02251"></a><a class="code" href="unioncvmx__endor__adma__axi__signal.html#ab7dac16622d2571ebbbfddf951d52352">02251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axi__signal_1_1cvmx__endor__adma__axi__signal__s.html">cvmx_endor_adma_axi_signal_s</a>   <a class="code" href="unioncvmx__endor__adma__axi__signal.html#ab7dac16622d2571ebbbfddf951d52352">cnf71xx</a>;
<a name="l02252"></a>02252 };
<a name="l02253"></a><a class="code" href="cvmx-endor-defs_8h.html#a91da3035a91577b64c76d7a3c1d0b998">02253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axi__signal.html" title="cvmx_endor_adma_axi_signal">cvmx_endor_adma_axi_signal</a> <a class="code" href="unioncvmx__endor__adma__axi__signal.html" title="cvmx_endor_adma_axi_signal">cvmx_endor_adma_axi_signal_t</a>;
<a name="l02254"></a>02254 <span class="comment"></span>
<a name="l02255"></a>02255 <span class="comment">/**</span>
<a name="l02256"></a>02256 <span class="comment"> * cvmx_endor_adma_axierr_intr</span>
<a name="l02257"></a>02257 <span class="comment"> */</span>
<a name="l02258"></a><a class="code" href="unioncvmx__endor__adma__axierr__intr.html">02258</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axierr__intr.html" title="cvmx_endor_adma_axierr_intr">cvmx_endor_adma_axierr_intr</a> {
<a name="l02259"></a><a class="code" href="unioncvmx__endor__adma__axierr__intr.html#a519e004672d7c967e8dd482385ebfbc5">02259</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__axierr__intr.html#a519e004672d7c967e8dd482385ebfbc5">u32</a>;
<a name="l02260"></a><a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html">02260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html">cvmx_endor_adma_axierr_intr_s</a> {
<a name="l02261"></a>02261 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02262"></a>02262 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a45c920095e92706dbb256eeab21cd8e8">reserved_1_31</a>                : 31;
<a name="l02263"></a>02263     uint32_t <a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a8bfef64d582e58b204cc6596ab2d0d58">axi_err_int</a>                  : 1;  <span class="comment">/**&lt; AXI Error interrupt */</span>
<a name="l02264"></a>02264 <span class="preprocessor">#else</span>
<a name="l02265"></a><a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a8bfef64d582e58b204cc6596ab2d0d58">02265</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a8bfef64d582e58b204cc6596ab2d0d58">axi_err_int</a>                  : 1;
<a name="l02266"></a><a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a45c920095e92706dbb256eeab21cd8e8">02266</a>     uint32_t <a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html#a45c920095e92706dbb256eeab21cd8e8">reserved_1_31</a>                : 31;
<a name="l02267"></a>02267 <span class="preprocessor">#endif</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__axierr__intr.html#af6ab6d5c98ac76102b82d898f4c7e622">s</a>;
<a name="l02269"></a><a class="code" href="unioncvmx__endor__adma__axierr__intr.html#a5a3055e6fc9a87230e8400f8f15f706a">02269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__axierr__intr_1_1cvmx__endor__adma__axierr__intr__s.html">cvmx_endor_adma_axierr_intr_s</a>  <a class="code" href="unioncvmx__endor__adma__axierr__intr.html#a5a3055e6fc9a87230e8400f8f15f706a">cnf71xx</a>;
<a name="l02270"></a>02270 };
<a name="l02271"></a><a class="code" href="cvmx-endor-defs_8h.html#ac8318dcb496b3a25cf75378c1c644dc5">02271</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__axierr__intr.html" title="cvmx_endor_adma_axierr_intr">cvmx_endor_adma_axierr_intr</a> <a class="code" href="unioncvmx__endor__adma__axierr__intr.html" title="cvmx_endor_adma_axierr_intr">cvmx_endor_adma_axierr_intr_t</a>;
<a name="l02272"></a>02272 <span class="comment"></span>
<a name="l02273"></a>02273 <span class="comment">/**</span>
<a name="l02274"></a>02274 <span class="comment"> * cvmx_endor_adma_dma#_addr_hi</span>
<a name="l02275"></a>02275 <span class="comment"> */</span>
<a name="l02276"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html">02276</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html" title="cvmx_endor_adma_dma::_addr_hi">cvmx_endor_adma_dmax_addr_hi</a> {
<a name="l02277"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html#af13335af0ac7b9d98a2d2a80988fc7a2">02277</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html#af13335af0ac7b9d98a2d2a80988fc7a2">u32</a>;
<a name="l02278"></a><a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html">02278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html">cvmx_endor_adma_dmax_addr_hi_s</a> {
<a name="l02279"></a>02279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a3ab57e9b2bf2c9a8795cfe54616e7dfc">reserved_8_31</a>                : 24;
<a name="l02281"></a>02281     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a63a50c03d173af8cc097672c34d43f19">hi_addr</a>                      : 8;  <span class="comment">/**&lt; dma low address[63:32] */</span>
<a name="l02282"></a>02282 <span class="preprocessor">#else</span>
<a name="l02283"></a><a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a63a50c03d173af8cc097672c34d43f19">02283</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a63a50c03d173af8cc097672c34d43f19">hi_addr</a>                      : 8;
<a name="l02284"></a><a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a3ab57e9b2bf2c9a8795cfe54616e7dfc">02284</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html#a3ab57e9b2bf2c9a8795cfe54616e7dfc">reserved_8_31</a>                : 24;
<a name="l02285"></a>02285 <span class="preprocessor">#endif</span>
<a name="l02286"></a>02286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html#afae43861bb3848dce795a234723876f6">s</a>;
<a name="l02287"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html#aa73dbe0646c3c4c6df553354f289f8bb">02287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__addr__hi_1_1cvmx__endor__adma__dmax__addr__hi__s.html">cvmx_endor_adma_dmax_addr_hi_s</a> <a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html#aa73dbe0646c3c4c6df553354f289f8bb">cnf71xx</a>;
<a name="l02288"></a>02288 };
<a name="l02289"></a><a class="code" href="cvmx-endor-defs_8h.html#a629d969bb736a1d8474f99da5e733a9c">02289</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html" title="cvmx_endor_adma_dma::_addr_hi">cvmx_endor_adma_dmax_addr_hi</a> <a class="code" href="unioncvmx__endor__adma__dmax__addr__hi.html" title="cvmx_endor_adma_dma::_addr_hi">cvmx_endor_adma_dmax_addr_hi_t</a>;
<a name="l02290"></a>02290 <span class="comment"></span>
<a name="l02291"></a>02291 <span class="comment">/**</span>
<a name="l02292"></a>02292 <span class="comment"> * cvmx_endor_adma_dma#_addr_lo</span>
<a name="l02293"></a>02293 <span class="comment"> */</span>
<a name="l02294"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html">02294</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html" title="cvmx_endor_adma_dma::_addr_lo">cvmx_endor_adma_dmax_addr_lo</a> {
<a name="l02295"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html#ad16faf708f08e8249fe231a60c925ba9">02295</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html#ad16faf708f08e8249fe231a60c925ba9">u32</a>;
<a name="l02296"></a><a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html">02296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html">cvmx_endor_adma_dmax_addr_lo_s</a> {
<a name="l02297"></a>02297 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html#a42fdd6f785c35f1f373219a542f9c286">lo_addr</a>                      : 32; <span class="comment">/**&lt; dma low address[31:0] */</span>
<a name="l02299"></a>02299 <span class="preprocessor">#else</span>
<a name="l02300"></a><a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html#a42fdd6f785c35f1f373219a542f9c286">02300</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html#a42fdd6f785c35f1f373219a542f9c286">lo_addr</a>                      : 32;
<a name="l02301"></a>02301 <span class="preprocessor">#endif</span>
<a name="l02302"></a>02302 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html#ad4dbfd675b7876dfc9717770ca3ef1cd">s</a>;
<a name="l02303"></a><a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html#a8db3964232c86f925a87109eafcf1a58">02303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__addr__lo_1_1cvmx__endor__adma__dmax__addr__lo__s.html">cvmx_endor_adma_dmax_addr_lo_s</a> <a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html#a8db3964232c86f925a87109eafcf1a58">cnf71xx</a>;
<a name="l02304"></a>02304 };
<a name="l02305"></a><a class="code" href="cvmx-endor-defs_8h.html#a39df16d9362232d6473c3347e8d0c89f">02305</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html" title="cvmx_endor_adma_dma::_addr_lo">cvmx_endor_adma_dmax_addr_lo</a> <a class="code" href="unioncvmx__endor__adma__dmax__addr__lo.html" title="cvmx_endor_adma_dma::_addr_lo">cvmx_endor_adma_dmax_addr_lo_t</a>;
<a name="l02306"></a>02306 <span class="comment"></span>
<a name="l02307"></a>02307 <span class="comment">/**</span>
<a name="l02308"></a>02308 <span class="comment"> * cvmx_endor_adma_dma#_cfg</span>
<a name="l02309"></a>02309 <span class="comment"> */</span>
<a name="l02310"></a><a class="code" href="unioncvmx__endor__adma__dmax__cfg.html">02310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__cfg.html" title="cvmx_endor_adma_dma::_cfg">cvmx_endor_adma_dmax_cfg</a> {
<a name="l02311"></a><a class="code" href="unioncvmx__endor__adma__dmax__cfg.html#a54737d67343ba4665baefb6a6f8c6edc">02311</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dmax__cfg.html#a54737d67343ba4665baefb6a6f8c6edc">u32</a>;
<a name="l02312"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html">02312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html">cvmx_endor_adma_dmax_cfg_s</a> {
<a name="l02313"></a>02313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02314"></a>02314 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#acb7924a935d63714f24f3bb36855e3fe">reserved_25_31</a>               : 7;
<a name="l02315"></a>02315     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8220d7c50e68689f948c4c4bf6c94cd0">endian</a>                       : 1;  <span class="comment">/**&lt; 0==byte-swap, 1==word */</span>
<a name="l02316"></a>02316     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aed8e1f3fe8bf833fe61a6bfdfab99e53">reserved_18_23</a>               : 6;
<a name="l02317"></a>02317     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeb4be0e35532327f685b00174fb5fa47">hmm_ofs</a>                      : 2;  <span class="comment">/**&lt; HMM memory byte offset */</span>
<a name="l02318"></a>02318     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8c299cffee813c5a4bd2110c0bf5efe5">reserved_13_15</a>               : 3;
<a name="l02319"></a>02319     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#ae294d5c6bd072814bdbd6706f60b52d5">awcache_lbm</a>                  : 1;  <span class="comment">/**&lt; AWCACHE last burst mode, 1==force 0 on the last write data */</span>
<a name="l02320"></a>02320     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeba1cf2d707aa4f39dec21bb5d5dd048">awcache</a>                      : 4;  <span class="comment">/**&lt; ADMA_AWCACHE */</span>
<a name="l02321"></a>02321     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aa079331a27b9e860efd336185c5512a4">reserved_6_7</a>                 : 2;
<a name="l02322"></a>02322     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a67cf1d78b122cb09d603158085869024">bst_bound</a>                    : 1;  <span class="comment">/**&lt; burst boundary (0==4kB, 1==128 byte) */</span>
<a name="l02323"></a>02323     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a3cf103405d00ff63780713eabf973753">max_bstlen</a>                   : 1;  <span class="comment">/**&lt; maximum burst length(0==8 dword) */</span>
<a name="l02324"></a>02324     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a83a50f2bdd6e299e33e8a5983bfb4943">reserved_1_3</a>                 : 3;
<a name="l02325"></a>02325     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a94127750067300f632c9a110742064bf">enable</a>                       : 1;  <span class="comment">/**&lt; 1 == dma enable */</span>
<a name="l02326"></a>02326 <span class="preprocessor">#else</span>
<a name="l02327"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a94127750067300f632c9a110742064bf">02327</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a94127750067300f632c9a110742064bf">enable</a>                       : 1;
<a name="l02328"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a83a50f2bdd6e299e33e8a5983bfb4943">02328</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a83a50f2bdd6e299e33e8a5983bfb4943">reserved_1_3</a>                 : 3;
<a name="l02329"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a3cf103405d00ff63780713eabf973753">02329</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a3cf103405d00ff63780713eabf973753">max_bstlen</a>                   : 1;
<a name="l02330"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a67cf1d78b122cb09d603158085869024">02330</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a67cf1d78b122cb09d603158085869024">bst_bound</a>                    : 1;
<a name="l02331"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aa079331a27b9e860efd336185c5512a4">02331</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aa079331a27b9e860efd336185c5512a4">reserved_6_7</a>                 : 2;
<a name="l02332"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeba1cf2d707aa4f39dec21bb5d5dd048">02332</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeba1cf2d707aa4f39dec21bb5d5dd048">awcache</a>                      : 4;
<a name="l02333"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#ae294d5c6bd072814bdbd6706f60b52d5">02333</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#ae294d5c6bd072814bdbd6706f60b52d5">awcache_lbm</a>                  : 1;
<a name="l02334"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8c299cffee813c5a4bd2110c0bf5efe5">02334</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8c299cffee813c5a4bd2110c0bf5efe5">reserved_13_15</a>               : 3;
<a name="l02335"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeb4be0e35532327f685b00174fb5fa47">02335</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aeb4be0e35532327f685b00174fb5fa47">hmm_ofs</a>                      : 2;
<a name="l02336"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aed8e1f3fe8bf833fe61a6bfdfab99e53">02336</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#aed8e1f3fe8bf833fe61a6bfdfab99e53">reserved_18_23</a>               : 6;
<a name="l02337"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8220d7c50e68689f948c4c4bf6c94cd0">02337</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#a8220d7c50e68689f948c4c4bf6c94cd0">endian</a>                       : 1;
<a name="l02338"></a><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#acb7924a935d63714f24f3bb36855e3fe">02338</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html#acb7924a935d63714f24f3bb36855e3fe">reserved_25_31</a>               : 7;
<a name="l02339"></a>02339 <span class="preprocessor">#endif</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dmax__cfg.html#a9d1b0b475e0811f89338244f01301f36">s</a>;
<a name="l02341"></a><a class="code" href="unioncvmx__endor__adma__dmax__cfg.html#a2443bc5225f39911289ca41f0f915f5b">02341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__cfg_1_1cvmx__endor__adma__dmax__cfg__s.html">cvmx_endor_adma_dmax_cfg_s</a>     <a class="code" href="unioncvmx__endor__adma__dmax__cfg.html#a2443bc5225f39911289ca41f0f915f5b">cnf71xx</a>;
<a name="l02342"></a>02342 };
<a name="l02343"></a><a class="code" href="cvmx-endor-defs_8h.html#af935f57bedffaa15a35a13e788e5408f">02343</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__cfg.html" title="cvmx_endor_adma_dma::_cfg">cvmx_endor_adma_dmax_cfg</a> <a class="code" href="unioncvmx__endor__adma__dmax__cfg.html" title="cvmx_endor_adma_dma::_cfg">cvmx_endor_adma_dmax_cfg_t</a>;
<a name="l02344"></a>02344 <span class="comment"></span>
<a name="l02345"></a>02345 <span class="comment">/**</span>
<a name="l02346"></a>02346 <span class="comment"> * cvmx_endor_adma_dma#_size</span>
<a name="l02347"></a>02347 <span class="comment"> */</span>
<a name="l02348"></a><a class="code" href="unioncvmx__endor__adma__dmax__size.html">02348</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__size.html" title="cvmx_endor_adma_dma::_size">cvmx_endor_adma_dmax_size</a> {
<a name="l02349"></a><a class="code" href="unioncvmx__endor__adma__dmax__size.html#a839babd2699582c96b82b777704c6b94">02349</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dmax__size.html#a839babd2699582c96b82b777704c6b94">u32</a>;
<a name="l02350"></a><a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html">02350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html">cvmx_endor_adma_dmax_size_s</a> {
<a name="l02351"></a>02351 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02352"></a>02352 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#a07063f786a4f41d8ae5fd583e33f6682">reserved_18_31</a>               : 14;
<a name="l02353"></a>02353     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#af3b2d194a955b97cfc26b307986ac7d9">dma_size</a>                     : 18; <span class="comment">/**&lt; dma transfer byte size */</span>
<a name="l02354"></a>02354 <span class="preprocessor">#else</span>
<a name="l02355"></a><a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#af3b2d194a955b97cfc26b307986ac7d9">02355</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#af3b2d194a955b97cfc26b307986ac7d9">dma_size</a>                     : 18;
<a name="l02356"></a><a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#a07063f786a4f41d8ae5fd583e33f6682">02356</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html#a07063f786a4f41d8ae5fd583e33f6682">reserved_18_31</a>               : 14;
<a name="l02357"></a>02357 <span class="preprocessor">#endif</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dmax__size.html#ad38737fe2497220e42d55f7702ff7704">s</a>;
<a name="l02359"></a><a class="code" href="unioncvmx__endor__adma__dmax__size.html#a29f024311ae4a92b62428048d2538c11">02359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmax__size_1_1cvmx__endor__adma__dmax__size__s.html">cvmx_endor_adma_dmax_size_s</a>    <a class="code" href="unioncvmx__endor__adma__dmax__size.html#a29f024311ae4a92b62428048d2538c11">cnf71xx</a>;
<a name="l02360"></a>02360 };
<a name="l02361"></a><a class="code" href="cvmx-endor-defs_8h.html#abd6da132026660dbe227ad21b0fdbdb4">02361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmax__size.html" title="cvmx_endor_adma_dma::_size">cvmx_endor_adma_dmax_size</a> <a class="code" href="unioncvmx__endor__adma__dmax__size.html" title="cvmx_endor_adma_dma::_size">cvmx_endor_adma_dmax_size_t</a>;
<a name="l02362"></a>02362 <span class="comment"></span>
<a name="l02363"></a>02363 <span class="comment">/**</span>
<a name="l02364"></a>02364 <span class="comment"> * cvmx_endor_adma_dma_priority</span>
<a name="l02365"></a>02365 <span class="comment"> */</span>
<a name="l02366"></a><a class="code" href="unioncvmx__endor__adma__dma__priority.html">02366</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dma__priority.html" title="cvmx_endor_adma_dma_priority">cvmx_endor_adma_dma_priority</a> {
<a name="l02367"></a><a class="code" href="unioncvmx__endor__adma__dma__priority.html#a1b1771447ba48e85ebac482fcdbc8a82">02367</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dma__priority.html#a1b1771447ba48e85ebac482fcdbc8a82">u32</a>;
<a name="l02368"></a><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html">02368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html">cvmx_endor_adma_dma_priority_s</a> {
<a name="l02369"></a>02369 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02370"></a>02370 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a9954744393341f881822ac9b5d8f354d">reserved_6_31</a>                : 26;
<a name="l02371"></a>02371     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a1ba98d9604d4b380037a047931ccdbb7">rdma_rr_prty</a>                 : 1;  <span class="comment">/**&lt; 1 == round-robin for DMA read channel */</span>
<a name="l02372"></a>02372     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a421c4ae20678ab8278e33904298e5c3b">wdma_rr_prty</a>                 : 1;  <span class="comment">/**&lt; 1 == round-robin for DMA write channel */</span>
<a name="l02373"></a>02373     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#acca7f3084011400661a96031c9825644">wdma_fix_prty</a>                : 4;  <span class="comment">/**&lt; dma fixed priority */</span>
<a name="l02374"></a>02374 <span class="preprocessor">#else</span>
<a name="l02375"></a><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#acca7f3084011400661a96031c9825644">02375</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#acca7f3084011400661a96031c9825644">wdma_fix_prty</a>                : 4;
<a name="l02376"></a><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a421c4ae20678ab8278e33904298e5c3b">02376</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a421c4ae20678ab8278e33904298e5c3b">wdma_rr_prty</a>                 : 1;
<a name="l02377"></a><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a1ba98d9604d4b380037a047931ccdbb7">02377</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a1ba98d9604d4b380037a047931ccdbb7">rdma_rr_prty</a>                 : 1;
<a name="l02378"></a><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a9954744393341f881822ac9b5d8f354d">02378</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html#a9954744393341f881822ac9b5d8f354d">reserved_6_31</a>                : 26;
<a name="l02379"></a>02379 <span class="preprocessor">#endif</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dma__priority.html#a96f5d541ee8b735bf17562427ccdb350">s</a>;
<a name="l02381"></a><a class="code" href="unioncvmx__endor__adma__dma__priority.html#ad89434203f368ab10acebae186c6794a">02381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dma__priority_1_1cvmx__endor__adma__dma__priority__s.html">cvmx_endor_adma_dma_priority_s</a> <a class="code" href="unioncvmx__endor__adma__dma__priority.html#ad89434203f368ab10acebae186c6794a">cnf71xx</a>;
<a name="l02382"></a>02382 };
<a name="l02383"></a><a class="code" href="cvmx-endor-defs_8h.html#a01abd576158871085ecc921551f15568">02383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dma__priority.html" title="cvmx_endor_adma_dma_priority">cvmx_endor_adma_dma_priority</a> <a class="code" href="unioncvmx__endor__adma__dma__priority.html" title="cvmx_endor_adma_dma_priority">cvmx_endor_adma_dma_priority_t</a>;
<a name="l02384"></a>02384 <span class="comment"></span>
<a name="l02385"></a>02385 <span class="comment">/**</span>
<a name="l02386"></a>02386 <span class="comment"> * cvmx_endor_adma_dma_reset</span>
<a name="l02387"></a>02387 <span class="comment"> */</span>
<a name="l02388"></a><a class="code" href="unioncvmx__endor__adma__dma__reset.html">02388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dma__reset.html" title="cvmx_endor_adma_dma_reset">cvmx_endor_adma_dma_reset</a> {
<a name="l02389"></a><a class="code" href="unioncvmx__endor__adma__dma__reset.html#a322236b397850f2e574b5e0ce30e36b5">02389</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dma__reset.html#a322236b397850f2e574b5e0ce30e36b5">u32</a>;
<a name="l02390"></a><a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html">02390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html">cvmx_endor_adma_dma_reset_s</a> {
<a name="l02391"></a>02391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#a356b7f35f5ce54386ac49a1453ec0f58">reserved_8_31</a>                : 24;
<a name="l02393"></a>02393     uint32_t <a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#abfe589a021ebab316bbcc2f9b79d4af5">dma_ch_reset</a>                 : 8;  <span class="comment">/**&lt; dma channel reset */</span>
<a name="l02394"></a>02394 <span class="preprocessor">#else</span>
<a name="l02395"></a><a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#abfe589a021ebab316bbcc2f9b79d4af5">02395</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#abfe589a021ebab316bbcc2f9b79d4af5">dma_ch_reset</a>                 : 8;
<a name="l02396"></a><a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#a356b7f35f5ce54386ac49a1453ec0f58">02396</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html#a356b7f35f5ce54386ac49a1453ec0f58">reserved_8_31</a>                : 24;
<a name="l02397"></a>02397 <span class="preprocessor">#endif</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dma__reset.html#a37167ee1552a1fdae54ca92df4ea7141">s</a>;
<a name="l02399"></a><a class="code" href="unioncvmx__endor__adma__dma__reset.html#ad7bcb806aa78ba539686eed15456e8cf">02399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dma__reset_1_1cvmx__endor__adma__dma__reset__s.html">cvmx_endor_adma_dma_reset_s</a>    <a class="code" href="unioncvmx__endor__adma__dma__reset.html#ad7bcb806aa78ba539686eed15456e8cf">cnf71xx</a>;
<a name="l02400"></a>02400 };
<a name="l02401"></a><a class="code" href="cvmx-endor-defs_8h.html#a57da1b3a0809a521b42bc2528300c836">02401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dma__reset.html" title="cvmx_endor_adma_dma_reset">cvmx_endor_adma_dma_reset</a> <a class="code" href="unioncvmx__endor__adma__dma__reset.html" title="cvmx_endor_adma_dma_reset">cvmx_endor_adma_dma_reset_t</a>;
<a name="l02402"></a>02402 <span class="comment"></span>
<a name="l02403"></a>02403 <span class="comment">/**</span>
<a name="l02404"></a>02404 <span class="comment"> * cvmx_endor_adma_dmadone_intr</span>
<a name="l02405"></a>02405 <span class="comment"> */</span>
<a name="l02406"></a><a class="code" href="unioncvmx__endor__adma__dmadone__intr.html">02406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmadone__intr.html" title="cvmx_endor_adma_dmadone_intr">cvmx_endor_adma_dmadone_intr</a> {
<a name="l02407"></a><a class="code" href="unioncvmx__endor__adma__dmadone__intr.html#a74825c5fbd426baa9bbbb2c620ca9f4d">02407</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__dmadone__intr.html#a74825c5fbd426baa9bbbb2c620ca9f4d">u32</a>;
<a name="l02408"></a><a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html">02408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html">cvmx_endor_adma_dmadone_intr_s</a> {
<a name="l02409"></a>02409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02410"></a>02410 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#ab28f5bf5ff2610b80ed3d0c3aa581ff0">reserved_8_31</a>                : 24;
<a name="l02411"></a>02411     uint32_t <a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#a2e2ad1b70dfa2c0eec232e1b64ab6a68">dma_ch_done</a>                  : 8;  <span class="comment">/**&lt; done-interrupt status of the DMA channel */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#else</span>
<a name="l02413"></a><a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#a2e2ad1b70dfa2c0eec232e1b64ab6a68">02413</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#a2e2ad1b70dfa2c0eec232e1b64ab6a68">dma_ch_done</a>                  : 8;
<a name="l02414"></a><a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#ab28f5bf5ff2610b80ed3d0c3aa581ff0">02414</a>     uint32_t <a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html#ab28f5bf5ff2610b80ed3d0c3aa581ff0">reserved_8_31</a>                : 24;
<a name="l02415"></a>02415 <span class="preprocessor">#endif</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__dmadone__intr.html#ab2d8acf3d5f810f30c330dda136e783d">s</a>;
<a name="l02417"></a><a class="code" href="unioncvmx__endor__adma__dmadone__intr.html#ad6ec60bebedc1e1495c42b0f336fee26">02417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__dmadone__intr_1_1cvmx__endor__adma__dmadone__intr__s.html">cvmx_endor_adma_dmadone_intr_s</a> <a class="code" href="unioncvmx__endor__adma__dmadone__intr.html#ad6ec60bebedc1e1495c42b0f336fee26">cnf71xx</a>;
<a name="l02418"></a>02418 };
<a name="l02419"></a><a class="code" href="cvmx-endor-defs_8h.html#a411730510e6a29e088149e72c5c85dfc">02419</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__dmadone__intr.html" title="cvmx_endor_adma_dmadone_intr">cvmx_endor_adma_dmadone_intr</a> <a class="code" href="unioncvmx__endor__adma__dmadone__intr.html" title="cvmx_endor_adma_dmadone_intr">cvmx_endor_adma_dmadone_intr_t</a>;
<a name="l02420"></a>02420 <span class="comment"></span>
<a name="l02421"></a>02421 <span class="comment">/**</span>
<a name="l02422"></a>02422 <span class="comment"> * cvmx_endor_adma_intr_dis</span>
<a name="l02423"></a>02423 <span class="comment"> */</span>
<a name="l02424"></a><a class="code" href="unioncvmx__endor__adma__intr__dis.html">02424</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__intr__dis.html" title="cvmx_endor_adma_intr_dis">cvmx_endor_adma_intr_dis</a> {
<a name="l02425"></a><a class="code" href="unioncvmx__endor__adma__intr__dis.html#a2b6db8af2811a2a6991d1b1de49f1805">02425</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__intr__dis.html#a2b6db8af2811a2a6991d1b1de49f1805">u32</a>;
<a name="l02426"></a><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html">02426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html">cvmx_endor_adma_intr_dis_s</a> {
<a name="l02427"></a>02427 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#acad70585d4aa9ee62d3f756e24659189">reserved_17_31</a>               : 15;
<a name="l02429"></a>02429     uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#ae04763dac3d3e1dfbd3b979ab83d7042">axierr_intr_dis</a>              : 1;  <span class="comment">/**&lt; AXI Error interrupt disable (1==enable) */</span>
<a name="l02430"></a>02430     uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#aa4f68073840ef372803313e44f7865ed">dmadone_intr_dis</a>             : 16; <span class="comment">/**&lt; dma done interrupt disable (1==enable) */</span>
<a name="l02431"></a>02431 <span class="preprocessor">#else</span>
<a name="l02432"></a><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#aa4f68073840ef372803313e44f7865ed">02432</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#aa4f68073840ef372803313e44f7865ed">dmadone_intr_dis</a>             : 16;
<a name="l02433"></a><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#ae04763dac3d3e1dfbd3b979ab83d7042">02433</a>     uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#ae04763dac3d3e1dfbd3b979ab83d7042">axierr_intr_dis</a>              : 1;
<a name="l02434"></a><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#acad70585d4aa9ee62d3f756e24659189">02434</a>     uint32_t <a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html#acad70585d4aa9ee62d3f756e24659189">reserved_17_31</a>               : 15;
<a name="l02435"></a>02435 <span class="preprocessor">#endif</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__intr__dis.html#a6cbb471c9706d2d734debb82eca7d268">s</a>;
<a name="l02437"></a><a class="code" href="unioncvmx__endor__adma__intr__dis.html#af723b0bb3a10c43c8e9004b7a3d481ef">02437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__intr__dis_1_1cvmx__endor__adma__intr__dis__s.html">cvmx_endor_adma_intr_dis_s</a>     <a class="code" href="unioncvmx__endor__adma__intr__dis.html#af723b0bb3a10c43c8e9004b7a3d481ef">cnf71xx</a>;
<a name="l02438"></a>02438 };
<a name="l02439"></a><a class="code" href="cvmx-endor-defs_8h.html#a77fc7b4ea5798020264565add102aba1">02439</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__intr__dis.html" title="cvmx_endor_adma_intr_dis">cvmx_endor_adma_intr_dis</a> <a class="code" href="unioncvmx__endor__adma__intr__dis.html" title="cvmx_endor_adma_intr_dis">cvmx_endor_adma_intr_dis_t</a>;
<a name="l02440"></a>02440 <span class="comment"></span>
<a name="l02441"></a>02441 <span class="comment">/**</span>
<a name="l02442"></a>02442 <span class="comment"> * cvmx_endor_adma_intr_enb</span>
<a name="l02443"></a>02443 <span class="comment"> */</span>
<a name="l02444"></a><a class="code" href="unioncvmx__endor__adma__intr__enb.html">02444</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__intr__enb.html" title="cvmx_endor_adma_intr_enb">cvmx_endor_adma_intr_enb</a> {
<a name="l02445"></a><a class="code" href="unioncvmx__endor__adma__intr__enb.html#ab9584b6941880723608978e2b6ccf1ac">02445</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__intr__enb.html#ab9584b6941880723608978e2b6ccf1ac">u32</a>;
<a name="l02446"></a><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html">02446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html">cvmx_endor_adma_intr_enb_s</a> {
<a name="l02447"></a>02447 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02448"></a>02448 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#afe9e767269f5f1e68c238a114f602380">reserved_17_31</a>               : 15;
<a name="l02449"></a>02449     uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a90816605d566ae59ef123d18dc3b23c0">axierr_intr_enb</a>              : 1;  <span class="comment">/**&lt; AXI Error interrupt enable (1==enable) */</span>
<a name="l02450"></a>02450     uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a68e79ed79e54d52add15e909518fd232">dmadone_intr_enb</a>             : 16; <span class="comment">/**&lt; dma done interrupt enable (1==enable) */</span>
<a name="l02451"></a>02451 <span class="preprocessor">#else</span>
<a name="l02452"></a><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a68e79ed79e54d52add15e909518fd232">02452</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a68e79ed79e54d52add15e909518fd232">dmadone_intr_enb</a>             : 16;
<a name="l02453"></a><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a90816605d566ae59ef123d18dc3b23c0">02453</a>     uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#a90816605d566ae59ef123d18dc3b23c0">axierr_intr_enb</a>              : 1;
<a name="l02454"></a><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#afe9e767269f5f1e68c238a114f602380">02454</a>     uint32_t <a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html#afe9e767269f5f1e68c238a114f602380">reserved_17_31</a>               : 15;
<a name="l02455"></a>02455 <span class="preprocessor">#endif</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__intr__enb.html#a15d4fa9b3c9d99779c4e616284a7d0bb">s</a>;
<a name="l02457"></a><a class="code" href="unioncvmx__endor__adma__intr__enb.html#a97e029189542a6907f332f4f66621f58">02457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__intr__enb_1_1cvmx__endor__adma__intr__enb__s.html">cvmx_endor_adma_intr_enb_s</a>     <a class="code" href="unioncvmx__endor__adma__intr__enb.html#a97e029189542a6907f332f4f66621f58">cnf71xx</a>;
<a name="l02458"></a>02458 };
<a name="l02459"></a><a class="code" href="cvmx-endor-defs_8h.html#a4510bfeefb7ad3eb654069cb3d67442c">02459</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__intr__enb.html" title="cvmx_endor_adma_intr_enb">cvmx_endor_adma_intr_enb</a> <a class="code" href="unioncvmx__endor__adma__intr__enb.html" title="cvmx_endor_adma_intr_enb">cvmx_endor_adma_intr_enb_t</a>;
<a name="l02460"></a>02460 <span class="comment"></span>
<a name="l02461"></a>02461 <span class="comment">/**</span>
<a name="l02462"></a>02462 <span class="comment"> * cvmx_endor_adma_module_status</span>
<a name="l02463"></a>02463 <span class="comment"> */</span>
<a name="l02464"></a><a class="code" href="unioncvmx__endor__adma__module__status.html">02464</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__module__status.html" title="cvmx_endor_adma_module_status">cvmx_endor_adma_module_status</a> {
<a name="l02465"></a><a class="code" href="unioncvmx__endor__adma__module__status.html#a6f1d7e4535af22fc7b005a2f39f0cfbd">02465</a>     uint32_t <a class="code" href="unioncvmx__endor__adma__module__status.html#a6f1d7e4535af22fc7b005a2f39f0cfbd">u32</a>;
<a name="l02466"></a><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html">02466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html">cvmx_endor_adma_module_status_s</a> {
<a name="l02467"></a>02467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a592e7fb817b29128fd81e9834c3c3553">reserved_16_31</a>               : 16;
<a name="l02469"></a>02469     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#af06f6a4d3796ac4541a047ccb0f78b88">non_dmardch_stt</a>              : 1;  <span class="comment">/**&lt; non-DMA read channel status */</span>
<a name="l02470"></a>02470     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a6fb263c365c3854c4ff61529e0e387ba">non_dmawrch_stt</a>              : 1;  <span class="comment">/**&lt; non-DMA write channel status (1==transfer in progress) */</span>
<a name="l02471"></a>02471     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a9581aa4e326b6f4845dba3172c55d70b">dma_ch_stt</a>                   : 14; <span class="comment">/**&lt; dma channel status (1==transfer in progress)</span>
<a name="l02472"></a>02472 <span class="comment">                                                         blah, blah */</span>
<a name="l02473"></a>02473 <span class="preprocessor">#else</span>
<a name="l02474"></a><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a9581aa4e326b6f4845dba3172c55d70b">02474</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a9581aa4e326b6f4845dba3172c55d70b">dma_ch_stt</a>                   : 14;
<a name="l02475"></a><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a6fb263c365c3854c4ff61529e0e387ba">02475</a>     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a6fb263c365c3854c4ff61529e0e387ba">non_dmawrch_stt</a>              : 1;
<a name="l02476"></a><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#af06f6a4d3796ac4541a047ccb0f78b88">02476</a>     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#af06f6a4d3796ac4541a047ccb0f78b88">non_dmardch_stt</a>              : 1;
<a name="l02477"></a><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a592e7fb817b29128fd81e9834c3c3553">02477</a>     uint32_t <a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html#a592e7fb817b29128fd81e9834c3c3553">reserved_16_31</a>               : 16;
<a name="l02478"></a>02478 <span class="preprocessor">#endif</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__adma__module__status.html#a982f39b317609158165fc17f1f950bfa">s</a>;
<a name="l02480"></a><a class="code" href="unioncvmx__endor__adma__module__status.html#abe0d90e06fbdffda58d2e2b89c21c326">02480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__adma__module__status_1_1cvmx__endor__adma__module__status__s.html">cvmx_endor_adma_module_status_s</a> <a class="code" href="unioncvmx__endor__adma__module__status.html#abe0d90e06fbdffda58d2e2b89c21c326">cnf71xx</a>;
<a name="l02481"></a>02481 };
<a name="l02482"></a><a class="code" href="cvmx-endor-defs_8h.html#a589e7dbfcdc71b2720a51e49dbcdebad">02482</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__adma__module__status.html" title="cvmx_endor_adma_module_status">cvmx_endor_adma_module_status</a> <a class="code" href="unioncvmx__endor__adma__module__status.html" title="cvmx_endor_adma_module_status">cvmx_endor_adma_module_status_t</a>;
<a name="l02483"></a>02483 <span class="comment"></span>
<a name="l02484"></a>02484 <span class="comment">/**</span>
<a name="l02485"></a>02485 <span class="comment"> * cvmx_endor_intc_cntl_hi#</span>
<a name="l02486"></a>02486 <span class="comment"> *</span>
<a name="l02487"></a>02487 <span class="comment"> * ENDOR_INTC_CNTL_HI - Interrupt Enable HI</span>
<a name="l02488"></a>02488 <span class="comment"> *</span>
<a name="l02489"></a>02489 <span class="comment"> */</span>
<a name="l02490"></a><a class="code" href="unioncvmx__endor__intc__cntl__hix.html">02490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__cntl__hix.html" title="cvmx_endor_intc_cntl_hi#">cvmx_endor_intc_cntl_hix</a> {
<a name="l02491"></a><a class="code" href="unioncvmx__endor__intc__cntl__hix.html#a01f583667734863c06fc0a7b6811f0db">02491</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__cntl__hix.html#a01f583667734863c06fc0a7b6811f0db">u32</a>;
<a name="l02492"></a><a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html">02492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html">cvmx_endor_intc_cntl_hix_s</a> {
<a name="l02493"></a>02493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#a0dd4b1efd81bd04da2d3353d4efc75ac">reserved_1_31</a>                : 31;
<a name="l02495"></a>02495     uint32_t <a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#affb65cc57f7fe39f2261ee010e13bf58">enab</a>                         : 1;  <span class="comment">/**&lt; Interrupt Enable */</span>
<a name="l02496"></a>02496 <span class="preprocessor">#else</span>
<a name="l02497"></a><a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#affb65cc57f7fe39f2261ee010e13bf58">02497</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#affb65cc57f7fe39f2261ee010e13bf58">enab</a>                         : 1;
<a name="l02498"></a><a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#a0dd4b1efd81bd04da2d3353d4efc75ac">02498</a>     uint32_t <a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html#a0dd4b1efd81bd04da2d3353d4efc75ac">reserved_1_31</a>                : 31;
<a name="l02499"></a>02499 <span class="preprocessor">#endif</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__cntl__hix.html#abe9871145c17ea761429f04ab04ae4bc">s</a>;
<a name="l02501"></a><a class="code" href="unioncvmx__endor__intc__cntl__hix.html#ad7555e6bc3b9d5e7c5f924df2529a3f4">02501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__cntl__hix_1_1cvmx__endor__intc__cntl__hix__s.html">cvmx_endor_intc_cntl_hix_s</a>     <a class="code" href="unioncvmx__endor__intc__cntl__hix.html#ad7555e6bc3b9d5e7c5f924df2529a3f4">cnf71xx</a>;
<a name="l02502"></a>02502 };
<a name="l02503"></a><a class="code" href="cvmx-endor-defs_8h.html#abfcac9d282ed3fad8e1a0bd1907cbecb">02503</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__cntl__hix.html" title="cvmx_endor_intc_cntl_hi#">cvmx_endor_intc_cntl_hix</a> <a class="code" href="unioncvmx__endor__intc__cntl__hix.html" title="cvmx_endor_intc_cntl_hi#">cvmx_endor_intc_cntl_hix_t</a>;
<a name="l02504"></a>02504 <span class="comment"></span>
<a name="l02505"></a>02505 <span class="comment">/**</span>
<a name="l02506"></a>02506 <span class="comment"> * cvmx_endor_intc_cntl_lo#</span>
<a name="l02507"></a>02507 <span class="comment"> *</span>
<a name="l02508"></a>02508 <span class="comment"> * ENDOR_INTC_CNTL_LO - Interrupt Enable LO</span>
<a name="l02509"></a>02509 <span class="comment"> *</span>
<a name="l02510"></a>02510 <span class="comment"> */</span>
<a name="l02511"></a><a class="code" href="unioncvmx__endor__intc__cntl__lox.html">02511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__cntl__lox.html" title="cvmx_endor_intc_cntl_lo#">cvmx_endor_intc_cntl_lox</a> {
<a name="l02512"></a><a class="code" href="unioncvmx__endor__intc__cntl__lox.html#a68aa5ed9e5703545e61c67a0d9e4f952">02512</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__cntl__lox.html#a68aa5ed9e5703545e61c67a0d9e4f952">u32</a>;
<a name="l02513"></a><a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html">cvmx_endor_intc_cntl_lox_s</a> {
<a name="l02514"></a>02514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a4051700be9e4f8389ac442e98c057f55">reserved_1_31</a>                : 31;
<a name="l02516"></a>02516     uint32_t <a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a008595890c5af25c16f303d09587a6ec">enab</a>                         : 1;  <span class="comment">/**&lt; Interrupt Enable */</span>
<a name="l02517"></a>02517 <span class="preprocessor">#else</span>
<a name="l02518"></a><a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a008595890c5af25c16f303d09587a6ec">02518</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a008595890c5af25c16f303d09587a6ec">enab</a>                         : 1;
<a name="l02519"></a><a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a4051700be9e4f8389ac442e98c057f55">02519</a>     uint32_t <a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html#a4051700be9e4f8389ac442e98c057f55">reserved_1_31</a>                : 31;
<a name="l02520"></a>02520 <span class="preprocessor">#endif</span>
<a name="l02521"></a>02521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__cntl__lox.html#ac2627528be4f304cc7a4cbd9c55a5bb3">s</a>;
<a name="l02522"></a><a class="code" href="unioncvmx__endor__intc__cntl__lox.html#ab507f326bfbdc316a06296151415d2dc">02522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__cntl__lox_1_1cvmx__endor__intc__cntl__lox__s.html">cvmx_endor_intc_cntl_lox_s</a>     <a class="code" href="unioncvmx__endor__intc__cntl__lox.html#ab507f326bfbdc316a06296151415d2dc">cnf71xx</a>;
<a name="l02523"></a>02523 };
<a name="l02524"></a><a class="code" href="cvmx-endor-defs_8h.html#adf4df0207b887e71d1db7d9938a6c9d3">02524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__cntl__lox.html" title="cvmx_endor_intc_cntl_lo#">cvmx_endor_intc_cntl_lox</a> <a class="code" href="unioncvmx__endor__intc__cntl__lox.html" title="cvmx_endor_intc_cntl_lo#">cvmx_endor_intc_cntl_lox_t</a>;
<a name="l02525"></a>02525 <span class="comment"></span>
<a name="l02526"></a>02526 <span class="comment">/**</span>
<a name="l02527"></a>02527 <span class="comment"> * cvmx_endor_intc_index_hi#</span>
<a name="l02528"></a>02528 <span class="comment"> *</span>
<a name="l02529"></a>02529 <span class="comment"> * ENDOR_INTC_INDEX_HI - Overall Index HI</span>
<a name="l02530"></a>02530 <span class="comment"> *</span>
<a name="l02531"></a>02531 <span class="comment"> */</span>
<a name="l02532"></a><a class="code" href="unioncvmx__endor__intc__index__hix.html">02532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__index__hix.html" title="cvmx_endor_intc_index_hi#">cvmx_endor_intc_index_hix</a> {
<a name="l02533"></a><a class="code" href="unioncvmx__endor__intc__index__hix.html#a59338363a3bc4470de2db2adef70c6e1">02533</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__index__hix.html#a59338363a3bc4470de2db2adef70c6e1">u32</a>;
<a name="l02534"></a><a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html">02534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html">cvmx_endor_intc_index_hix_s</a> {
<a name="l02535"></a>02535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#aca6ca84f9963a6a2017103550c35685d">reserved_9_31</a>                : 23;
<a name="l02537"></a>02537     uint32_t <a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#a77079fc85881d0ad53eb671a546edc60">index</a>                        : 9;  <span class="comment">/**&lt; Overall Interrup Index */</span>
<a name="l02538"></a>02538 <span class="preprocessor">#else</span>
<a name="l02539"></a><a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#a77079fc85881d0ad53eb671a546edc60">02539</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#a77079fc85881d0ad53eb671a546edc60">index</a>                        : 9;
<a name="l02540"></a><a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#aca6ca84f9963a6a2017103550c35685d">02540</a>     uint32_t <a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html#aca6ca84f9963a6a2017103550c35685d">reserved_9_31</a>                : 23;
<a name="l02541"></a>02541 <span class="preprocessor">#endif</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__index__hix.html#a651fd92fc64e317e9141a9540decd2f0">s</a>;
<a name="l02543"></a><a class="code" href="unioncvmx__endor__intc__index__hix.html#a12599b8472b811d7e558c83f8a92443f">02543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__index__hix_1_1cvmx__endor__intc__index__hix__s.html">cvmx_endor_intc_index_hix_s</a>    <a class="code" href="unioncvmx__endor__intc__index__hix.html#a12599b8472b811d7e558c83f8a92443f">cnf71xx</a>;
<a name="l02544"></a>02544 };
<a name="l02545"></a><a class="code" href="cvmx-endor-defs_8h.html#ae09d81ff1e4b7f4c40579034cc26406c">02545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__index__hix.html" title="cvmx_endor_intc_index_hi#">cvmx_endor_intc_index_hix</a> <a class="code" href="unioncvmx__endor__intc__index__hix.html" title="cvmx_endor_intc_index_hi#">cvmx_endor_intc_index_hix_t</a>;
<a name="l02546"></a>02546 <span class="comment"></span>
<a name="l02547"></a>02547 <span class="comment">/**</span>
<a name="l02548"></a>02548 <span class="comment"> * cvmx_endor_intc_index_lo#</span>
<a name="l02549"></a>02549 <span class="comment"> *</span>
<a name="l02550"></a>02550 <span class="comment"> * ENDOR_INTC_INDEX_LO - Overall Index LO</span>
<a name="l02551"></a>02551 <span class="comment"> *</span>
<a name="l02552"></a>02552 <span class="comment"> */</span>
<a name="l02553"></a><a class="code" href="unioncvmx__endor__intc__index__lox.html">02553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__index__lox.html" title="cvmx_endor_intc_index_lo#">cvmx_endor_intc_index_lox</a> {
<a name="l02554"></a><a class="code" href="unioncvmx__endor__intc__index__lox.html#a19ed9da523fb2ec616d7cc68675b0d95">02554</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__index__lox.html#a19ed9da523fb2ec616d7cc68675b0d95">u32</a>;
<a name="l02555"></a><a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html">02555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html">cvmx_endor_intc_index_lox_s</a> {
<a name="l02556"></a>02556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#a421acaae3f07156839c03bf4485b1cc9">reserved_9_31</a>                : 23;
<a name="l02558"></a>02558     uint32_t <a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#aa9fc3dbeed6dd316607c935ae993dbbe">index</a>                        : 9;  <span class="comment">/**&lt; Overall Interrup Index */</span>
<a name="l02559"></a>02559 <span class="preprocessor">#else</span>
<a name="l02560"></a><a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#aa9fc3dbeed6dd316607c935ae993dbbe">02560</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#aa9fc3dbeed6dd316607c935ae993dbbe">index</a>                        : 9;
<a name="l02561"></a><a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#a421acaae3f07156839c03bf4485b1cc9">02561</a>     uint32_t <a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html#a421acaae3f07156839c03bf4485b1cc9">reserved_9_31</a>                : 23;
<a name="l02562"></a>02562 <span class="preprocessor">#endif</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__index__lox.html#ab131a3cce19384eaa0695c8ef076a94d">s</a>;
<a name="l02564"></a><a class="code" href="unioncvmx__endor__intc__index__lox.html#ac6100d121b53e4d2293ae21ae78a89c5">02564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__index__lox_1_1cvmx__endor__intc__index__lox__s.html">cvmx_endor_intc_index_lox_s</a>    <a class="code" href="unioncvmx__endor__intc__index__lox.html#ac6100d121b53e4d2293ae21ae78a89c5">cnf71xx</a>;
<a name="l02565"></a>02565 };
<a name="l02566"></a><a class="code" href="cvmx-endor-defs_8h.html#a846542c0c0bd82c8842e0deb95b9820a">02566</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__index__lox.html" title="cvmx_endor_intc_index_lo#">cvmx_endor_intc_index_lox</a> <a class="code" href="unioncvmx__endor__intc__index__lox.html" title="cvmx_endor_intc_index_lo#">cvmx_endor_intc_index_lox_t</a>;
<a name="l02567"></a>02567 <span class="comment"></span>
<a name="l02568"></a>02568 <span class="comment">/**</span>
<a name="l02569"></a>02569 <span class="comment"> * cvmx_endor_intc_misc_idx_hi#</span>
<a name="l02570"></a>02570 <span class="comment"> *</span>
<a name="l02571"></a>02571 <span class="comment"> * ENDOR_INTC_MISC_IDX_HI - Misc Group Index HI</span>
<a name="l02572"></a>02572 <span class="comment"> *</span>
<a name="l02573"></a>02573 <span class="comment"> */</span>
<a name="l02574"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html">02574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html" title="cvmx_endor_intc_misc_idx_hi#">cvmx_endor_intc_misc_idx_hix</a> {
<a name="l02575"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html#ab9466cfa2cb3e9f58ce14f782e6c2715">02575</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html#ab9466cfa2cb3e9f58ce14f782e6c2715">u32</a>;
<a name="l02576"></a><a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html">02576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html">cvmx_endor_intc_misc_idx_hix_s</a> {
<a name="l02577"></a>02577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02578"></a>02578 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#adebffb7f5d7835bb9840e2fed51c7615">reserved_6_31</a>                : 26;
<a name="l02579"></a>02579     uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#a174601dc5385a03094da9520dbda8fc8">grpidx</a>                       : 6;  <span class="comment">/**&lt; Misc Group Interrupt Index */</span>
<a name="l02580"></a>02580 <span class="preprocessor">#else</span>
<a name="l02581"></a><a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#a174601dc5385a03094da9520dbda8fc8">02581</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#a174601dc5385a03094da9520dbda8fc8">grpidx</a>                       : 6;
<a name="l02582"></a><a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#adebffb7f5d7835bb9840e2fed51c7615">02582</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html#adebffb7f5d7835bb9840e2fed51c7615">reserved_6_31</a>                : 26;
<a name="l02583"></a>02583 <span class="preprocessor">#endif</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html#a1a589f6d2c23e3e1fc30138262bc74b1">s</a>;
<a name="l02585"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html#a0d6f345e028b14a5f7f510e777a06b96">02585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__idx__hix_1_1cvmx__endor__intc__misc__idx__hix__s.html">cvmx_endor_intc_misc_idx_hix_s</a> <a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html#a0d6f345e028b14a5f7f510e777a06b96">cnf71xx</a>;
<a name="l02586"></a>02586 };
<a name="l02587"></a><a class="code" href="cvmx-endor-defs_8h.html#ade7cd9b50b77ebb181f797433a2d8109">02587</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html" title="cvmx_endor_intc_misc_idx_hi#">cvmx_endor_intc_misc_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__misc__idx__hix.html" title="cvmx_endor_intc_misc_idx_hi#">cvmx_endor_intc_misc_idx_hix_t</a>;
<a name="l02588"></a>02588 <span class="comment"></span>
<a name="l02589"></a>02589 <span class="comment">/**</span>
<a name="l02590"></a>02590 <span class="comment"> * cvmx_endor_intc_misc_idx_lo#</span>
<a name="l02591"></a>02591 <span class="comment"> *</span>
<a name="l02592"></a>02592 <span class="comment"> * ENDOR_INTC_MISC_IDX_LO - Misc Group Index LO</span>
<a name="l02593"></a>02593 <span class="comment"> *</span>
<a name="l02594"></a>02594 <span class="comment"> */</span>
<a name="l02595"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html">02595</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html" title="cvmx_endor_intc_misc_idx_lo#">cvmx_endor_intc_misc_idx_lox</a> {
<a name="l02596"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html#a118261128784fc5c87a676a9459399d9">02596</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html#a118261128784fc5c87a676a9459399d9">u32</a>;
<a name="l02597"></a><a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html">02597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html">cvmx_endor_intc_misc_idx_lox_s</a> {
<a name="l02598"></a>02598 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#aacad10fe409749357f5b13365fe9351a">reserved_6_31</a>                : 26;
<a name="l02600"></a>02600     uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#a9cc593f6378812d3dc5f7ff03daba7e3">grpidx</a>                       : 6;  <span class="comment">/**&lt; Misc Group Interrupt Index */</span>
<a name="l02601"></a>02601 <span class="preprocessor">#else</span>
<a name="l02602"></a><a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#a9cc593f6378812d3dc5f7ff03daba7e3">02602</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#a9cc593f6378812d3dc5f7ff03daba7e3">grpidx</a>                       : 6;
<a name="l02603"></a><a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#aacad10fe409749357f5b13365fe9351a">02603</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html#aacad10fe409749357f5b13365fe9351a">reserved_6_31</a>                : 26;
<a name="l02604"></a>02604 <span class="preprocessor">#endif</span>
<a name="l02605"></a>02605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html#af00731a830d91ce05d8727e92623db40">s</a>;
<a name="l02606"></a><a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html#a1d96ca370f00a98141eff603f19d9434">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__idx__lox_1_1cvmx__endor__intc__misc__idx__lox__s.html">cvmx_endor_intc_misc_idx_lox_s</a> <a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html#a1d96ca370f00a98141eff603f19d9434">cnf71xx</a>;
<a name="l02607"></a>02607 };
<a name="l02608"></a><a class="code" href="cvmx-endor-defs_8h.html#afb97159f6724f2587c95d2f9521d3f66">02608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html" title="cvmx_endor_intc_misc_idx_lo#">cvmx_endor_intc_misc_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__misc__idx__lox.html" title="cvmx_endor_intc_misc_idx_lo#">cvmx_endor_intc_misc_idx_lox_t</a>;
<a name="l02609"></a>02609 <span class="comment"></span>
<a name="l02610"></a>02610 <span class="comment">/**</span>
<a name="l02611"></a>02611 <span class="comment"> * cvmx_endor_intc_misc_mask_hi#</span>
<a name="l02612"></a>02612 <span class="comment"> *</span>
<a name="l02613"></a>02613 <span class="comment"> * ENDOR_INTC_MISC_MASK_HI = Interrupt MISC Group Mask</span>
<a name="l02614"></a>02614 <span class="comment"> *</span>
<a name="l02615"></a>02615 <span class="comment"> */</span>
<a name="l02616"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html">02616</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html" title="cvmx_endor_intc_misc_mask_hi#">cvmx_endor_intc_misc_mask_hix</a> {
<a name="l02617"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html#a14b465bb1cbe3a56248ff62ede321609">02617</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html#a14b465bb1cbe3a56248ff62ede321609">u32</a>;
<a name="l02618"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html">02618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html">cvmx_endor_intc_misc_mask_hix_s</a> {
<a name="l02619"></a>02619 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a64c11b8e1db7b6992407cd6b80dbc81c">rf_rx_ppssync</a>                : 1;  <span class="comment">/**&lt; RX PPS Sync Done */</span>
<a name="l02621"></a>02621     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a1033ece89f0773942cb26f385ee14a2b">rf_rx_spiskip</a>                : 1;  <span class="comment">/**&lt; RX SPI Event Skipped */</span>
<a name="l02622"></a>02622     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a66cfb8ee2447514d525990d156f4feb0">rf_spi3</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 3 */</span>
<a name="l02623"></a>02623     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a194233a735570f198e9467476f8e7185">rf_spi2</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 2 */</span>
<a name="l02624"></a>02624     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a75c3c9bbacc0d1d6efef7c144c5a1326">rf_spi1</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 1 */</span>
<a name="l02625"></a>02625     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#abe5f0b2d827e207659bec61a9afc675e">rf_spi0</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 0 */</span>
<a name="l02626"></a>02626     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a65bcdf00e95531cb6a4d7710bc232540">rf_rx_strx</a>                   : 1;  <span class="comment">/**&lt; RX Start RX */</span>
<a name="l02627"></a>02627     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#af3dbce38385fa71b4f330c30614af7cf">rf_rx_stframe</a>                : 1;  <span class="comment">/**&lt; RX Start Frame */</span>
<a name="l02628"></a>02628     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad94c090448f252a00b69b378cd78ba9d">rf_rxd_ffflag</a>                : 1;  <span class="comment">/**&lt; RX DIV FIFO flags asserted */</span>
<a name="l02629"></a>02629     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#acb7e68fbe9eaa1aad93afff9a09c5682">rf_rxd_ffthresh</a>              : 1;  <span class="comment">/**&lt; RX DIV FIFO Threshhold reached */</span>
<a name="l02630"></a>02630     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac7b4eede7d3691e3da5c76b51881af61">rf_rx_ffflag</a>                 : 1;  <span class="comment">/**&lt; RX FIFO flags asserted */</span>
<a name="l02631"></a>02631     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a3cf905a00ff76e05b349aed7aff97606">rf_rx_ffthresh</a>               : 1;  <span class="comment">/**&lt; RX FIFO Threshhold reached */</span>
<a name="l02632"></a>02632     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae143bf61c192e2187aafb8e7a78e0044">tti_timer</a>                    : 8;  <span class="comment">/**&lt; TTI Timer Interrupt */</span>
<a name="l02633"></a>02633     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac4a6ede4cb30c862531a7490c416cc4a">axi_berr</a>                     : 1;  <span class="comment">/**&lt; AXI Bus Error */</span>
<a name="l02634"></a>02634     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a402e50b3ad9705ee6567cfab010f1aba">rfspi</a>                        : 1;  <span class="comment">/**&lt; RFSPI Interrupt */</span>
<a name="l02635"></a>02635     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a5bff80770e2ff28a825848095c9eac7c">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; IFFTPAPR HAB Interrupt */</span>
<a name="l02636"></a>02636     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a775e78ede12882d96080f417b8b67502">h3genc</a>                       : 1;  <span class="comment">/**&lt; 3G Encoder HAB Interrupt */</span>
<a name="l02637"></a>02637     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afb1f16ea5bc0cc6cc54a5a66c71fc736">lteenc</a>                       : 1;  <span class="comment">/**&lt; LTE Encoder HAB Interrupt */</span>
<a name="l02638"></a>02638     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad5ff13fb41b8dbaf0d3a78eb60210667">vdec</a>                         : 1;  <span class="comment">/**&lt; Viterbi Decoder HAB Interrupt */</span>
<a name="l02639"></a>02639     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a9c190cd5a4e5e8bd313c7b2da82886e8">turbo_rddone</a>                 : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Read Done */</span>
<a name="l02640"></a>02640     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afe8fde1d6c24c29f8fccf56f4c072a19">turbo_done</a>                   : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Done */</span>
<a name="l02641"></a>02641     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a0fa7e010ddcb6b9ce5545b3612a9a1e9">turbo</a>                        : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Interrupt */</span>
<a name="l02642"></a>02642     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a6f329d3ace41ea1566ab931cab8a16f0">dftdmp</a>                       : 1;  <span class="comment">/**&lt; DFTDMP HAB Interrupt */</span>
<a name="l02643"></a>02643     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae522a419cf0bb38231c71662c76cdf22">rach</a>                         : 1;  <span class="comment">/**&lt; RACH HAB Interrupt */</span>
<a name="l02644"></a>02644     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a29a43f41cc25cf4e469d418dec02182e">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE HAB Interrupt */</span>
<a name="l02645"></a>02645 <span class="preprocessor">#else</span>
<a name="l02646"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a29a43f41cc25cf4e469d418dec02182e">02646</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a29a43f41cc25cf4e469d418dec02182e">ulfe</a>                         : 1;
<a name="l02647"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae522a419cf0bb38231c71662c76cdf22">02647</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae522a419cf0bb38231c71662c76cdf22">rach</a>                         : 1;
<a name="l02648"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a6f329d3ace41ea1566ab931cab8a16f0">02648</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a6f329d3ace41ea1566ab931cab8a16f0">dftdmp</a>                       : 1;
<a name="l02649"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a0fa7e010ddcb6b9ce5545b3612a9a1e9">02649</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a0fa7e010ddcb6b9ce5545b3612a9a1e9">turbo</a>                        : 1;
<a name="l02650"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afe8fde1d6c24c29f8fccf56f4c072a19">02650</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afe8fde1d6c24c29f8fccf56f4c072a19">turbo_done</a>                   : 1;
<a name="l02651"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a9c190cd5a4e5e8bd313c7b2da82886e8">02651</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a9c190cd5a4e5e8bd313c7b2da82886e8">turbo_rddone</a>                 : 1;
<a name="l02652"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad5ff13fb41b8dbaf0d3a78eb60210667">02652</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad5ff13fb41b8dbaf0d3a78eb60210667">vdec</a>                         : 1;
<a name="l02653"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afb1f16ea5bc0cc6cc54a5a66c71fc736">02653</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#afb1f16ea5bc0cc6cc54a5a66c71fc736">lteenc</a>                       : 1;
<a name="l02654"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a775e78ede12882d96080f417b8b67502">02654</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a775e78ede12882d96080f417b8b67502">h3genc</a>                       : 1;
<a name="l02655"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a5bff80770e2ff28a825848095c9eac7c">02655</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a5bff80770e2ff28a825848095c9eac7c">ifftpapr</a>                     : 1;
<a name="l02656"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a402e50b3ad9705ee6567cfab010f1aba">02656</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a402e50b3ad9705ee6567cfab010f1aba">rfspi</a>                        : 1;
<a name="l02657"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac4a6ede4cb30c862531a7490c416cc4a">02657</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac4a6ede4cb30c862531a7490c416cc4a">axi_berr</a>                     : 1;
<a name="l02658"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae143bf61c192e2187aafb8e7a78e0044">02658</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ae143bf61c192e2187aafb8e7a78e0044">tti_timer</a>                    : 8;
<a name="l02659"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a3cf905a00ff76e05b349aed7aff97606">02659</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a3cf905a00ff76e05b349aed7aff97606">rf_rx_ffthresh</a>               : 1;
<a name="l02660"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac7b4eede7d3691e3da5c76b51881af61">02660</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ac7b4eede7d3691e3da5c76b51881af61">rf_rx_ffflag</a>                 : 1;
<a name="l02661"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#acb7e68fbe9eaa1aad93afff9a09c5682">02661</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#acb7e68fbe9eaa1aad93afff9a09c5682">rf_rxd_ffthresh</a>              : 1;
<a name="l02662"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad94c090448f252a00b69b378cd78ba9d">02662</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#ad94c090448f252a00b69b378cd78ba9d">rf_rxd_ffflag</a>                : 1;
<a name="l02663"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#af3dbce38385fa71b4f330c30614af7cf">02663</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#af3dbce38385fa71b4f330c30614af7cf">rf_rx_stframe</a>                : 1;
<a name="l02664"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a65bcdf00e95531cb6a4d7710bc232540">02664</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a65bcdf00e95531cb6a4d7710bc232540">rf_rx_strx</a>                   : 1;
<a name="l02665"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#abe5f0b2d827e207659bec61a9afc675e">02665</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#abe5f0b2d827e207659bec61a9afc675e">rf_spi0</a>                      : 1;
<a name="l02666"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a75c3c9bbacc0d1d6efef7c144c5a1326">02666</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a75c3c9bbacc0d1d6efef7c144c5a1326">rf_spi1</a>                      : 1;
<a name="l02667"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a194233a735570f198e9467476f8e7185">02667</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a194233a735570f198e9467476f8e7185">rf_spi2</a>                      : 1;
<a name="l02668"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a66cfb8ee2447514d525990d156f4feb0">02668</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a66cfb8ee2447514d525990d156f4feb0">rf_spi3</a>                      : 1;
<a name="l02669"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a1033ece89f0773942cb26f385ee14a2b">02669</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a1033ece89f0773942cb26f385ee14a2b">rf_rx_spiskip</a>                : 1;
<a name="l02670"></a><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a64c11b8e1db7b6992407cd6b80dbc81c">02670</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html#a64c11b8e1db7b6992407cd6b80dbc81c">rf_rx_ppssync</a>                : 1;
<a name="l02671"></a>02671 <span class="preprocessor">#endif</span>
<a name="l02672"></a>02672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html#a034d73228417a9b22caac1d3e1a67737">s</a>;
<a name="l02673"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html#a67885b87a0f2d363b44dd2776a959999">02673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__mask__hix_1_1cvmx__endor__intc__misc__mask__hix__s.html">cvmx_endor_intc_misc_mask_hix_s</a> <a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html#a67885b87a0f2d363b44dd2776a959999">cnf71xx</a>;
<a name="l02674"></a>02674 };
<a name="l02675"></a><a class="code" href="cvmx-endor-defs_8h.html#a7adf739e00e27fae752a8bee029be3eb">02675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html" title="cvmx_endor_intc_misc_mask_hi#">cvmx_endor_intc_misc_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__misc__mask__hix.html" title="cvmx_endor_intc_misc_mask_hi#">cvmx_endor_intc_misc_mask_hix_t</a>;
<a name="l02676"></a>02676 <span class="comment"></span>
<a name="l02677"></a>02677 <span class="comment">/**</span>
<a name="l02678"></a>02678 <span class="comment"> * cvmx_endor_intc_misc_mask_lo#</span>
<a name="l02679"></a>02679 <span class="comment"> *</span>
<a name="l02680"></a>02680 <span class="comment"> * ENDOR_INTC_MISC_MASK_LO = Interrupt MISC Group Mask</span>
<a name="l02681"></a>02681 <span class="comment"> *</span>
<a name="l02682"></a>02682 <span class="comment"> */</span>
<a name="l02683"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html">02683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html" title="cvmx_endor_intc_misc_mask_lo#">cvmx_endor_intc_misc_mask_lox</a> {
<a name="l02684"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html#a0e3ef84baeff59ba0a2793b8f0ee31ff">02684</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html#a0e3ef84baeff59ba0a2793b8f0ee31ff">u32</a>;
<a name="l02685"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html">02685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html">cvmx_endor_intc_misc_mask_lox_s</a> {
<a name="l02686"></a>02686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#aa092b1e3b1de02d55116f206e59a0e20">rf_rx_ppssync</a>                : 1;  <span class="comment">/**&lt; RX PPS Sync Done */</span>
<a name="l02688"></a>02688     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a86667e98f0ad34538cfee80a7a8ba148">rf_rx_spiskip</a>                : 1;  <span class="comment">/**&lt; RX SPI Event Skipped */</span>
<a name="l02689"></a>02689     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a834d942703390203aa5763caf79329f4">rf_spi3</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 3 */</span>
<a name="l02690"></a>02690     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad95d2021ed385e10afd0fe22564ab071">rf_spi2</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 2 */</span>
<a name="l02691"></a>02691     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab1a81ab062c4af12fb4d12ef91525693">rf_spi1</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 1 */</span>
<a name="l02692"></a>02692     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a86cc317ebe70a0c1480c26767d7ca4">rf_spi0</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 0 */</span>
<a name="l02693"></a>02693     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a77d2b1912f42730aa5fb25dda91a25d4">rf_rx_strx</a>                   : 1;  <span class="comment">/**&lt; RX Start RX */</span>
<a name="l02694"></a>02694     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a49b60abe3499e14eb55cd7e12aa07318">rf_rx_stframe</a>                : 1;  <span class="comment">/**&lt; RX Start Frame */</span>
<a name="l02695"></a>02695     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7c610df83b405342d9b482ab82dd93a4">rf_rxd_ffflag</a>                : 1;  <span class="comment">/**&lt; RX DIV FIFO flags asserted */</span>
<a name="l02696"></a>02696     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a0a48664779e8aa9992619cadec612ef1">rf_rxd_ffthresh</a>              : 1;  <span class="comment">/**&lt; RX DIV FIFO Threshhold reached */</span>
<a name="l02697"></a>02697     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#acc1a32b00e21aea27889c470022e6293">rf_rx_ffflag</a>                 : 1;  <span class="comment">/**&lt; RX FIFO flags asserted */</span>
<a name="l02698"></a>02698     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a56d9bffac3ca92c48e8e052e1d7beded">rf_rx_ffthresh</a>               : 1;  <span class="comment">/**&lt; RX FIFO Threshhold reached */</span>
<a name="l02699"></a>02699     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a12b99a0b6653f3aad55ebf980421dc39">tti_timer</a>                    : 8;  <span class="comment">/**&lt; TTI Timer Interrupt */</span>
<a name="l02700"></a>02700     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a4d1318efbe6ab7e47086885c6d4eb933">axi_berr</a>                     : 1;  <span class="comment">/**&lt; AXI Bus Error */</span>
<a name="l02701"></a>02701     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ae8e96af54aedb7b08ae81a99f10c840d">rfspi</a>                        : 1;  <span class="comment">/**&lt; RFSPI Interrupt */</span>
<a name="l02702"></a>02702     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad962c48909e162e29cb10e8a6a47f67d">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; IFFTPAPR HAB Interrupt */</span>
<a name="l02703"></a>02703     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#abd1ae123ec205606ef4b134a271c8dff">h3genc</a>                       : 1;  <span class="comment">/**&lt; 3G Encoder HAB Interrupt */</span>
<a name="l02704"></a>02704     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7ee089a1647c156b5ff41a0a15603551">lteenc</a>                       : 1;  <span class="comment">/**&lt; LTE Encoder HAB Interrupt */</span>
<a name="l02705"></a>02705     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab80812822b225a2529a1d35802dfed85">vdec</a>                         : 1;  <span class="comment">/**&lt; Viterbi Decoder HAB Interrupt */</span>
<a name="l02706"></a>02706     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#afd9f0f5a4c2b4f9124811a707e8ff049">turbo_rddone</a>                 : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Read Done */</span>
<a name="l02707"></a>02707     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a58c84bdafd6eef4b1b7fda44a28d4ecb">turbo_done</a>                   : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Done */</span>
<a name="l02708"></a>02708     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a67bddaefbb1775b0bc5d357d49cf4cb1">turbo</a>                        : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Interrupt */</span>
<a name="l02709"></a>02709     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a6d9b856924866e22d992fac64b131dd8">dftdmp</a>                       : 1;  <span class="comment">/**&lt; DFTDMP HAB Interrupt */</span>
<a name="l02710"></a>02710     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a15d901913a554475ed380d1eea6c19">rach</a>                         : 1;  <span class="comment">/**&lt; RACH HAB Interrupt */</span>
<a name="l02711"></a>02711     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7aaa5dd14c4934fe0271c9ff8824d5b4">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE HAB Interrupt */</span>
<a name="l02712"></a>02712 <span class="preprocessor">#else</span>
<a name="l02713"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7aaa5dd14c4934fe0271c9ff8824d5b4">02713</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7aaa5dd14c4934fe0271c9ff8824d5b4">ulfe</a>                         : 1;
<a name="l02714"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a15d901913a554475ed380d1eea6c19">02714</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a15d901913a554475ed380d1eea6c19">rach</a>                         : 1;
<a name="l02715"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a6d9b856924866e22d992fac64b131dd8">02715</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a6d9b856924866e22d992fac64b131dd8">dftdmp</a>                       : 1;
<a name="l02716"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a67bddaefbb1775b0bc5d357d49cf4cb1">02716</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a67bddaefbb1775b0bc5d357d49cf4cb1">turbo</a>                        : 1;
<a name="l02717"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a58c84bdafd6eef4b1b7fda44a28d4ecb">02717</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a58c84bdafd6eef4b1b7fda44a28d4ecb">turbo_done</a>                   : 1;
<a name="l02718"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#afd9f0f5a4c2b4f9124811a707e8ff049">02718</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#afd9f0f5a4c2b4f9124811a707e8ff049">turbo_rddone</a>                 : 1;
<a name="l02719"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab80812822b225a2529a1d35802dfed85">02719</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab80812822b225a2529a1d35802dfed85">vdec</a>                         : 1;
<a name="l02720"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7ee089a1647c156b5ff41a0a15603551">02720</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7ee089a1647c156b5ff41a0a15603551">lteenc</a>                       : 1;
<a name="l02721"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#abd1ae123ec205606ef4b134a271c8dff">02721</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#abd1ae123ec205606ef4b134a271c8dff">h3genc</a>                       : 1;
<a name="l02722"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad962c48909e162e29cb10e8a6a47f67d">02722</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad962c48909e162e29cb10e8a6a47f67d">ifftpapr</a>                     : 1;
<a name="l02723"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ae8e96af54aedb7b08ae81a99f10c840d">02723</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ae8e96af54aedb7b08ae81a99f10c840d">rfspi</a>                        : 1;
<a name="l02724"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a4d1318efbe6ab7e47086885c6d4eb933">02724</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a4d1318efbe6ab7e47086885c6d4eb933">axi_berr</a>                     : 1;
<a name="l02725"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a12b99a0b6653f3aad55ebf980421dc39">02725</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a12b99a0b6653f3aad55ebf980421dc39">tti_timer</a>                    : 8;
<a name="l02726"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a56d9bffac3ca92c48e8e052e1d7beded">02726</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a56d9bffac3ca92c48e8e052e1d7beded">rf_rx_ffthresh</a>               : 1;
<a name="l02727"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#acc1a32b00e21aea27889c470022e6293">02727</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#acc1a32b00e21aea27889c470022e6293">rf_rx_ffflag</a>                 : 1;
<a name="l02728"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a0a48664779e8aa9992619cadec612ef1">02728</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a0a48664779e8aa9992619cadec612ef1">rf_rxd_ffthresh</a>              : 1;
<a name="l02729"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7c610df83b405342d9b482ab82dd93a4">02729</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a7c610df83b405342d9b482ab82dd93a4">rf_rxd_ffflag</a>                : 1;
<a name="l02730"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a49b60abe3499e14eb55cd7e12aa07318">02730</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a49b60abe3499e14eb55cd7e12aa07318">rf_rx_stframe</a>                : 1;
<a name="l02731"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a77d2b1912f42730aa5fb25dda91a25d4">02731</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a77d2b1912f42730aa5fb25dda91a25d4">rf_rx_strx</a>                   : 1;
<a name="l02732"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a86cc317ebe70a0c1480c26767d7ca4">02732</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a2a86cc317ebe70a0c1480c26767d7ca4">rf_spi0</a>                      : 1;
<a name="l02733"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab1a81ab062c4af12fb4d12ef91525693">02733</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ab1a81ab062c4af12fb4d12ef91525693">rf_spi1</a>                      : 1;
<a name="l02734"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad95d2021ed385e10afd0fe22564ab071">02734</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#ad95d2021ed385e10afd0fe22564ab071">rf_spi2</a>                      : 1;
<a name="l02735"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a834d942703390203aa5763caf79329f4">02735</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a834d942703390203aa5763caf79329f4">rf_spi3</a>                      : 1;
<a name="l02736"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a86667e98f0ad34538cfee80a7a8ba148">02736</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#a86667e98f0ad34538cfee80a7a8ba148">rf_rx_spiskip</a>                : 1;
<a name="l02737"></a><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#aa092b1e3b1de02d55116f206e59a0e20">02737</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html#aa092b1e3b1de02d55116f206e59a0e20">rf_rx_ppssync</a>                : 1;
<a name="l02738"></a>02738 <span class="preprocessor">#endif</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html#a9e45d4aae078329a786febf8bc7318eb">s</a>;
<a name="l02740"></a><a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html#a8f487db6f0d460285852ae53a5196538">02740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__mask__lox_1_1cvmx__endor__intc__misc__mask__lox__s.html">cvmx_endor_intc_misc_mask_lox_s</a> <a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html#a8f487db6f0d460285852ae53a5196538">cnf71xx</a>;
<a name="l02741"></a>02741 };
<a name="l02742"></a><a class="code" href="cvmx-endor-defs_8h.html#a790fbdc2a4d40ba1eaea0f8956512d51">02742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html" title="cvmx_endor_intc_misc_mask_lo#">cvmx_endor_intc_misc_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__misc__mask__lox.html" title="cvmx_endor_intc_misc_mask_lo#">cvmx_endor_intc_misc_mask_lox_t</a>;
<a name="l02743"></a>02743 <span class="comment"></span>
<a name="l02744"></a>02744 <span class="comment">/**</span>
<a name="l02745"></a>02745 <span class="comment"> * cvmx_endor_intc_misc_rint</span>
<a name="l02746"></a>02746 <span class="comment"> *</span>
<a name="l02747"></a>02747 <span class="comment"> * ENDOR_INTC_MISC_RINT - MISC Raw Interrupt Status</span>
<a name="l02748"></a>02748 <span class="comment"> *</span>
<a name="l02749"></a>02749 <span class="comment"> */</span>
<a name="l02750"></a><a class="code" href="unioncvmx__endor__intc__misc__rint.html">02750</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__rint.html" title="cvmx_endor_intc_misc_rint">cvmx_endor_intc_misc_rint</a> {
<a name="l02751"></a><a class="code" href="unioncvmx__endor__intc__misc__rint.html#a359d75d92492671a93cdd48d3aaad196">02751</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__rint.html#a359d75d92492671a93cdd48d3aaad196">u32</a>;
<a name="l02752"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html">02752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html">cvmx_endor_intc_misc_rint_s</a> {
<a name="l02753"></a>02753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a73679147f12ee61ceab100a67e93dd59">rf_rx_ppssync</a>                : 1;  <span class="comment">/**&lt; RX PPS Sync Done */</span>
<a name="l02755"></a>02755     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a58576d20df01596aa8ed3c25cddab84e">rf_rx_spiskip</a>                : 1;  <span class="comment">/**&lt; RX SPI Event Skipped */</span>
<a name="l02756"></a>02756     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a1968e7e726db1e8b784b00027dfbfa2f">rf_spi3</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 3 */</span>
<a name="l02757"></a>02757     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a8156d1079aa257a6a9f53efb8ff7a9b1">rf_spi2</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 2 */</span>
<a name="l02758"></a>02758     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a88a815b0f445e26e053e5ec06ba2d6d9">rf_spi1</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 1 */</span>
<a name="l02759"></a>02759     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a77441cb5869ea6aaadf50a1e3a820d59">rf_spi0</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 0 */</span>
<a name="l02760"></a>02760     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#add920fe4e2bfab896694e7fac03cd21d">rf_rx_strx</a>                   : 1;  <span class="comment">/**&lt; RX Start RX */</span>
<a name="l02761"></a>02761     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2fd00a88a05a3a21af78e9270b931bf9">rf_rx_stframe</a>                : 1;  <span class="comment">/**&lt; RX Start Frame */</span>
<a name="l02762"></a>02762     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a546eccd762a0b23ebb5dea9b8fcb335f">rf_rxd_ffflag</a>                : 1;  <span class="comment">/**&lt; RX DIV FIFO flags asserted */</span>
<a name="l02763"></a>02763     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a80d7b68d32906c43eda198c87d6ebbb7">rf_rxd_ffthresh</a>              : 1;  <span class="comment">/**&lt; RX DIV FIFO Threshhold reached */</span>
<a name="l02764"></a>02764     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a4f1cb8fd221df6d50f8c77f99411679e">rf_rx_ffflag</a>                 : 1;  <span class="comment">/**&lt; RX FIFO flags asserted */</span>
<a name="l02765"></a>02765     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#af6cb06de4c0a8d30a30e5688278078cd">rf_rx_ffthresh</a>               : 1;  <span class="comment">/**&lt; RX FIFO Threshhold reached */</span>
<a name="l02766"></a>02766     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#adda309fd62491bfb2dbd9b86d7978f22">tti_timer</a>                    : 8;  <span class="comment">/**&lt; TTI Timer Interrupt */</span>
<a name="l02767"></a>02767     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abfd4156360afe04fc6f00ba1fc61b683">axi_berr</a>                     : 1;  <span class="comment">/**&lt; AXI Bus Error */</span>
<a name="l02768"></a>02768     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#afa9e026f08b6673c577b7ae4deacd672">rfspi</a>                        : 1;  <span class="comment">/**&lt; RFSPI Interrupt */</span>
<a name="l02769"></a>02769     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a52e1bb53d627b692c9cb49524192f26e">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; IFFTPAPR HAB Interrupt */</span>
<a name="l02770"></a>02770     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ae35c9acd454e6b96ccb0297f059bcc4d">h3genc</a>                       : 1;  <span class="comment">/**&lt; 3G Encoder HAB Interrupt */</span>
<a name="l02771"></a>02771     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a3087512ade19c4341bea64d02275c1b6">lteenc</a>                       : 1;  <span class="comment">/**&lt; LTE Encoder HAB Interrupt */</span>
<a name="l02772"></a>02772     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ad9968bc3fec33a329ec7c71a6e959f4d">vdec</a>                         : 1;  <span class="comment">/**&lt; Viterbi Decoder HAB Interrupt */</span>
<a name="l02773"></a>02773     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2c0b65d19dd5db3188ad498aef620f35">turbo_rddone</a>                 : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Read Done */</span>
<a name="l02774"></a>02774     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#aa4f5e583f31fe100814ef0910f9ddf6a">turbo_done</a>                   : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Done */</span>
<a name="l02775"></a>02775     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a7bc88ce3e0193c461067361a9d649b40">turbo</a>                        : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Interrupt */</span>
<a name="l02776"></a>02776     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abd56c50ed776323ef9e671af5ec8cd96">dftdmp</a>                       : 1;  <span class="comment">/**&lt; DFTDMP HAB Interrupt */</span>
<a name="l02777"></a>02777     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a71c7a101fe8a1b15d208b86793e6905e">rach</a>                         : 1;  <span class="comment">/**&lt; RACH HAB Interrupt */</span>
<a name="l02778"></a>02778     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ab09e3e9f9bc85d1336031859b86d993c">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE HAB Interrupt */</span>
<a name="l02779"></a>02779 <span class="preprocessor">#else</span>
<a name="l02780"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ab09e3e9f9bc85d1336031859b86d993c">02780</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ab09e3e9f9bc85d1336031859b86d993c">ulfe</a>                         : 1;
<a name="l02781"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a71c7a101fe8a1b15d208b86793e6905e">02781</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a71c7a101fe8a1b15d208b86793e6905e">rach</a>                         : 1;
<a name="l02782"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abd56c50ed776323ef9e671af5ec8cd96">02782</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abd56c50ed776323ef9e671af5ec8cd96">dftdmp</a>                       : 1;
<a name="l02783"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a7bc88ce3e0193c461067361a9d649b40">02783</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a7bc88ce3e0193c461067361a9d649b40">turbo</a>                        : 1;
<a name="l02784"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#aa4f5e583f31fe100814ef0910f9ddf6a">02784</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#aa4f5e583f31fe100814ef0910f9ddf6a">turbo_done</a>                   : 1;
<a name="l02785"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2c0b65d19dd5db3188ad498aef620f35">02785</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2c0b65d19dd5db3188ad498aef620f35">turbo_rddone</a>                 : 1;
<a name="l02786"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ad9968bc3fec33a329ec7c71a6e959f4d">02786</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ad9968bc3fec33a329ec7c71a6e959f4d">vdec</a>                         : 1;
<a name="l02787"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a3087512ade19c4341bea64d02275c1b6">02787</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a3087512ade19c4341bea64d02275c1b6">lteenc</a>                       : 1;
<a name="l02788"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ae35c9acd454e6b96ccb0297f059bcc4d">02788</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#ae35c9acd454e6b96ccb0297f059bcc4d">h3genc</a>                       : 1;
<a name="l02789"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a52e1bb53d627b692c9cb49524192f26e">02789</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a52e1bb53d627b692c9cb49524192f26e">ifftpapr</a>                     : 1;
<a name="l02790"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#afa9e026f08b6673c577b7ae4deacd672">02790</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#afa9e026f08b6673c577b7ae4deacd672">rfspi</a>                        : 1;
<a name="l02791"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abfd4156360afe04fc6f00ba1fc61b683">02791</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#abfd4156360afe04fc6f00ba1fc61b683">axi_berr</a>                     : 1;
<a name="l02792"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#adda309fd62491bfb2dbd9b86d7978f22">02792</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#adda309fd62491bfb2dbd9b86d7978f22">tti_timer</a>                    : 8;
<a name="l02793"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#af6cb06de4c0a8d30a30e5688278078cd">02793</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#af6cb06de4c0a8d30a30e5688278078cd">rf_rx_ffthresh</a>               : 1;
<a name="l02794"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a4f1cb8fd221df6d50f8c77f99411679e">02794</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a4f1cb8fd221df6d50f8c77f99411679e">rf_rx_ffflag</a>                 : 1;
<a name="l02795"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a80d7b68d32906c43eda198c87d6ebbb7">02795</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a80d7b68d32906c43eda198c87d6ebbb7">rf_rxd_ffthresh</a>              : 1;
<a name="l02796"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a546eccd762a0b23ebb5dea9b8fcb335f">02796</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a546eccd762a0b23ebb5dea9b8fcb335f">rf_rxd_ffflag</a>                : 1;
<a name="l02797"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2fd00a88a05a3a21af78e9270b931bf9">02797</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a2fd00a88a05a3a21af78e9270b931bf9">rf_rx_stframe</a>                : 1;
<a name="l02798"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#add920fe4e2bfab896694e7fac03cd21d">02798</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#add920fe4e2bfab896694e7fac03cd21d">rf_rx_strx</a>                   : 1;
<a name="l02799"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a77441cb5869ea6aaadf50a1e3a820d59">02799</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a77441cb5869ea6aaadf50a1e3a820d59">rf_spi0</a>                      : 1;
<a name="l02800"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a88a815b0f445e26e053e5ec06ba2d6d9">02800</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a88a815b0f445e26e053e5ec06ba2d6d9">rf_spi1</a>                      : 1;
<a name="l02801"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a8156d1079aa257a6a9f53efb8ff7a9b1">02801</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a8156d1079aa257a6a9f53efb8ff7a9b1">rf_spi2</a>                      : 1;
<a name="l02802"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a1968e7e726db1e8b784b00027dfbfa2f">02802</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a1968e7e726db1e8b784b00027dfbfa2f">rf_spi3</a>                      : 1;
<a name="l02803"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a58576d20df01596aa8ed3c25cddab84e">02803</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a58576d20df01596aa8ed3c25cddab84e">rf_rx_spiskip</a>                : 1;
<a name="l02804"></a><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a73679147f12ee61ceab100a67e93dd59">02804</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html#a73679147f12ee61ceab100a67e93dd59">rf_rx_ppssync</a>                : 1;
<a name="l02805"></a>02805 <span class="preprocessor">#endif</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__rint.html#a3bf4de72914581d3001e981d90c6b7b2">s</a>;
<a name="l02807"></a><a class="code" href="unioncvmx__endor__intc__misc__rint.html#ade4ed520739f5ff6c10a9e7bfc428059">02807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__rint_1_1cvmx__endor__intc__misc__rint__s.html">cvmx_endor_intc_misc_rint_s</a>    <a class="code" href="unioncvmx__endor__intc__misc__rint.html#ade4ed520739f5ff6c10a9e7bfc428059">cnf71xx</a>;
<a name="l02808"></a>02808 };
<a name="l02809"></a><a class="code" href="cvmx-endor-defs_8h.html#a2d8a8ab5746dd727db8b32ae1dba676d">02809</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__rint.html" title="cvmx_endor_intc_misc_rint">cvmx_endor_intc_misc_rint</a> <a class="code" href="unioncvmx__endor__intc__misc__rint.html" title="cvmx_endor_intc_misc_rint">cvmx_endor_intc_misc_rint_t</a>;
<a name="l02810"></a>02810 <span class="comment"></span>
<a name="l02811"></a>02811 <span class="comment">/**</span>
<a name="l02812"></a>02812 <span class="comment"> * cvmx_endor_intc_misc_status_hi#</span>
<a name="l02813"></a>02813 <span class="comment"> *</span>
<a name="l02814"></a>02814 <span class="comment"> * ENDOR_INTC_MISC_STATUS_HI = Interrupt MISC Group Mask</span>
<a name="l02815"></a>02815 <span class="comment"> *</span>
<a name="l02816"></a>02816 <span class="comment"> */</span>
<a name="l02817"></a><a class="code" href="unioncvmx__endor__intc__misc__status__hix.html">02817</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__status__hix.html" title="cvmx_endor_intc_misc_status_hi#">cvmx_endor_intc_misc_status_hix</a> {
<a name="l02818"></a><a class="code" href="unioncvmx__endor__intc__misc__status__hix.html#adc67f9800f4e077fae9f3215b611f159">02818</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__status__hix.html#adc67f9800f4e077fae9f3215b611f159">u32</a>;
<a name="l02819"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html">02819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html">cvmx_endor_intc_misc_status_hix_s</a> {
<a name="l02820"></a>02820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad8fd9be07ba672527972629f02ef3205">rf_rx_ppssync</a>                : 1;  <span class="comment">/**&lt; RX PPS Sync Done */</span>
<a name="l02822"></a>02822     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a9a1d23a152d3ac666005bbf9a35740cd">rf_rx_spiskip</a>                : 1;  <span class="comment">/**&lt; RX SPI Event Skipped */</span>
<a name="l02823"></a>02823     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aada0b78e5b126400b83bafd404f60ed3">rf_spi3</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 3 */</span>
<a name="l02824"></a>02824     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4badaa0ffa069749ddb6d288ab503b20">rf_spi2</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 2 */</span>
<a name="l02825"></a>02825     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab535eedfe47fd146e0c86f039754ad13">rf_spi1</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 1 */</span>
<a name="l02826"></a>02826     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a5ee9965bdacc090ad9284b2528f4807e">rf_spi0</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 0 */</span>
<a name="l02827"></a>02827     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae5e0dc44da37b74e29e206bbce6c8c12">rf_rx_strx</a>                   : 1;  <span class="comment">/**&lt; RX Start RX */</span>
<a name="l02828"></a>02828     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a2b84243a2146b2efbb2c144926f811a1">rf_rx_stframe</a>                : 1;  <span class="comment">/**&lt; RX Start Frame */</span>
<a name="l02829"></a>02829     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a644196e3834fb29af3bd7719aa4426c4">rf_rxd_ffflag</a>                : 1;  <span class="comment">/**&lt; RX DIV FIFO flags asserted */</span>
<a name="l02830"></a>02830     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad5a4630470b0db9d3c566a7b40908b9d">rf_rxd_ffthresh</a>              : 1;  <span class="comment">/**&lt; RX DIV FIFO Threshhold reached */</span>
<a name="l02831"></a>02831     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4b8169d122df146a51b7b7d3f9dbe668">rf_rx_ffflag</a>                 : 1;  <span class="comment">/**&lt; RX FIFO flags asserted */</span>
<a name="l02832"></a>02832     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a489848f15a43840c9b8c33a281e4c2e6">rf_rx_ffthresh</a>               : 1;  <span class="comment">/**&lt; RX FIFO Threshhold reached */</span>
<a name="l02833"></a>02833     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab9fb9bb369e9a4f9dcad535c0189e350">tti_timer</a>                    : 8;  <span class="comment">/**&lt; TTI Timer Interrupt */</span>
<a name="l02834"></a>02834     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae7375ceb1cc0c5cfb6285d2cea74783f">axi_berr</a>                     : 1;  <span class="comment">/**&lt; AXI Bus Error */</span>
<a name="l02835"></a>02835     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae4bb7b17d1c14ac44f8fb3fe8329d4ff">rfspi</a>                        : 1;  <span class="comment">/**&lt; RFSPI Interrupt */</span>
<a name="l02836"></a>02836     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a23aa3360075cdf4fa033bc637b213c1f">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; IFFTPAPR HAB Interrupt */</span>
<a name="l02837"></a>02837     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#afc5182ec595cfc40bdfc0ec44334d411">h3genc</a>                       : 1;  <span class="comment">/**&lt; 3G Encoder HAB Interrupt */</span>
<a name="l02838"></a>02838     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a08ad9c52d22f99168a78be62554246f9">lteenc</a>                       : 1;  <span class="comment">/**&lt; LTE Encoder HAB Interrupt */</span>
<a name="l02839"></a>02839     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#af1dc2c957f6c796f6bfea50ad64be582">vdec</a>                         : 1;  <span class="comment">/**&lt; Viterbi Decoder HAB Interrupt */</span>
<a name="l02840"></a>02840     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aebbf751f0d0b19f0e3382817beddc7f0">turbo_rddone</a>                 : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Read Done */</span>
<a name="l02841"></a>02841     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aa7386ba251e962ffe0b495233b0676f2">turbo_done</a>                   : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Done */</span>
<a name="l02842"></a>02842     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4eec54a95dbaba8158d27786ebe85399">turbo</a>                        : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Interrupt */</span>
<a name="l02843"></a>02843     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad7c4026247c14a9eb4efef0dad64641e">dftdmp</a>                       : 1;  <span class="comment">/**&lt; DFTDMP HAB Interrupt */</span>
<a name="l02844"></a>02844     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a3b2814edb13d1d62519bae58bb53b3e4">rach</a>                         : 1;  <span class="comment">/**&lt; RACH HAB Interrupt */</span>
<a name="l02845"></a>02845     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a273b5e9def98f05b03a87476777a92b1">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE HAB Interrupt */</span>
<a name="l02846"></a>02846 <span class="preprocessor">#else</span>
<a name="l02847"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a273b5e9def98f05b03a87476777a92b1">02847</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a273b5e9def98f05b03a87476777a92b1">ulfe</a>                         : 1;
<a name="l02848"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a3b2814edb13d1d62519bae58bb53b3e4">02848</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a3b2814edb13d1d62519bae58bb53b3e4">rach</a>                         : 1;
<a name="l02849"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad7c4026247c14a9eb4efef0dad64641e">02849</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad7c4026247c14a9eb4efef0dad64641e">dftdmp</a>                       : 1;
<a name="l02850"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4eec54a95dbaba8158d27786ebe85399">02850</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4eec54a95dbaba8158d27786ebe85399">turbo</a>                        : 1;
<a name="l02851"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aa7386ba251e962ffe0b495233b0676f2">02851</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aa7386ba251e962ffe0b495233b0676f2">turbo_done</a>                   : 1;
<a name="l02852"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aebbf751f0d0b19f0e3382817beddc7f0">02852</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aebbf751f0d0b19f0e3382817beddc7f0">turbo_rddone</a>                 : 1;
<a name="l02853"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#af1dc2c957f6c796f6bfea50ad64be582">02853</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#af1dc2c957f6c796f6bfea50ad64be582">vdec</a>                         : 1;
<a name="l02854"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a08ad9c52d22f99168a78be62554246f9">02854</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a08ad9c52d22f99168a78be62554246f9">lteenc</a>                       : 1;
<a name="l02855"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#afc5182ec595cfc40bdfc0ec44334d411">02855</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#afc5182ec595cfc40bdfc0ec44334d411">h3genc</a>                       : 1;
<a name="l02856"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a23aa3360075cdf4fa033bc637b213c1f">02856</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a23aa3360075cdf4fa033bc637b213c1f">ifftpapr</a>                     : 1;
<a name="l02857"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae4bb7b17d1c14ac44f8fb3fe8329d4ff">02857</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae4bb7b17d1c14ac44f8fb3fe8329d4ff">rfspi</a>                        : 1;
<a name="l02858"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae7375ceb1cc0c5cfb6285d2cea74783f">02858</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae7375ceb1cc0c5cfb6285d2cea74783f">axi_berr</a>                     : 1;
<a name="l02859"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab9fb9bb369e9a4f9dcad535c0189e350">02859</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab9fb9bb369e9a4f9dcad535c0189e350">tti_timer</a>                    : 8;
<a name="l02860"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a489848f15a43840c9b8c33a281e4c2e6">02860</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a489848f15a43840c9b8c33a281e4c2e6">rf_rx_ffthresh</a>               : 1;
<a name="l02861"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4b8169d122df146a51b7b7d3f9dbe668">02861</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4b8169d122df146a51b7b7d3f9dbe668">rf_rx_ffflag</a>                 : 1;
<a name="l02862"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad5a4630470b0db9d3c566a7b40908b9d">02862</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad5a4630470b0db9d3c566a7b40908b9d">rf_rxd_ffthresh</a>              : 1;
<a name="l02863"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a644196e3834fb29af3bd7719aa4426c4">02863</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a644196e3834fb29af3bd7719aa4426c4">rf_rxd_ffflag</a>                : 1;
<a name="l02864"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a2b84243a2146b2efbb2c144926f811a1">02864</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a2b84243a2146b2efbb2c144926f811a1">rf_rx_stframe</a>                : 1;
<a name="l02865"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae5e0dc44da37b74e29e206bbce6c8c12">02865</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ae5e0dc44da37b74e29e206bbce6c8c12">rf_rx_strx</a>                   : 1;
<a name="l02866"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a5ee9965bdacc090ad9284b2528f4807e">02866</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a5ee9965bdacc090ad9284b2528f4807e">rf_spi0</a>                      : 1;
<a name="l02867"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab535eedfe47fd146e0c86f039754ad13">02867</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ab535eedfe47fd146e0c86f039754ad13">rf_spi1</a>                      : 1;
<a name="l02868"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4badaa0ffa069749ddb6d288ab503b20">02868</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a4badaa0ffa069749ddb6d288ab503b20">rf_spi2</a>                      : 1;
<a name="l02869"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aada0b78e5b126400b83bafd404f60ed3">02869</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#aada0b78e5b126400b83bafd404f60ed3">rf_spi3</a>                      : 1;
<a name="l02870"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a9a1d23a152d3ac666005bbf9a35740cd">02870</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#a9a1d23a152d3ac666005bbf9a35740cd">rf_rx_spiskip</a>                : 1;
<a name="l02871"></a><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad8fd9be07ba672527972629f02ef3205">02871</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html#ad8fd9be07ba672527972629f02ef3205">rf_rx_ppssync</a>                : 1;
<a name="l02872"></a>02872 <span class="preprocessor">#endif</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__status__hix.html#a4f656ff0bf0adc84ec03c9fdd78d27eb">s</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__endor__intc__misc__status__hix.html#a039c6d4919c1cb968ece9a336958c204">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__status__hix_1_1cvmx__endor__intc__misc__status__hix__s.html">cvmx_endor_intc_misc_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__misc__status__hix.html#a039c6d4919c1cb968ece9a336958c204">cnf71xx</a>;
<a name="l02875"></a>02875 };
<a name="l02876"></a><a class="code" href="cvmx-endor-defs_8h.html#ad5d8a99beefafbe8f95c1b7b41e42982">02876</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__status__hix.html" title="cvmx_endor_intc_misc_status_hi#">cvmx_endor_intc_misc_status_hix</a> <a class="code" href="unioncvmx__endor__intc__misc__status__hix.html" title="cvmx_endor_intc_misc_status_hi#">cvmx_endor_intc_misc_status_hix_t</a>;
<a name="l02877"></a>02877 <span class="comment"></span>
<a name="l02878"></a>02878 <span class="comment">/**</span>
<a name="l02879"></a>02879 <span class="comment"> * cvmx_endor_intc_misc_status_lo#</span>
<a name="l02880"></a>02880 <span class="comment"> *</span>
<a name="l02881"></a>02881 <span class="comment"> * ENDOR_INTC_MISC_STATUS_LO = Interrupt MISC Group Mask</span>
<a name="l02882"></a>02882 <span class="comment"> *</span>
<a name="l02883"></a>02883 <span class="comment"> */</span>
<a name="l02884"></a><a class="code" href="unioncvmx__endor__intc__misc__status__lox.html">02884</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__status__lox.html" title="cvmx_endor_intc_misc_status_lo#">cvmx_endor_intc_misc_status_lox</a> {
<a name="l02885"></a><a class="code" href="unioncvmx__endor__intc__misc__status__lox.html#a6200371ccfa84f881e184eb6abf9dd84">02885</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__misc__status__lox.html#a6200371ccfa84f881e184eb6abf9dd84">u32</a>;
<a name="l02886"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html">02886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html">cvmx_endor_intc_misc_status_lox_s</a> {
<a name="l02887"></a>02887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14b0fde9d086e8f16d2beeb54cf3d082">rf_rx_ppssync</a>                : 1;  <span class="comment">/**&lt; RX PPS Sync Done */</span>
<a name="l02889"></a>02889     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a2594cec107004c156bc1fc59b4b92ca5">rf_rx_spiskip</a>                : 1;  <span class="comment">/**&lt; RX SPI Event Skipped */</span>
<a name="l02890"></a>02890     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af83fa25fc1fde1d3b6c46acc5839cd86">rf_spi3</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 3 */</span>
<a name="l02891"></a>02891     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#acbb75638f85d6eb47205dd857bf8611d">rf_spi2</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 2 */</span>
<a name="l02892"></a>02892     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a45b40baec877ced5c4ae3f9b399094b5">rf_spi1</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 1 */</span>
<a name="l02893"></a>02893     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a62817a0c82b72e75b100cfccdd4eefba">rf_spi0</a>                      : 1;  <span class="comment">/**&lt; SPI Transfer Done Event 0 */</span>
<a name="l02894"></a>02894     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14abb5ce6fe616230b7327ab4938bfcf">rf_rx_strx</a>                   : 1;  <span class="comment">/**&lt; RX Start RX */</span>
<a name="l02895"></a>02895     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a49e8868a947a8ecb3241ae42dcec491c">rf_rx_stframe</a>                : 1;  <span class="comment">/**&lt; RX Start Frame */</span>
<a name="l02896"></a>02896     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a1832e099ea711dbd5884d61e3be0b8d4">rf_rxd_ffflag</a>                : 1;  <span class="comment">/**&lt; RX DIV FIFO flags asserted */</span>
<a name="l02897"></a>02897     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ad2a4fa619d3a5d1cb4adbb7b7d582813">rf_rxd_ffthresh</a>              : 1;  <span class="comment">/**&lt; RX DIV FIFO Threshhold reached */</span>
<a name="l02898"></a>02898     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af26c3a18dd72bad6a4f6df1c73e8a8e7">rf_rx_ffflag</a>                 : 1;  <span class="comment">/**&lt; RX FIFO flags asserted */</span>
<a name="l02899"></a>02899     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a8f68603beb9e0519191da69360256bba">rf_rx_ffthresh</a>               : 1;  <span class="comment">/**&lt; RX FIFO Threshhold reached */</span>
<a name="l02900"></a>02900     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a0238c80791c2d4237b221461617567d8">tti_timer</a>                    : 8;  <span class="comment">/**&lt; TTI Timer Interrupt */</span>
<a name="l02901"></a>02901     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a9885042e3799ae77bc84477c41c3ab18">axi_berr</a>                     : 1;  <span class="comment">/**&lt; AXI Bus Error */</span>
<a name="l02902"></a>02902     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af5fe33c5d130bb4580822188abd24193">rfspi</a>                        : 1;  <span class="comment">/**&lt; RFSPI Interrupt */</span>
<a name="l02903"></a>02903     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#aa277bb7343d931f8d7d63bbfebc5a6e9">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; IFFTPAPR HAB Interrupt */</span>
<a name="l02904"></a>02904     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a09ee758572fcefa3830cb777b52b9d47">h3genc</a>                       : 1;  <span class="comment">/**&lt; 3G Encoder HAB Interrupt */</span>
<a name="l02905"></a>02905     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a153e5e19b6b47d22e13f02a25c59c55c">lteenc</a>                       : 1;  <span class="comment">/**&lt; LTE Encoder HAB Interrupt */</span>
<a name="l02906"></a>02906     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ada17b59114970b2abf650850b38d5ffd">vdec</a>                         : 1;  <span class="comment">/**&lt; Viterbi Decoder HAB Interrupt */</span>
<a name="l02907"></a>02907     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ab8d1ba096ea1f1f8cf572a4783203f53">turbo_rddone</a>                 : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Read Done */</span>
<a name="l02908"></a>02908     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a693b14bef5ec23f61ac171a7ac8b3ef5">turbo_done</a>                   : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Done */</span>
<a name="l02909"></a>02909     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a775a764da9e1e60b95e4a50ec391040c">turbo</a>                        : 1;  <span class="comment">/**&lt; TURBO Decoder HAB Interrupt */</span>
<a name="l02910"></a>02910     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a19231ff6dca67912f5653d366037a27c">dftdmp</a>                       : 1;  <span class="comment">/**&lt; DFTDMP HAB Interrupt */</span>
<a name="l02911"></a>02911     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a73bd89a14eac3267bd63462d827c293c">rach</a>                         : 1;  <span class="comment">/**&lt; RACH HAB Interrupt */</span>
<a name="l02912"></a>02912     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a734ed82e646291d493efdb00220a16df">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE HAB Interrupt */</span>
<a name="l02913"></a>02913 <span class="preprocessor">#else</span>
<a name="l02914"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a734ed82e646291d493efdb00220a16df">02914</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a734ed82e646291d493efdb00220a16df">ulfe</a>                         : 1;
<a name="l02915"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a73bd89a14eac3267bd63462d827c293c">02915</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a73bd89a14eac3267bd63462d827c293c">rach</a>                         : 1;
<a name="l02916"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a19231ff6dca67912f5653d366037a27c">02916</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a19231ff6dca67912f5653d366037a27c">dftdmp</a>                       : 1;
<a name="l02917"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a775a764da9e1e60b95e4a50ec391040c">02917</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a775a764da9e1e60b95e4a50ec391040c">turbo</a>                        : 1;
<a name="l02918"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a693b14bef5ec23f61ac171a7ac8b3ef5">02918</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a693b14bef5ec23f61ac171a7ac8b3ef5">turbo_done</a>                   : 1;
<a name="l02919"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ab8d1ba096ea1f1f8cf572a4783203f53">02919</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ab8d1ba096ea1f1f8cf572a4783203f53">turbo_rddone</a>                 : 1;
<a name="l02920"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ada17b59114970b2abf650850b38d5ffd">02920</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ada17b59114970b2abf650850b38d5ffd">vdec</a>                         : 1;
<a name="l02921"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a153e5e19b6b47d22e13f02a25c59c55c">02921</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a153e5e19b6b47d22e13f02a25c59c55c">lteenc</a>                       : 1;
<a name="l02922"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a09ee758572fcefa3830cb777b52b9d47">02922</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a09ee758572fcefa3830cb777b52b9d47">h3genc</a>                       : 1;
<a name="l02923"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#aa277bb7343d931f8d7d63bbfebc5a6e9">02923</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#aa277bb7343d931f8d7d63bbfebc5a6e9">ifftpapr</a>                     : 1;
<a name="l02924"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af5fe33c5d130bb4580822188abd24193">02924</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af5fe33c5d130bb4580822188abd24193">rfspi</a>                        : 1;
<a name="l02925"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a9885042e3799ae77bc84477c41c3ab18">02925</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a9885042e3799ae77bc84477c41c3ab18">axi_berr</a>                     : 1;
<a name="l02926"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a0238c80791c2d4237b221461617567d8">02926</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a0238c80791c2d4237b221461617567d8">tti_timer</a>                    : 8;
<a name="l02927"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a8f68603beb9e0519191da69360256bba">02927</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a8f68603beb9e0519191da69360256bba">rf_rx_ffthresh</a>               : 1;
<a name="l02928"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af26c3a18dd72bad6a4f6df1c73e8a8e7">02928</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af26c3a18dd72bad6a4f6df1c73e8a8e7">rf_rx_ffflag</a>                 : 1;
<a name="l02929"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ad2a4fa619d3a5d1cb4adbb7b7d582813">02929</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#ad2a4fa619d3a5d1cb4adbb7b7d582813">rf_rxd_ffthresh</a>              : 1;
<a name="l02930"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a1832e099ea711dbd5884d61e3be0b8d4">02930</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a1832e099ea711dbd5884d61e3be0b8d4">rf_rxd_ffflag</a>                : 1;
<a name="l02931"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a49e8868a947a8ecb3241ae42dcec491c">02931</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a49e8868a947a8ecb3241ae42dcec491c">rf_rx_stframe</a>                : 1;
<a name="l02932"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14abb5ce6fe616230b7327ab4938bfcf">02932</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14abb5ce6fe616230b7327ab4938bfcf">rf_rx_strx</a>                   : 1;
<a name="l02933"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a62817a0c82b72e75b100cfccdd4eefba">02933</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a62817a0c82b72e75b100cfccdd4eefba">rf_spi0</a>                      : 1;
<a name="l02934"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a45b40baec877ced5c4ae3f9b399094b5">02934</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a45b40baec877ced5c4ae3f9b399094b5">rf_spi1</a>                      : 1;
<a name="l02935"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#acbb75638f85d6eb47205dd857bf8611d">02935</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#acbb75638f85d6eb47205dd857bf8611d">rf_spi2</a>                      : 1;
<a name="l02936"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af83fa25fc1fde1d3b6c46acc5839cd86">02936</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#af83fa25fc1fde1d3b6c46acc5839cd86">rf_spi3</a>                      : 1;
<a name="l02937"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a2594cec107004c156bc1fc59b4b92ca5">02937</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a2594cec107004c156bc1fc59b4b92ca5">rf_rx_spiskip</a>                : 1;
<a name="l02938"></a><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14b0fde9d086e8f16d2beeb54cf3d082">02938</a>     uint32_t <a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html#a14b0fde9d086e8f16d2beeb54cf3d082">rf_rx_ppssync</a>                : 1;
<a name="l02939"></a>02939 <span class="preprocessor">#endif</span>
<a name="l02940"></a>02940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__misc__status__lox.html#a860af8a8687be7c2e32dc6374f35605f">s</a>;
<a name="l02941"></a><a class="code" href="unioncvmx__endor__intc__misc__status__lox.html#a014bfb731d4ebe9a3a3f417d8327131f">02941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__misc__status__lox_1_1cvmx__endor__intc__misc__status__lox__s.html">cvmx_endor_intc_misc_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__misc__status__lox.html#a014bfb731d4ebe9a3a3f417d8327131f">cnf71xx</a>;
<a name="l02942"></a>02942 };
<a name="l02943"></a><a class="code" href="cvmx-endor-defs_8h.html#afca3ba8668191312840fe8bc50747c24">02943</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__misc__status__lox.html" title="cvmx_endor_intc_misc_status_lo#">cvmx_endor_intc_misc_status_lox</a> <a class="code" href="unioncvmx__endor__intc__misc__status__lox.html" title="cvmx_endor_intc_misc_status_lo#">cvmx_endor_intc_misc_status_lox_t</a>;
<a name="l02944"></a>02944 <span class="comment"></span>
<a name="l02945"></a>02945 <span class="comment">/**</span>
<a name="l02946"></a>02946 <span class="comment"> * cvmx_endor_intc_rd_idx_hi#</span>
<a name="l02947"></a>02947 <span class="comment"> *</span>
<a name="l02948"></a>02948 <span class="comment"> * ENDOR_INTC_RD_IDX_HI - Read Done Group Index HI</span>
<a name="l02949"></a>02949 <span class="comment"> *</span>
<a name="l02950"></a>02950 <span class="comment"> */</span>
<a name="l02951"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html">02951</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html" title="cvmx_endor_intc_rd_idx_hi#">cvmx_endor_intc_rd_idx_hix</a> {
<a name="l02952"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html#a3870ae802783f79b50f710c2ae357c34">02952</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html#a3870ae802783f79b50f710c2ae357c34">u32</a>;
<a name="l02953"></a><a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html">02953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html">cvmx_endor_intc_rd_idx_hix_s</a> {
<a name="l02954"></a>02954 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02955"></a>02955 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a5aad50276341476e5337fc06bf12dbab">reserved_6_31</a>                : 26;
<a name="l02956"></a>02956     uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a05c6e2aa9bc8c80fb067b3e69e9be897">grpidx</a>                       : 6;  <span class="comment">/**&lt; Read Done Group Interrupt Index */</span>
<a name="l02957"></a>02957 <span class="preprocessor">#else</span>
<a name="l02958"></a><a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a05c6e2aa9bc8c80fb067b3e69e9be897">02958</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a05c6e2aa9bc8c80fb067b3e69e9be897">grpidx</a>                       : 6;
<a name="l02959"></a><a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a5aad50276341476e5337fc06bf12dbab">02959</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html#a5aad50276341476e5337fc06bf12dbab">reserved_6_31</a>                : 26;
<a name="l02960"></a>02960 <span class="preprocessor">#endif</span>
<a name="l02961"></a>02961 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html#a72b9800b3618ae8a8400c4bbb127c6cd">s</a>;
<a name="l02962"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html#ab764717775773b44ecc8bec6c37b3eb7">02962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__idx__hix_1_1cvmx__endor__intc__rd__idx__hix__s.html">cvmx_endor_intc_rd_idx_hix_s</a>   <a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html#ab764717775773b44ecc8bec6c37b3eb7">cnf71xx</a>;
<a name="l02963"></a>02963 };
<a name="l02964"></a><a class="code" href="cvmx-endor-defs_8h.html#a483c34867cca511e620687477dd475ea">02964</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html" title="cvmx_endor_intc_rd_idx_hi#">cvmx_endor_intc_rd_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__rd__idx__hix.html" title="cvmx_endor_intc_rd_idx_hi#">cvmx_endor_intc_rd_idx_hix_t</a>;
<a name="l02965"></a>02965 <span class="comment"></span>
<a name="l02966"></a>02966 <span class="comment">/**</span>
<a name="l02967"></a>02967 <span class="comment"> * cvmx_endor_intc_rd_idx_lo#</span>
<a name="l02968"></a>02968 <span class="comment"> *</span>
<a name="l02969"></a>02969 <span class="comment"> * ENDOR_INTC_RD_IDX_LO - Read Done Group Index LO</span>
<a name="l02970"></a>02970 <span class="comment"> *</span>
<a name="l02971"></a>02971 <span class="comment"> */</span>
<a name="l02972"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html">02972</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html" title="cvmx_endor_intc_rd_idx_lo#">cvmx_endor_intc_rd_idx_lox</a> {
<a name="l02973"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html#a2e55cf524b201308b0db307a280c00fb">02973</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html#a2e55cf524b201308b0db307a280c00fb">u32</a>;
<a name="l02974"></a><a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html">02974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html">cvmx_endor_intc_rd_idx_lox_s</a> {
<a name="l02975"></a>02975 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02976"></a>02976 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#ab657d48028f9df384bbe4abcc6caa25c">reserved_6_31</a>                : 26;
<a name="l02977"></a>02977     uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#a5c7308b574e27641a793dcb57475baec">grpidx</a>                       : 6;  <span class="comment">/**&lt; Read Done Group Interrupt Index */</span>
<a name="l02978"></a>02978 <span class="preprocessor">#else</span>
<a name="l02979"></a><a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#a5c7308b574e27641a793dcb57475baec">02979</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#a5c7308b574e27641a793dcb57475baec">grpidx</a>                       : 6;
<a name="l02980"></a><a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#ab657d48028f9df384bbe4abcc6caa25c">02980</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html#ab657d48028f9df384bbe4abcc6caa25c">reserved_6_31</a>                : 26;
<a name="l02981"></a>02981 <span class="preprocessor">#endif</span>
<a name="l02982"></a>02982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html#ab1fcb1ac6af29bd6795553a30243defa">s</a>;
<a name="l02983"></a><a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html#acb1ae848929b9d4b690df94635990d34">02983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__idx__lox_1_1cvmx__endor__intc__rd__idx__lox__s.html">cvmx_endor_intc_rd_idx_lox_s</a>   <a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html#acb1ae848929b9d4b690df94635990d34">cnf71xx</a>;
<a name="l02984"></a>02984 };
<a name="l02985"></a><a class="code" href="cvmx-endor-defs_8h.html#aa166e134e89fd0ffb68bace6275bf4db">02985</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html" title="cvmx_endor_intc_rd_idx_lo#">cvmx_endor_intc_rd_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__rd__idx__lox.html" title="cvmx_endor_intc_rd_idx_lo#">cvmx_endor_intc_rd_idx_lox_t</a>;
<a name="l02986"></a>02986 <span class="comment"></span>
<a name="l02987"></a>02987 <span class="comment">/**</span>
<a name="l02988"></a>02988 <span class="comment"> * cvmx_endor_intc_rd_mask_hi#</span>
<a name="l02989"></a>02989 <span class="comment"> *</span>
<a name="l02990"></a>02990 <span class="comment"> * ENDOR_INTC_RD_MASK_HI = Interrupt Read Done Group Mask</span>
<a name="l02991"></a>02991 <span class="comment"> *</span>
<a name="l02992"></a>02992 <span class="comment"> */</span>
<a name="l02993"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html">02993</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html" title="cvmx_endor_intc_rd_mask_hi#">cvmx_endor_intc_rd_mask_hix</a> {
<a name="l02994"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html#ad07f51e19f20b1674e0d35adfff16c64">02994</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html#ad07f51e19f20b1674e0d35adfff16c64">u32</a>;
<a name="l02995"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html">02995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html">cvmx_endor_intc_rd_mask_hix_s</a> {
<a name="l02996"></a>02996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8f07dd73bffe444e3178e78adf4c292b">reserved_24_31</a>               : 8;
<a name="l02998"></a>02998     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acea9695fbbb7a8bf61275261b4a0a5fb">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l02999"></a>02999     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a981293470bfe434568d7e9dac00632ef">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03000"></a>03000     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a48b485f47106cc14483a443a7959ba71">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03001"></a>03001     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4b41c0fe158ada2761f230fd12d93e8c">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03002"></a>03002     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac3f4c873e9bcfb0bd940af8f3cca431d">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03003"></a>03003     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a728b140197ce255b8da02376fbb3d28c">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03004"></a>03004     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac659d0ddd0f4ccfe8872914d36bea0fb">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03005"></a>03005     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8a1a604aafbfa8d0f7994e277065dd04">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03006"></a>03006     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a2e04c17aa245319265b443b7777e805a">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03007"></a>03007     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a0d8defe66db82b62fa7131a203b70f23">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03008"></a>03008     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acd951430fbef72d62ba3ab951a27bfb2">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03009"></a>03009     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a88d19dcef82b3113eb5973ba1c3e36f2">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03010"></a>03010     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#add36821212384c788a5a3c94c1828ae1">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03011"></a>03011     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aaef8b8c6b79e79e4a46ec0294eecbace">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03012"></a>03012     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a253b0a8f09a7acd8e60f68b0f28952ec">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03013"></a>03013     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aae9f7a5575668045fc63435c8cbc59a6">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03014"></a>03014     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28581468e3f382c20145ce8b7165f856">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03015"></a>03015     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a7670ca6787e79ccaf12adac9f1e3e9c5">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03016"></a>03016     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ad44009a6be35de39e649e243666f6487">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03017"></a>03017     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28ce8ea98dbda8e30b89c9497b857c5e">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03018"></a>03018     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a233eea68fba74f6bf86b4f54a89e3035">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03019"></a>03019     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a835b46cc63a3a8568fc11378f28d5b0d">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03020"></a>03020     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a44f76a39a60df129030bf4a6432473a7">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03021"></a>03021     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4824824f7555137a35730e0ee2981169">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03022"></a>03022 <span class="preprocessor">#else</span>
<a name="l03023"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4824824f7555137a35730e0ee2981169">03023</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4824824f7555137a35730e0ee2981169">ulfe</a>                         : 1;
<a name="l03024"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a44f76a39a60df129030bf4a6432473a7">03024</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a44f76a39a60df129030bf4a6432473a7">rachsnif</a>                     : 1;
<a name="l03025"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a835b46cc63a3a8568fc11378f28d5b0d">03025</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a835b46cc63a3a8568fc11378f28d5b0d">dftdm</a>                        : 1;
<a name="l03026"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a233eea68fba74f6bf86b4f54a89e3035">03026</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a233eea68fba74f6bf86b4f54a89e3035">turbo</a>                        : 1;
<a name="l03027"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28ce8ea98dbda8e30b89c9497b857c5e">03027</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28ce8ea98dbda8e30b89c9497b857c5e">turbo_hq</a>                     : 1;
<a name="l03028"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ad44009a6be35de39e649e243666f6487">03028</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ad44009a6be35de39e649e243666f6487">vitbdec</a>                      : 1;
<a name="l03029"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a7670ca6787e79ccaf12adac9f1e3e9c5">03029</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a7670ca6787e79ccaf12adac9f1e3e9c5">lteenc_tb0</a>                   : 1;
<a name="l03030"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28581468e3f382c20145ce8b7165f856">03030</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a28581468e3f382c20145ce8b7165f856">lteenc_tb1</a>                   : 1;
<a name="l03031"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aae9f7a5575668045fc63435c8cbc59a6">03031</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aae9f7a5575668045fc63435c8cbc59a6">ifftpapr_0</a>                   : 1;
<a name="l03032"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a253b0a8f09a7acd8e60f68b0f28952ec">03032</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a253b0a8f09a7acd8e60f68b0f28952ec">ifftpapr_1</a>                   : 1;
<a name="l03033"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aaef8b8c6b79e79e4a46ec0294eecbace">03033</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#aaef8b8c6b79e79e4a46ec0294eecbace">ifftpapr_rm</a>                  : 1;
<a name="l03034"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#add36821212384c788a5a3c94c1828ae1">03034</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#add36821212384c788a5a3c94c1828ae1">t1_ext</a>                       : 1;
<a name="l03035"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a88d19dcef82b3113eb5973ba1c3e36f2">03035</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a88d19dcef82b3113eb5973ba1c3e36f2">t1_int</a>                       : 1;
<a name="l03036"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acd951430fbef72d62ba3ab951a27bfb2">03036</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acd951430fbef72d62ba3ab951a27bfb2">t2_ext</a>                       : 1;
<a name="l03037"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a0d8defe66db82b62fa7131a203b70f23">03037</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a0d8defe66db82b62fa7131a203b70f23">t2_harq</a>                      : 1;
<a name="l03038"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a2e04c17aa245319265b443b7777e805a">03038</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a2e04c17aa245319265b443b7777e805a">t2_int</a>                       : 1;
<a name="l03039"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8a1a604aafbfa8d0f7994e277065dd04">03039</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8a1a604aafbfa8d0f7994e277065dd04">t3_ext</a>                       : 1;
<a name="l03040"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac659d0ddd0f4ccfe8872914d36bea0fb">03040</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac659d0ddd0f4ccfe8872914d36bea0fb">t3_int</a>                       : 1;
<a name="l03041"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a728b140197ce255b8da02376fbb3d28c">03041</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a728b140197ce255b8da02376fbb3d28c">axi_tx</a>                       : 1;
<a name="l03042"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac3f4c873e9bcfb0bd940af8f3cca431d">03042</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#ac3f4c873e9bcfb0bd940af8f3cca431d">axi_rx0</a>                      : 1;
<a name="l03043"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4b41c0fe158ada2761f230fd12d93e8c">03043</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a4b41c0fe158ada2761f230fd12d93e8c">axi_rx1</a>                      : 1;
<a name="l03044"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a48b485f47106cc14483a443a7959ba71">03044</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a48b485f47106cc14483a443a7959ba71">axi_rx1_harq</a>                 : 1;
<a name="l03045"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a981293470bfe434568d7e9dac00632ef">03045</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a981293470bfe434568d7e9dac00632ef">t3_rfif_0</a>                    : 1;
<a name="l03046"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acea9695fbbb7a8bf61275261b4a0a5fb">03046</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#acea9695fbbb7a8bf61275261b4a0a5fb">t3_rfif_1</a>                    : 1;
<a name="l03047"></a><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8f07dd73bffe444e3178e78adf4c292b">03047</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html#a8f07dd73bffe444e3178e78adf4c292b">reserved_24_31</a>               : 8;
<a name="l03048"></a>03048 <span class="preprocessor">#endif</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html#acdf4d00e2b0dde3ee39b095a22a455b4">s</a>;
<a name="l03050"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html#a62c40ac9ad4df4e39e04e25544ce03f4">03050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__mask__hix_1_1cvmx__endor__intc__rd__mask__hix__s.html">cvmx_endor_intc_rd_mask_hix_s</a>  <a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html#a62c40ac9ad4df4e39e04e25544ce03f4">cnf71xx</a>;
<a name="l03051"></a>03051 };
<a name="l03052"></a><a class="code" href="cvmx-endor-defs_8h.html#a36ef555a6e73a9a34224c7549f675a52">03052</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html" title="cvmx_endor_intc_rd_mask_hi#">cvmx_endor_intc_rd_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__rd__mask__hix.html" title="cvmx_endor_intc_rd_mask_hi#">cvmx_endor_intc_rd_mask_hix_t</a>;
<a name="l03053"></a>03053 <span class="comment"></span>
<a name="l03054"></a>03054 <span class="comment">/**</span>
<a name="l03055"></a>03055 <span class="comment"> * cvmx_endor_intc_rd_mask_lo#</span>
<a name="l03056"></a>03056 <span class="comment"> *</span>
<a name="l03057"></a>03057 <span class="comment"> * ENDOR_INTC_RD_MASK_LO = Interrupt Read Done Group Mask</span>
<a name="l03058"></a>03058 <span class="comment"> *</span>
<a name="l03059"></a>03059 <span class="comment"> */</span>
<a name="l03060"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html">03060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html" title="cvmx_endor_intc_rd_mask_lo#">cvmx_endor_intc_rd_mask_lox</a> {
<a name="l03061"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html#a8298e5dd6029f29d34348b69d0e80e78">03061</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html#a8298e5dd6029f29d34348b69d0e80e78">u32</a>;
<a name="l03062"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html">03062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html">cvmx_endor_intc_rd_mask_lox_s</a> {
<a name="l03063"></a>03063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afd06f4ad26c48d980d64c04fa93108a2">reserved_24_31</a>               : 8;
<a name="l03065"></a>03065     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a41c4522904cd7fe1509ae29aeef15039">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03066"></a>03066     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aee111a1b673f6b4e25fd958693e0ba71">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03067"></a>03067     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ada2a6a301a060cb7666e7974bd1dd3b9">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03068"></a>03068     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a446bd95bce6d2b1aef94cefa75812e26">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03069"></a>03069     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afa2f65215b8b62f9f4778d05be9b1e63">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03070"></a>03070     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ad7287401ff30b4b55d2e9636f44a35b7">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03071"></a>03071     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a3d213f79a5b541dd7f21d49a4eb8fcef">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03072"></a>03072     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a2958726ac6be7ac7ef6acc094f37f449">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03073"></a>03073     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a276376a93e2c5a5fcc23b89a4753b541">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03074"></a>03074     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a7bf90c70bb14e6bab211ac3eabd3ee0c">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03075"></a>03075     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a34eded2a4eb1e43f04db5d7d535a6bd9">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03076"></a>03076     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a658edd84ae1a4d323121b045a26431de">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03077"></a>03077     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afcff616c1e462065b5efd3a1c8573f3b">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03078"></a>03078     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a1430ab4babc47094bb22925987101076">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03079"></a>03079     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a46e1f8f346123043ac5b4fd533fd354d">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03080"></a>03080     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a97e121e9d7e07e458c748588927f6965">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03081"></a>03081     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aa8211450be1befeb31fb8e21c81a9139">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03082"></a>03082     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#addd06a507bb8438d32e1b940c776f42b">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03083"></a>03083     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5e6db00f08407260464fdc80da21ee5a">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03084"></a>03084     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a07dab95c6de31da00eb6f5124aef6cf9">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03085"></a>03085     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a917834c1efe3919569fa0059634163d8">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03086"></a>03086     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5ff652729ba191913b573d86a9c07132">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03087"></a>03087     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5708c714f6eb717dc6fa6d5d3d35ff3a">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03088"></a>03088     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ac753e94625a7c754c50c8541431266b3">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03089"></a>03089 <span class="preprocessor">#else</span>
<a name="l03090"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ac753e94625a7c754c50c8541431266b3">03090</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ac753e94625a7c754c50c8541431266b3">ulfe</a>                         : 1;
<a name="l03091"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5708c714f6eb717dc6fa6d5d3d35ff3a">03091</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5708c714f6eb717dc6fa6d5d3d35ff3a">rachsnif</a>                     : 1;
<a name="l03092"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5ff652729ba191913b573d86a9c07132">03092</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5ff652729ba191913b573d86a9c07132">dftdm</a>                        : 1;
<a name="l03093"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a917834c1efe3919569fa0059634163d8">03093</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a917834c1efe3919569fa0059634163d8">turbo</a>                        : 1;
<a name="l03094"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a07dab95c6de31da00eb6f5124aef6cf9">03094</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a07dab95c6de31da00eb6f5124aef6cf9">turbo_hq</a>                     : 1;
<a name="l03095"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5e6db00f08407260464fdc80da21ee5a">03095</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a5e6db00f08407260464fdc80da21ee5a">vitbdec</a>                      : 1;
<a name="l03096"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#addd06a507bb8438d32e1b940c776f42b">03096</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#addd06a507bb8438d32e1b940c776f42b">lteenc_tb0</a>                   : 1;
<a name="l03097"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aa8211450be1befeb31fb8e21c81a9139">03097</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aa8211450be1befeb31fb8e21c81a9139">lteenc_tb1</a>                   : 1;
<a name="l03098"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a97e121e9d7e07e458c748588927f6965">03098</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a97e121e9d7e07e458c748588927f6965">ifftpapr_0</a>                   : 1;
<a name="l03099"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a46e1f8f346123043ac5b4fd533fd354d">03099</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a46e1f8f346123043ac5b4fd533fd354d">ifftpapr_1</a>                   : 1;
<a name="l03100"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a1430ab4babc47094bb22925987101076">03100</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a1430ab4babc47094bb22925987101076">ifftpapr_rm</a>                  : 1;
<a name="l03101"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afcff616c1e462065b5efd3a1c8573f3b">03101</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afcff616c1e462065b5efd3a1c8573f3b">t1_ext</a>                       : 1;
<a name="l03102"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a658edd84ae1a4d323121b045a26431de">03102</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a658edd84ae1a4d323121b045a26431de">t1_int</a>                       : 1;
<a name="l03103"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a34eded2a4eb1e43f04db5d7d535a6bd9">03103</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a34eded2a4eb1e43f04db5d7d535a6bd9">t2_ext</a>                       : 1;
<a name="l03104"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a7bf90c70bb14e6bab211ac3eabd3ee0c">03104</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a7bf90c70bb14e6bab211ac3eabd3ee0c">t2_harq</a>                      : 1;
<a name="l03105"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a276376a93e2c5a5fcc23b89a4753b541">03105</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a276376a93e2c5a5fcc23b89a4753b541">t2_int</a>                       : 1;
<a name="l03106"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a2958726ac6be7ac7ef6acc094f37f449">03106</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a2958726ac6be7ac7ef6acc094f37f449">t3_ext</a>                       : 1;
<a name="l03107"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a3d213f79a5b541dd7f21d49a4eb8fcef">03107</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a3d213f79a5b541dd7f21d49a4eb8fcef">t3_int</a>                       : 1;
<a name="l03108"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ad7287401ff30b4b55d2e9636f44a35b7">03108</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ad7287401ff30b4b55d2e9636f44a35b7">axi_tx</a>                       : 1;
<a name="l03109"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afa2f65215b8b62f9f4778d05be9b1e63">03109</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afa2f65215b8b62f9f4778d05be9b1e63">axi_rx0</a>                      : 1;
<a name="l03110"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a446bd95bce6d2b1aef94cefa75812e26">03110</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a446bd95bce6d2b1aef94cefa75812e26">axi_rx1</a>                      : 1;
<a name="l03111"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ada2a6a301a060cb7666e7974bd1dd3b9">03111</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#ada2a6a301a060cb7666e7974bd1dd3b9">axi_rx1_harq</a>                 : 1;
<a name="l03112"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aee111a1b673f6b4e25fd958693e0ba71">03112</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#aee111a1b673f6b4e25fd958693e0ba71">t3_rfif_0</a>                    : 1;
<a name="l03113"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a41c4522904cd7fe1509ae29aeef15039">03113</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#a41c4522904cd7fe1509ae29aeef15039">t3_rfif_1</a>                    : 1;
<a name="l03114"></a><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afd06f4ad26c48d980d64c04fa93108a2">03114</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html#afd06f4ad26c48d980d64c04fa93108a2">reserved_24_31</a>               : 8;
<a name="l03115"></a>03115 <span class="preprocessor">#endif</span>
<a name="l03116"></a>03116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html#a4fb80fc6076c623464a3f21f60898036">s</a>;
<a name="l03117"></a><a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html#a5453fce4ce832ae074c0d058ef23e118">03117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__mask__lox_1_1cvmx__endor__intc__rd__mask__lox__s.html">cvmx_endor_intc_rd_mask_lox_s</a>  <a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html#a5453fce4ce832ae074c0d058ef23e118">cnf71xx</a>;
<a name="l03118"></a>03118 };
<a name="l03119"></a><a class="code" href="cvmx-endor-defs_8h.html#a0a35624ef11608f769d3df8e788abe5a">03119</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html" title="cvmx_endor_intc_rd_mask_lo#">cvmx_endor_intc_rd_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__rd__mask__lox.html" title="cvmx_endor_intc_rd_mask_lo#">cvmx_endor_intc_rd_mask_lox_t</a>;
<a name="l03120"></a>03120 <span class="comment"></span>
<a name="l03121"></a>03121 <span class="comment">/**</span>
<a name="l03122"></a>03122 <span class="comment"> * cvmx_endor_intc_rd_rint</span>
<a name="l03123"></a>03123 <span class="comment"> *</span>
<a name="l03124"></a>03124 <span class="comment"> * ENDOR_INTC_RD_RINT - Read Done Group Raw Interrupt Status</span>
<a name="l03125"></a>03125 <span class="comment"> *</span>
<a name="l03126"></a>03126 <span class="comment"> */</span>
<a name="l03127"></a><a class="code" href="unioncvmx__endor__intc__rd__rint.html">03127</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__rint.html" title="cvmx_endor_intc_rd_rint">cvmx_endor_intc_rd_rint</a> {
<a name="l03128"></a><a class="code" href="unioncvmx__endor__intc__rd__rint.html#ae97c6ef2c055b3ed6a755b61ddb308bf">03128</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__rint.html#ae97c6ef2c055b3ed6a755b61ddb308bf">u32</a>;
<a name="l03129"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html">03129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html">cvmx_endor_intc_rd_rint_s</a> {
<a name="l03130"></a>03130 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03131"></a>03131 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a50fbf55843f70e8b3d8399a1929c7b5e">reserved_24_31</a>               : 8;
<a name="l03132"></a>03132     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aaeba19801da319b08e1f440a4f84ea9a">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03133"></a>03133     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af5dde98b0b3127224cb8c38d6828e56a">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03134"></a>03134     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ad0e949c581b0452da5c37c4eaa09345a">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03135"></a>03135     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c3b6796b42037b04a07994b87d54cd4">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03136"></a>03136     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ac818d722eb57ddfc4453aeda7916c50b">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03137"></a>03137     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c45202d2527c35d34e91d1972ae86c7">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03138"></a>03138     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abdf1efa8455262ffab61c3737fa25936">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03139"></a>03139     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a988422084b1e23895d742ee5f92f8142">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03140"></a>03140     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#acc1b4352c8c073d68ce3a37175a29bf1">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03141"></a>03141     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a06dab7403ab00f6128cf00a416a14d5a">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03142"></a>03142     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abf5f41d394bed8c1f095c43e411f0a1d">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03143"></a>03143     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a01917bd89155cb7b2ce4e00d6ecf1503">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03144"></a>03144     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a8254df6b5e61d562093d25d9da86a018">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03145"></a>03145     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a38df173df6d708a9bab22bf5319a6789">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03146"></a>03146     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ae6b7af54cea8d2ea296a189f2b5ba36e">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03147"></a>03147     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a859ebceda011661bc0dc08a855b2302e">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03148"></a>03148     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5e07a827b77ed1145fa49ad9a142dc0e">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03149"></a>03149     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aed26ac6217c1248118f86d53f9ba0229">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03150"></a>03150     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5eae2eb5787b54648ba6a63fd5cde34a">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03151"></a>03151     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5cc7d475defcd28e903593a36d86ee51">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03152"></a>03152     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a75547cb31689d9b917901f02f9907117">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03153"></a>03153     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af029d46fb0b051486583975141201ad4">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03154"></a>03154     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a44e69407ed30c730ea0a4ae3c5067190">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03155"></a>03155     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a16c0e56bd7ee2831def88fb1e34a3f17">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03156"></a>03156 <span class="preprocessor">#else</span>
<a name="l03157"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a16c0e56bd7ee2831def88fb1e34a3f17">03157</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a16c0e56bd7ee2831def88fb1e34a3f17">ulfe</a>                         : 1;
<a name="l03158"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a44e69407ed30c730ea0a4ae3c5067190">03158</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a44e69407ed30c730ea0a4ae3c5067190">rachsnif</a>                     : 1;
<a name="l03159"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af029d46fb0b051486583975141201ad4">03159</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af029d46fb0b051486583975141201ad4">dftdm</a>                        : 1;
<a name="l03160"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a75547cb31689d9b917901f02f9907117">03160</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a75547cb31689d9b917901f02f9907117">turbo</a>                        : 1;
<a name="l03161"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5cc7d475defcd28e903593a36d86ee51">03161</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5cc7d475defcd28e903593a36d86ee51">turbo_hq</a>                     : 1;
<a name="l03162"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5eae2eb5787b54648ba6a63fd5cde34a">03162</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5eae2eb5787b54648ba6a63fd5cde34a">vitbdec</a>                      : 1;
<a name="l03163"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aed26ac6217c1248118f86d53f9ba0229">03163</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aed26ac6217c1248118f86d53f9ba0229">lteenc_tb0</a>                   : 1;
<a name="l03164"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5e07a827b77ed1145fa49ad9a142dc0e">03164</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a5e07a827b77ed1145fa49ad9a142dc0e">lteenc_tb1</a>                   : 1;
<a name="l03165"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a859ebceda011661bc0dc08a855b2302e">03165</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a859ebceda011661bc0dc08a855b2302e">ifftpapr_0</a>                   : 1;
<a name="l03166"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ae6b7af54cea8d2ea296a189f2b5ba36e">03166</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ae6b7af54cea8d2ea296a189f2b5ba36e">ifftpapr_1</a>                   : 1;
<a name="l03167"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a38df173df6d708a9bab22bf5319a6789">03167</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a38df173df6d708a9bab22bf5319a6789">ifftpapr_rm</a>                  : 1;
<a name="l03168"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a8254df6b5e61d562093d25d9da86a018">03168</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a8254df6b5e61d562093d25d9da86a018">t1_ext</a>                       : 1;
<a name="l03169"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a01917bd89155cb7b2ce4e00d6ecf1503">03169</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a01917bd89155cb7b2ce4e00d6ecf1503">t1_int</a>                       : 1;
<a name="l03170"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abf5f41d394bed8c1f095c43e411f0a1d">03170</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abf5f41d394bed8c1f095c43e411f0a1d">t2_ext</a>                       : 1;
<a name="l03171"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a06dab7403ab00f6128cf00a416a14d5a">03171</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a06dab7403ab00f6128cf00a416a14d5a">t2_harq</a>                      : 1;
<a name="l03172"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#acc1b4352c8c073d68ce3a37175a29bf1">03172</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#acc1b4352c8c073d68ce3a37175a29bf1">t2_int</a>                       : 1;
<a name="l03173"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a988422084b1e23895d742ee5f92f8142">03173</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a988422084b1e23895d742ee5f92f8142">t3_ext</a>                       : 1;
<a name="l03174"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abdf1efa8455262ffab61c3737fa25936">03174</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#abdf1efa8455262ffab61c3737fa25936">t3_int</a>                       : 1;
<a name="l03175"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c45202d2527c35d34e91d1972ae86c7">03175</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c45202d2527c35d34e91d1972ae86c7">axi_tx</a>                       : 1;
<a name="l03176"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ac818d722eb57ddfc4453aeda7916c50b">03176</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ac818d722eb57ddfc4453aeda7916c50b">axi_rx0</a>                      : 1;
<a name="l03177"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c3b6796b42037b04a07994b87d54cd4">03177</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a7c3b6796b42037b04a07994b87d54cd4">axi_rx1</a>                      : 1;
<a name="l03178"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ad0e949c581b0452da5c37c4eaa09345a">03178</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#ad0e949c581b0452da5c37c4eaa09345a">axi_rx1_harq</a>                 : 1;
<a name="l03179"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af5dde98b0b3127224cb8c38d6828e56a">03179</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#af5dde98b0b3127224cb8c38d6828e56a">t3_rfif_0</a>                    : 1;
<a name="l03180"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aaeba19801da319b08e1f440a4f84ea9a">03180</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#aaeba19801da319b08e1f440a4f84ea9a">t3_rfif_1</a>                    : 1;
<a name="l03181"></a><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a50fbf55843f70e8b3d8399a1929c7b5e">03181</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html#a50fbf55843f70e8b3d8399a1929c7b5e">reserved_24_31</a>               : 8;
<a name="l03182"></a>03182 <span class="preprocessor">#endif</span>
<a name="l03183"></a>03183 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__rint.html#a4981ea0608e5189795b637120ab41788">s</a>;
<a name="l03184"></a><a class="code" href="unioncvmx__endor__intc__rd__rint.html#a00c4fb9ff4681fbf153bc0ebd36d9657">03184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__rint_1_1cvmx__endor__intc__rd__rint__s.html">cvmx_endor_intc_rd_rint_s</a>      <a class="code" href="unioncvmx__endor__intc__rd__rint.html#a00c4fb9ff4681fbf153bc0ebd36d9657">cnf71xx</a>;
<a name="l03185"></a>03185 };
<a name="l03186"></a><a class="code" href="cvmx-endor-defs_8h.html#a307e46945c3800dda045bffac1918c49">03186</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__rint.html" title="cvmx_endor_intc_rd_rint">cvmx_endor_intc_rd_rint</a> <a class="code" href="unioncvmx__endor__intc__rd__rint.html" title="cvmx_endor_intc_rd_rint">cvmx_endor_intc_rd_rint_t</a>;
<a name="l03187"></a>03187 <span class="comment"></span>
<a name="l03188"></a>03188 <span class="comment">/**</span>
<a name="l03189"></a>03189 <span class="comment"> * cvmx_endor_intc_rd_status_hi#</span>
<a name="l03190"></a>03190 <span class="comment"> *</span>
<a name="l03191"></a>03191 <span class="comment"> * ENDOR_INTC_RD_STATUS_HI = Interrupt Read Done Group Mask</span>
<a name="l03192"></a>03192 <span class="comment"> *</span>
<a name="l03193"></a>03193 <span class="comment"> */</span>
<a name="l03194"></a><a class="code" href="unioncvmx__endor__intc__rd__status__hix.html">03194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__status__hix.html" title="cvmx_endor_intc_rd_status_hi#">cvmx_endor_intc_rd_status_hix</a> {
<a name="l03195"></a><a class="code" href="unioncvmx__endor__intc__rd__status__hix.html#abf9f6d4bb82e4832674a0e2b1178dd4a">03195</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__status__hix.html#abf9f6d4bb82e4832674a0e2b1178dd4a">u32</a>;
<a name="l03196"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html">03196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html">cvmx_endor_intc_rd_status_hix_s</a> {
<a name="l03197"></a>03197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ad5973ec56ea7418ac1af94d9187d8b82">reserved_24_31</a>               : 8;
<a name="l03199"></a>03199     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a90f1f23c4e4a2b2f28f8fa21bf4fb056">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03200"></a>03200     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a5b1a4ced1a3b769f070c13d746114071">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03201"></a>03201     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a89424a3d830e384bf962f2f2c52d278c">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03202"></a>03202     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aeb390c2f5fbfb4f62074a08e53da7f33">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03203"></a>03203     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44235ffa444495afe53faae358ec3c4c">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03204"></a>03204     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae52ce8093c5aa522038982686e9cb6f5">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03205"></a>03205     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44ba8c12bbc1d3604a5926cb12f89d16">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03206"></a>03206     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ac14094fd0da1fa5d6a1cbfc62578076a">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03207"></a>03207     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a0de2183f214fb3ea0c6cde998dd48e76">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03208"></a>03208     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aacb7a61d101aa60b79b29bc11d3cb589">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03209"></a>03209     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#afd0da1960c2941618a3ab08f77134f28">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03210"></a>03210     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a16c931e342eed915fb91539844b98dde">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03211"></a>03211     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aea4b1fdc1a0f67b7c2816ded237e49b5">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03212"></a>03212     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae04b875cbb2febf04f82c79e3389e2ce">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03213"></a>03213     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7595dd6382b390b71b487a7e30689b57">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03214"></a>03214     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a1c12fc1acc4566d924c7778ae17a5623">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03215"></a>03215     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7df1d84ebfab48386a5cd7ba8a7dc809">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03216"></a>03216     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#add63fb28e7a1e87511bbd01efd2b5d34">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03217"></a>03217     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a298b8176ac3ed3e8a66829e792e053a3">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03218"></a>03218     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a602e6bbb24b107150a6ce1fb5bff97e0">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03219"></a>03219     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#af7458355dadf83693bdacf3aa2635663">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03220"></a>03220     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a50a2ac45f5f85175987e80ed97e9f969">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03221"></a>03221     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aed5621a100a36cdd52bbd51c4047c785">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03222"></a>03222     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ab1bee02b214cd401c67fc976cc609aa3">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03223"></a>03223 <span class="preprocessor">#else</span>
<a name="l03224"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ab1bee02b214cd401c67fc976cc609aa3">03224</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ab1bee02b214cd401c67fc976cc609aa3">ulfe</a>                         : 1;
<a name="l03225"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aed5621a100a36cdd52bbd51c4047c785">03225</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aed5621a100a36cdd52bbd51c4047c785">rachsnif</a>                     : 1;
<a name="l03226"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a50a2ac45f5f85175987e80ed97e9f969">03226</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a50a2ac45f5f85175987e80ed97e9f969">dftdm</a>                        : 1;
<a name="l03227"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#af7458355dadf83693bdacf3aa2635663">03227</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#af7458355dadf83693bdacf3aa2635663">turbo</a>                        : 1;
<a name="l03228"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a602e6bbb24b107150a6ce1fb5bff97e0">03228</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a602e6bbb24b107150a6ce1fb5bff97e0">turbo_hq</a>                     : 1;
<a name="l03229"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a298b8176ac3ed3e8a66829e792e053a3">03229</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a298b8176ac3ed3e8a66829e792e053a3">vitbdec</a>                      : 1;
<a name="l03230"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#add63fb28e7a1e87511bbd01efd2b5d34">03230</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#add63fb28e7a1e87511bbd01efd2b5d34">lteenc_tb0</a>                   : 1;
<a name="l03231"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7df1d84ebfab48386a5cd7ba8a7dc809">03231</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7df1d84ebfab48386a5cd7ba8a7dc809">lteenc_tb1</a>                   : 1;
<a name="l03232"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a1c12fc1acc4566d924c7778ae17a5623">03232</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a1c12fc1acc4566d924c7778ae17a5623">ifftpapr_0</a>                   : 1;
<a name="l03233"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7595dd6382b390b71b487a7e30689b57">03233</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a7595dd6382b390b71b487a7e30689b57">ifftpapr_1</a>                   : 1;
<a name="l03234"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae04b875cbb2febf04f82c79e3389e2ce">03234</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae04b875cbb2febf04f82c79e3389e2ce">ifftpapr_rm</a>                  : 1;
<a name="l03235"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aea4b1fdc1a0f67b7c2816ded237e49b5">03235</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aea4b1fdc1a0f67b7c2816ded237e49b5">t1_ext</a>                       : 1;
<a name="l03236"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a16c931e342eed915fb91539844b98dde">03236</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a16c931e342eed915fb91539844b98dde">t1_int</a>                       : 1;
<a name="l03237"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#afd0da1960c2941618a3ab08f77134f28">03237</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#afd0da1960c2941618a3ab08f77134f28">t2_ext</a>                       : 1;
<a name="l03238"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aacb7a61d101aa60b79b29bc11d3cb589">03238</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aacb7a61d101aa60b79b29bc11d3cb589">t2_harq</a>                      : 1;
<a name="l03239"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a0de2183f214fb3ea0c6cde998dd48e76">03239</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a0de2183f214fb3ea0c6cde998dd48e76">t2_int</a>                       : 1;
<a name="l03240"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ac14094fd0da1fa5d6a1cbfc62578076a">03240</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ac14094fd0da1fa5d6a1cbfc62578076a">t3_ext</a>                       : 1;
<a name="l03241"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44ba8c12bbc1d3604a5926cb12f89d16">03241</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44ba8c12bbc1d3604a5926cb12f89d16">t3_int</a>                       : 1;
<a name="l03242"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae52ce8093c5aa522038982686e9cb6f5">03242</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ae52ce8093c5aa522038982686e9cb6f5">axi_tx</a>                       : 1;
<a name="l03243"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44235ffa444495afe53faae358ec3c4c">03243</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a44235ffa444495afe53faae358ec3c4c">axi_rx0</a>                      : 1;
<a name="l03244"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aeb390c2f5fbfb4f62074a08e53da7f33">03244</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#aeb390c2f5fbfb4f62074a08e53da7f33">axi_rx1</a>                      : 1;
<a name="l03245"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a89424a3d830e384bf962f2f2c52d278c">03245</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a89424a3d830e384bf962f2f2c52d278c">axi_rx1_harq</a>                 : 1;
<a name="l03246"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a5b1a4ced1a3b769f070c13d746114071">03246</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a5b1a4ced1a3b769f070c13d746114071">t3_rfif_0</a>                    : 1;
<a name="l03247"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a90f1f23c4e4a2b2f28f8fa21bf4fb056">03247</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#a90f1f23c4e4a2b2f28f8fa21bf4fb056">t3_rfif_1</a>                    : 1;
<a name="l03248"></a><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ad5973ec56ea7418ac1af94d9187d8b82">03248</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html#ad5973ec56ea7418ac1af94d9187d8b82">reserved_24_31</a>               : 8;
<a name="l03249"></a>03249 <span class="preprocessor">#endif</span>
<a name="l03250"></a>03250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__status__hix.html#af17586f02af6cc90a80195080a5c7e55">s</a>;
<a name="l03251"></a><a class="code" href="unioncvmx__endor__intc__rd__status__hix.html#ad486ebbbc4c1a809f99f19b1db63f8f2">03251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__status__hix_1_1cvmx__endor__intc__rd__status__hix__s.html">cvmx_endor_intc_rd_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__rd__status__hix.html#ad486ebbbc4c1a809f99f19b1db63f8f2">cnf71xx</a>;
<a name="l03252"></a>03252 };
<a name="l03253"></a><a class="code" href="cvmx-endor-defs_8h.html#aa36504d78e37f280e1f6d40d5b35f4eb">03253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__status__hix.html" title="cvmx_endor_intc_rd_status_hi#">cvmx_endor_intc_rd_status_hix</a> <a class="code" href="unioncvmx__endor__intc__rd__status__hix.html" title="cvmx_endor_intc_rd_status_hi#">cvmx_endor_intc_rd_status_hix_t</a>;
<a name="l03254"></a>03254 <span class="comment"></span>
<a name="l03255"></a>03255 <span class="comment">/**</span>
<a name="l03256"></a>03256 <span class="comment"> * cvmx_endor_intc_rd_status_lo#</span>
<a name="l03257"></a>03257 <span class="comment"> *</span>
<a name="l03258"></a>03258 <span class="comment"> * ENDOR_INTC_RD_STATUS_LO = Interrupt Read Done Group Mask</span>
<a name="l03259"></a>03259 <span class="comment"> *</span>
<a name="l03260"></a>03260 <span class="comment"> */</span>
<a name="l03261"></a><a class="code" href="unioncvmx__endor__intc__rd__status__lox.html">03261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__status__lox.html" title="cvmx_endor_intc_rd_status_lo#">cvmx_endor_intc_rd_status_lox</a> {
<a name="l03262"></a><a class="code" href="unioncvmx__endor__intc__rd__status__lox.html#a2c76fc96def901674e0055b54d742af8">03262</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rd__status__lox.html#a2c76fc96def901674e0055b54d742af8">u32</a>;
<a name="l03263"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html">03263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html">cvmx_endor_intc_rd_status_lox_s</a> {
<a name="l03264"></a>03264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03265"></a>03265 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a8ba0888c5f3731dca4638c81cf6e7c08">reserved_24_31</a>               : 8;
<a name="l03266"></a>03266     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a95400626a512a3984189b3a17ddd68cf">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03267"></a>03267     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0365a9a4252acc118ae5e3cc7ac5b2e0">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03268"></a>03268     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ae51ca044c09053209b73f7eb62ee62b0">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03269"></a>03269     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a30b58542c3d34f9d7787185831733806">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03270"></a>03270     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af60a44491614a1eec8caec7805b414c7">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03271"></a>03271     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace395b769704c201cf52393cc0b795dd">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03272"></a>03272     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7dfaaddfe5fe8790c1cb52f181050a88">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03273"></a>03273     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad685a8d52bad89097d7f63761e9a0b0e">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03274"></a>03274     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7b4dd7a24b63e6253f3feeca9832c126">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03275"></a>03275     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a5b796392283f41900e54e393f0eee1ec">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03276"></a>03276     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af6926cf5f13cdb8ce2c92ed6bda790aa">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03277"></a>03277     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace2d66b172f8abae07de2fdf7a4de03d">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03278"></a>03278     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a36c5f0ade887342d510306e17d31a2ca">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03279"></a>03279     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2752c115b0211696bbc93d66b5b10e33">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03280"></a>03280     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6348093c37ac32601cb43e45886fc03b">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03281"></a>03281     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a9e3b70d8deeaf9254b5a0146a180bb8d">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03282"></a>03282     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6bc31995ede882c7e35ba9b391b22632">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03283"></a>03283     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#aefdb1de6d18962e7c21ba2287dbe4813">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03284"></a>03284     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad5579217a027cfcc2e4e8970dff55b4b">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03285"></a>03285     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7d193979e94ca7a5f6c756aac0d69b33">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03286"></a>03286     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2837ccdc7f827912e835655b52c28a25">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03287"></a>03287     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace090355b910c66fcb69a16410efa0c0">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03288"></a>03288     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0cbf985fc213227573307724359d92a9">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03289"></a>03289     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a63d5ead3a90693a37326620fadeb07ef">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03290"></a>03290 <span class="preprocessor">#else</span>
<a name="l03291"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a63d5ead3a90693a37326620fadeb07ef">03291</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a63d5ead3a90693a37326620fadeb07ef">ulfe</a>                         : 1;
<a name="l03292"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0cbf985fc213227573307724359d92a9">03292</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0cbf985fc213227573307724359d92a9">rachsnif</a>                     : 1;
<a name="l03293"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace090355b910c66fcb69a16410efa0c0">03293</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace090355b910c66fcb69a16410efa0c0">dftdm</a>                        : 1;
<a name="l03294"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2837ccdc7f827912e835655b52c28a25">03294</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2837ccdc7f827912e835655b52c28a25">turbo</a>                        : 1;
<a name="l03295"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7d193979e94ca7a5f6c756aac0d69b33">03295</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7d193979e94ca7a5f6c756aac0d69b33">turbo_hq</a>                     : 1;
<a name="l03296"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad5579217a027cfcc2e4e8970dff55b4b">03296</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad5579217a027cfcc2e4e8970dff55b4b">vitbdec</a>                      : 1;
<a name="l03297"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#aefdb1de6d18962e7c21ba2287dbe4813">03297</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#aefdb1de6d18962e7c21ba2287dbe4813">lteenc_tb0</a>                   : 1;
<a name="l03298"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6bc31995ede882c7e35ba9b391b22632">03298</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6bc31995ede882c7e35ba9b391b22632">lteenc_tb1</a>                   : 1;
<a name="l03299"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a9e3b70d8deeaf9254b5a0146a180bb8d">03299</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a9e3b70d8deeaf9254b5a0146a180bb8d">ifftpapr_0</a>                   : 1;
<a name="l03300"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6348093c37ac32601cb43e45886fc03b">03300</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a6348093c37ac32601cb43e45886fc03b">ifftpapr_1</a>                   : 1;
<a name="l03301"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2752c115b0211696bbc93d66b5b10e33">03301</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a2752c115b0211696bbc93d66b5b10e33">ifftpapr_rm</a>                  : 1;
<a name="l03302"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a36c5f0ade887342d510306e17d31a2ca">03302</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a36c5f0ade887342d510306e17d31a2ca">t1_ext</a>                       : 1;
<a name="l03303"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace2d66b172f8abae07de2fdf7a4de03d">03303</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace2d66b172f8abae07de2fdf7a4de03d">t1_int</a>                       : 1;
<a name="l03304"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af6926cf5f13cdb8ce2c92ed6bda790aa">03304</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af6926cf5f13cdb8ce2c92ed6bda790aa">t2_ext</a>                       : 1;
<a name="l03305"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a5b796392283f41900e54e393f0eee1ec">03305</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a5b796392283f41900e54e393f0eee1ec">t2_harq</a>                      : 1;
<a name="l03306"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7b4dd7a24b63e6253f3feeca9832c126">03306</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7b4dd7a24b63e6253f3feeca9832c126">t2_int</a>                       : 1;
<a name="l03307"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad685a8d52bad89097d7f63761e9a0b0e">03307</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ad685a8d52bad89097d7f63761e9a0b0e">t3_ext</a>                       : 1;
<a name="l03308"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7dfaaddfe5fe8790c1cb52f181050a88">03308</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a7dfaaddfe5fe8790c1cb52f181050a88">t3_int</a>                       : 1;
<a name="l03309"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace395b769704c201cf52393cc0b795dd">03309</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ace395b769704c201cf52393cc0b795dd">axi_tx</a>                       : 1;
<a name="l03310"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af60a44491614a1eec8caec7805b414c7">03310</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#af60a44491614a1eec8caec7805b414c7">axi_rx0</a>                      : 1;
<a name="l03311"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a30b58542c3d34f9d7787185831733806">03311</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a30b58542c3d34f9d7787185831733806">axi_rx1</a>                      : 1;
<a name="l03312"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ae51ca044c09053209b73f7eb62ee62b0">03312</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#ae51ca044c09053209b73f7eb62ee62b0">axi_rx1_harq</a>                 : 1;
<a name="l03313"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0365a9a4252acc118ae5e3cc7ac5b2e0">03313</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a0365a9a4252acc118ae5e3cc7ac5b2e0">t3_rfif_0</a>                    : 1;
<a name="l03314"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a95400626a512a3984189b3a17ddd68cf">03314</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a95400626a512a3984189b3a17ddd68cf">t3_rfif_1</a>                    : 1;
<a name="l03315"></a><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a8ba0888c5f3731dca4638c81cf6e7c08">03315</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html#a8ba0888c5f3731dca4638c81cf6e7c08">reserved_24_31</a>               : 8;
<a name="l03316"></a>03316 <span class="preprocessor">#endif</span>
<a name="l03317"></a>03317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rd__status__lox.html#a38d9b1cdd11714fa3a146aa8044668c6">s</a>;
<a name="l03318"></a><a class="code" href="unioncvmx__endor__intc__rd__status__lox.html#a52e4e9a862ed39b308210f9a112dc7a2">03318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rd__status__lox_1_1cvmx__endor__intc__rd__status__lox__s.html">cvmx_endor_intc_rd_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__rd__status__lox.html#a52e4e9a862ed39b308210f9a112dc7a2">cnf71xx</a>;
<a name="l03319"></a>03319 };
<a name="l03320"></a><a class="code" href="cvmx-endor-defs_8h.html#a76c38d1c8466248f9f0abbb03d0c1239">03320</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rd__status__lox.html" title="cvmx_endor_intc_rd_status_lo#">cvmx_endor_intc_rd_status_lox</a> <a class="code" href="unioncvmx__endor__intc__rd__status__lox.html" title="cvmx_endor_intc_rd_status_lo#">cvmx_endor_intc_rd_status_lox_t</a>;
<a name="l03321"></a>03321 <span class="comment"></span>
<a name="l03322"></a>03322 <span class="comment">/**</span>
<a name="l03323"></a>03323 <span class="comment"> * cvmx_endor_intc_rdq_idx_hi#</span>
<a name="l03324"></a>03324 <span class="comment"> *</span>
<a name="l03325"></a>03325 <span class="comment"> * ENDOR_INTC_RDQ_IDX_HI - Read Queue Done Group Index HI</span>
<a name="l03326"></a>03326 <span class="comment"> *</span>
<a name="l03327"></a>03327 <span class="comment"> */</span>
<a name="l03328"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html">03328</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html" title="cvmx_endor_intc_rdq_idx_hi#">cvmx_endor_intc_rdq_idx_hix</a> {
<a name="l03329"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html#a2ab837e9a6cb44b09ebd0a12e8bfc4e3">03329</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html#a2ab837e9a6cb44b09ebd0a12e8bfc4e3">u32</a>;
<a name="l03330"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html">03330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html">cvmx_endor_intc_rdq_idx_hix_s</a> {
<a name="l03331"></a>03331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#a63525799d48534e919ec91f538c86cfb">reserved_6_31</a>                : 26;
<a name="l03333"></a>03333     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#af56ca6717ec6f531788162c8443d02ef">grpidx</a>                       : 6;  <span class="comment">/**&lt; Read Queue Done Group Interrupt Index */</span>
<a name="l03334"></a>03334 <span class="preprocessor">#else</span>
<a name="l03335"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#af56ca6717ec6f531788162c8443d02ef">03335</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#af56ca6717ec6f531788162c8443d02ef">grpidx</a>                       : 6;
<a name="l03336"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#a63525799d48534e919ec91f538c86cfb">03336</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html#a63525799d48534e919ec91f538c86cfb">reserved_6_31</a>                : 26;
<a name="l03337"></a>03337 <span class="preprocessor">#endif</span>
<a name="l03338"></a>03338 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html#a55559ac71a23e0f90440ca04b33f7996">s</a>;
<a name="l03339"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html#ac6e6c6c8c63afcc6360d9a96e2bb70f3">03339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__idx__hix_1_1cvmx__endor__intc__rdq__idx__hix__s.html">cvmx_endor_intc_rdq_idx_hix_s</a>  <a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html#ac6e6c6c8c63afcc6360d9a96e2bb70f3">cnf71xx</a>;
<a name="l03340"></a>03340 };
<a name="l03341"></a><a class="code" href="cvmx-endor-defs_8h.html#ae5285fd4aaa07335b80a2abaf4d1e4f6">03341</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html" title="cvmx_endor_intc_rdq_idx_hi#">cvmx_endor_intc_rdq_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__rdq__idx__hix.html" title="cvmx_endor_intc_rdq_idx_hi#">cvmx_endor_intc_rdq_idx_hix_t</a>;
<a name="l03342"></a>03342 <span class="comment"></span>
<a name="l03343"></a>03343 <span class="comment">/**</span>
<a name="l03344"></a>03344 <span class="comment"> * cvmx_endor_intc_rdq_idx_lo#</span>
<a name="l03345"></a>03345 <span class="comment"> *</span>
<a name="l03346"></a>03346 <span class="comment"> * ENDOR_INTC_RDQ_IDX_LO - Read Queue Done Group Index LO</span>
<a name="l03347"></a>03347 <span class="comment"> *</span>
<a name="l03348"></a>03348 <span class="comment"> */</span>
<a name="l03349"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html">03349</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html" title="cvmx_endor_intc_rdq_idx_lo#">cvmx_endor_intc_rdq_idx_lox</a> {
<a name="l03350"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html#ac77a7522a5f093c2382ebfafdaf62550">03350</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html#ac77a7522a5f093c2382ebfafdaf62550">u32</a>;
<a name="l03351"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html">03351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html">cvmx_endor_intc_rdq_idx_lox_s</a> {
<a name="l03352"></a>03352 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03353"></a>03353 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a181aa7866e66c58ac09b27ceb11712b0">reserved_6_31</a>                : 26;
<a name="l03354"></a>03354     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a8b28d28a1122452058a771da775805f2">grpidx</a>                       : 6;  <span class="comment">/**&lt; Read Queue Done Group Interrupt Index */</span>
<a name="l03355"></a>03355 <span class="preprocessor">#else</span>
<a name="l03356"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a8b28d28a1122452058a771da775805f2">03356</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a8b28d28a1122452058a771da775805f2">grpidx</a>                       : 6;
<a name="l03357"></a><a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a181aa7866e66c58ac09b27ceb11712b0">03357</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html#a181aa7866e66c58ac09b27ceb11712b0">reserved_6_31</a>                : 26;
<a name="l03358"></a>03358 <span class="preprocessor">#endif</span>
<a name="l03359"></a>03359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html#ad0e1633999b7b050e8be581c036e6ee2">s</a>;
<a name="l03360"></a><a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html#afc18d6b5115db99763c2cf06d1ff0af4">03360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__idx__lox_1_1cvmx__endor__intc__rdq__idx__lox__s.html">cvmx_endor_intc_rdq_idx_lox_s</a>  <a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html#afc18d6b5115db99763c2cf06d1ff0af4">cnf71xx</a>;
<a name="l03361"></a>03361 };
<a name="l03362"></a><a class="code" href="cvmx-endor-defs_8h.html#a3a612b06cadd5b2f3ad3e82632d461bc">03362</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html" title="cvmx_endor_intc_rdq_idx_lo#">cvmx_endor_intc_rdq_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__rdq__idx__lox.html" title="cvmx_endor_intc_rdq_idx_lo#">cvmx_endor_intc_rdq_idx_lox_t</a>;
<a name="l03363"></a>03363 <span class="comment"></span>
<a name="l03364"></a>03364 <span class="comment">/**</span>
<a name="l03365"></a>03365 <span class="comment"> * cvmx_endor_intc_rdq_mask_hi#</span>
<a name="l03366"></a>03366 <span class="comment"> *</span>
<a name="l03367"></a>03367 <span class="comment"> * ENDOR_INTC_RDQ_MASK_HI = Interrupt Read Queue Done Group Mask</span>
<a name="l03368"></a>03368 <span class="comment"> *</span>
<a name="l03369"></a>03369 <span class="comment"> */</span>
<a name="l03370"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html">03370</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html" title="cvmx_endor_intc_rdq_mask_hi#">cvmx_endor_intc_rdq_mask_hix</a> {
<a name="l03371"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html#a39fa2aa8c1b61b50082df275a30e0832">03371</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html#a39fa2aa8c1b61b50082df275a30e0832">u32</a>;
<a name="l03372"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html">03372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html">cvmx_endor_intc_rdq_mask_hix_s</a> {
<a name="l03373"></a>03373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03374"></a>03374 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4261c1d1f431e15b1171c70d9c986065">reserved_24_31</a>               : 8;
<a name="l03375"></a>03375     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#acc4ede9f77ec0a98f493ee498e6c781e">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03376"></a>03376     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae0c959376c33767f18def66b57729f1c">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03377"></a>03377     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af39520bbf1f0facd1f1519ca1f197b9d">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03378"></a>03378     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af30b86bd5a904a452746547507d2d292">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03379"></a>03379     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a42ca4416791a9ab37624b9f494ead8da">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03380"></a>03380     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a90eb6870a8bcae29df1c6d17a931a7a0">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03381"></a>03381     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a531c1cfbf29ae541e1ef17879cc4d4e0">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03382"></a>03382     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aee2769bc8dc9ab31f1be1413bc281abd">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03383"></a>03383     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ad1fb960db2f73544255c9909cfe0f825">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03384"></a>03384     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1b3d1781314b74a75d2dbb61ba18cf9b">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03385"></a>03385     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abad2e5df9fb78b6d53501f63fbe171e2">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03386"></a>03386     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abaacd173ed4a08bc7fc4fbda501aa63d">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03387"></a>03387     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1d9b0ae207d41b396d81409700a53333">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03388"></a>03388     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#afa346a8e5620a1b4c1f82ea8a7157341">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03389"></a>03389     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae9060d8914baca34e2f9979d51da60b5">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03390"></a>03390     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8e60d5860f936b5d0773f37d8d80fc57">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03391"></a>03391     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4ee0f0c86d146693db3dd384e5b23d25">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03392"></a>03392     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af73e11507ba24e901049614bf638f850">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03393"></a>03393     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a86ba56dd71d81a263028b999b4fb79f6">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03394"></a>03394     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8f4ec31dc753b971b3965597e7cb83ad">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03395"></a>03395     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ac140a281b5152e224f38dcdf49e1fde3">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03396"></a>03396     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a336dfc459f58cba7b8e88b63d776be83">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03397"></a>03397     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aa703b9cb108905c500c26e6ec31983c2">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03398"></a>03398     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a2a6c356dbc2d2b9865501d33d2844440">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03399"></a>03399 <span class="preprocessor">#else</span>
<a name="l03400"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a2a6c356dbc2d2b9865501d33d2844440">03400</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a2a6c356dbc2d2b9865501d33d2844440">ulfe</a>                         : 1;
<a name="l03401"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aa703b9cb108905c500c26e6ec31983c2">03401</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aa703b9cb108905c500c26e6ec31983c2">rachsnif</a>                     : 1;
<a name="l03402"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a336dfc459f58cba7b8e88b63d776be83">03402</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a336dfc459f58cba7b8e88b63d776be83">dftdm</a>                        : 1;
<a name="l03403"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ac140a281b5152e224f38dcdf49e1fde3">03403</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ac140a281b5152e224f38dcdf49e1fde3">turbo</a>                        : 1;
<a name="l03404"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8f4ec31dc753b971b3965597e7cb83ad">03404</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8f4ec31dc753b971b3965597e7cb83ad">turbo_hq</a>                     : 1;
<a name="l03405"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a86ba56dd71d81a263028b999b4fb79f6">03405</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a86ba56dd71d81a263028b999b4fb79f6">vitbdec</a>                      : 1;
<a name="l03406"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af73e11507ba24e901049614bf638f850">03406</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af73e11507ba24e901049614bf638f850">lteenc_tb0</a>                   : 1;
<a name="l03407"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4ee0f0c86d146693db3dd384e5b23d25">03407</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4ee0f0c86d146693db3dd384e5b23d25">lteenc_tb1</a>                   : 1;
<a name="l03408"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8e60d5860f936b5d0773f37d8d80fc57">03408</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a8e60d5860f936b5d0773f37d8d80fc57">ifftpapr_0</a>                   : 1;
<a name="l03409"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae9060d8914baca34e2f9979d51da60b5">03409</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae9060d8914baca34e2f9979d51da60b5">ifftpapr_1</a>                   : 1;
<a name="l03410"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#afa346a8e5620a1b4c1f82ea8a7157341">03410</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#afa346a8e5620a1b4c1f82ea8a7157341">ifftpapr_rm</a>                  : 1;
<a name="l03411"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1d9b0ae207d41b396d81409700a53333">03411</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1d9b0ae207d41b396d81409700a53333">t1_ext</a>                       : 1;
<a name="l03412"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abaacd173ed4a08bc7fc4fbda501aa63d">03412</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abaacd173ed4a08bc7fc4fbda501aa63d">t1_int</a>                       : 1;
<a name="l03413"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abad2e5df9fb78b6d53501f63fbe171e2">03413</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#abad2e5df9fb78b6d53501f63fbe171e2">t2_ext</a>                       : 1;
<a name="l03414"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1b3d1781314b74a75d2dbb61ba18cf9b">03414</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a1b3d1781314b74a75d2dbb61ba18cf9b">t2_harq</a>                      : 1;
<a name="l03415"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ad1fb960db2f73544255c9909cfe0f825">03415</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ad1fb960db2f73544255c9909cfe0f825">t2_int</a>                       : 1;
<a name="l03416"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aee2769bc8dc9ab31f1be1413bc281abd">03416</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#aee2769bc8dc9ab31f1be1413bc281abd">t3_ext</a>                       : 1;
<a name="l03417"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a531c1cfbf29ae541e1ef17879cc4d4e0">03417</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a531c1cfbf29ae541e1ef17879cc4d4e0">t3_int</a>                       : 1;
<a name="l03418"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a90eb6870a8bcae29df1c6d17a931a7a0">03418</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a90eb6870a8bcae29df1c6d17a931a7a0">axi_tx</a>                       : 1;
<a name="l03419"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a42ca4416791a9ab37624b9f494ead8da">03419</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a42ca4416791a9ab37624b9f494ead8da">axi_rx0</a>                      : 1;
<a name="l03420"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af30b86bd5a904a452746547507d2d292">03420</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af30b86bd5a904a452746547507d2d292">axi_rx1</a>                      : 1;
<a name="l03421"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af39520bbf1f0facd1f1519ca1f197b9d">03421</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#af39520bbf1f0facd1f1519ca1f197b9d">axi_rx1_harq</a>                 : 1;
<a name="l03422"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae0c959376c33767f18def66b57729f1c">03422</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#ae0c959376c33767f18def66b57729f1c">t3_rfif_0</a>                    : 1;
<a name="l03423"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#acc4ede9f77ec0a98f493ee498e6c781e">03423</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#acc4ede9f77ec0a98f493ee498e6c781e">t3_rfif_1</a>                    : 1;
<a name="l03424"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4261c1d1f431e15b1171c70d9c986065">03424</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html#a4261c1d1f431e15b1171c70d9c986065">reserved_24_31</a>               : 8;
<a name="l03425"></a>03425 <span class="preprocessor">#endif</span>
<a name="l03426"></a>03426 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html#a506a84c18bb09f78a0318214a3ad2c4b">s</a>;
<a name="l03427"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html#a662d41991d76fed2286b8bffd30f2d1b">03427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__mask__hix_1_1cvmx__endor__intc__rdq__mask__hix__s.html">cvmx_endor_intc_rdq_mask_hix_s</a> <a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html#a662d41991d76fed2286b8bffd30f2d1b">cnf71xx</a>;
<a name="l03428"></a>03428 };
<a name="l03429"></a><a class="code" href="cvmx-endor-defs_8h.html#a07c338e66f499eb123d1f0c8b7eabeaf">03429</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html" title="cvmx_endor_intc_rdq_mask_hi#">cvmx_endor_intc_rdq_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__rdq__mask__hix.html" title="cvmx_endor_intc_rdq_mask_hi#">cvmx_endor_intc_rdq_mask_hix_t</a>;
<a name="l03430"></a>03430 <span class="comment"></span>
<a name="l03431"></a>03431 <span class="comment">/**</span>
<a name="l03432"></a>03432 <span class="comment"> * cvmx_endor_intc_rdq_mask_lo#</span>
<a name="l03433"></a>03433 <span class="comment"> *</span>
<a name="l03434"></a>03434 <span class="comment"> * ENDOR_INTC_RDQ_MASK_LO = Interrupt Read Queue Done Group Mask</span>
<a name="l03435"></a>03435 <span class="comment"> *</span>
<a name="l03436"></a>03436 <span class="comment"> */</span>
<a name="l03437"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html">03437</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html" title="cvmx_endor_intc_rdq_mask_lo#">cvmx_endor_intc_rdq_mask_lox</a> {
<a name="l03438"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html#a0be7335ea08312f5e4fdde63ba84602e">03438</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html#a0be7335ea08312f5e4fdde63ba84602e">u32</a>;
<a name="l03439"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html">03439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html">cvmx_endor_intc_rdq_mask_lox_s</a> {
<a name="l03440"></a>03440 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03441"></a>03441 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5539937ce28325acc7f2c1a7b14d9f46">reserved_24_31</a>               : 8;
<a name="l03442"></a>03442     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a4bbd78160bc780c8ec5ef6443051dd60">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03443"></a>03443     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad3b32bbdb986f920af428276480b3c28">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03444"></a>03444     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a917210e4d85efe8c59d93d6180df4e49">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03445"></a>03445     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad6a85bd8a54872d446dd1bb0de904dc9">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03446"></a>03446     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a81a9fc80745f340d0f6b0a58ee766f87">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03447"></a>03447     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a3680ecbb136eae2075be6dcaf98b12a7">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03448"></a>03448     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a461a4712cd003c9c0e2844b2ae65cb4e">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03449"></a>03449     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a24c03671ce0ca8155f6558fd1cee4920">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03450"></a>03450     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#abc50c384ba54852848e0d89d2abd9f6e">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03451"></a>03451     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a29cce8522feb3121cc45109e0b1682d8">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03452"></a>03452     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a97deab3c5e9b5fbffb2aa7175672528f">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03453"></a>03453     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0e43f617f4a82ec8f038d6fac13343bd">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03454"></a>03454     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a9ba8067bb62b29f20e726df22538b5e5">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03455"></a>03455     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad45e7e3d3b8727da8a33c0bc99fa3b92">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03456"></a>03456     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aeead5b4d0e82ff49cb150f869e68a342">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03457"></a>03457     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a18a0d01b0cab3a2445338d2f663becb7">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03458"></a>03458     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8e449a2aadaf225e58b661d0cc2fae01">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03459"></a>03459     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5a22e7824b581a026d613f4d80144d47">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03460"></a>03460     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ac90c544dc2a6aa524d19fca53a8d13f8">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03461"></a>03461     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8ae47bcf86466e2d6f5699854e96c8e6">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03462"></a>03462     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0178ef71a3ce912633fc0cad4ee53714">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03463"></a>03463     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaba23fd1d2f9f818547f48a0e39658b8">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03464"></a>03464     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a2f3088cf5c76a97d42922d9a9b85cb03">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03465"></a>03465     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaeaabbeade92ee73e6c8f8d5a7271e3f">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03466"></a>03466 <span class="preprocessor">#else</span>
<a name="l03467"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaeaabbeade92ee73e6c8f8d5a7271e3f">03467</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaeaabbeade92ee73e6c8f8d5a7271e3f">ulfe</a>                         : 1;
<a name="l03468"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a2f3088cf5c76a97d42922d9a9b85cb03">03468</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a2f3088cf5c76a97d42922d9a9b85cb03">rachsnif</a>                     : 1;
<a name="l03469"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaba23fd1d2f9f818547f48a0e39658b8">03469</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aaba23fd1d2f9f818547f48a0e39658b8">dftdm</a>                        : 1;
<a name="l03470"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0178ef71a3ce912633fc0cad4ee53714">03470</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0178ef71a3ce912633fc0cad4ee53714">turbo</a>                        : 1;
<a name="l03471"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8ae47bcf86466e2d6f5699854e96c8e6">03471</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8ae47bcf86466e2d6f5699854e96c8e6">turbo_hq</a>                     : 1;
<a name="l03472"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ac90c544dc2a6aa524d19fca53a8d13f8">03472</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ac90c544dc2a6aa524d19fca53a8d13f8">vitbdec</a>                      : 1;
<a name="l03473"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5a22e7824b581a026d613f4d80144d47">03473</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5a22e7824b581a026d613f4d80144d47">lteenc_tb0</a>                   : 1;
<a name="l03474"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8e449a2aadaf225e58b661d0cc2fae01">03474</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a8e449a2aadaf225e58b661d0cc2fae01">lteenc_tb1</a>                   : 1;
<a name="l03475"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a18a0d01b0cab3a2445338d2f663becb7">03475</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a18a0d01b0cab3a2445338d2f663becb7">ifftpapr_0</a>                   : 1;
<a name="l03476"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aeead5b4d0e82ff49cb150f869e68a342">03476</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#aeead5b4d0e82ff49cb150f869e68a342">ifftpapr_1</a>                   : 1;
<a name="l03477"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad45e7e3d3b8727da8a33c0bc99fa3b92">03477</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad45e7e3d3b8727da8a33c0bc99fa3b92">ifftpapr_rm</a>                  : 1;
<a name="l03478"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a9ba8067bb62b29f20e726df22538b5e5">03478</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a9ba8067bb62b29f20e726df22538b5e5">t1_ext</a>                       : 1;
<a name="l03479"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0e43f617f4a82ec8f038d6fac13343bd">03479</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a0e43f617f4a82ec8f038d6fac13343bd">t1_int</a>                       : 1;
<a name="l03480"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a97deab3c5e9b5fbffb2aa7175672528f">03480</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a97deab3c5e9b5fbffb2aa7175672528f">t2_ext</a>                       : 1;
<a name="l03481"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a29cce8522feb3121cc45109e0b1682d8">03481</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a29cce8522feb3121cc45109e0b1682d8">t2_harq</a>                      : 1;
<a name="l03482"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#abc50c384ba54852848e0d89d2abd9f6e">03482</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#abc50c384ba54852848e0d89d2abd9f6e">t2_int</a>                       : 1;
<a name="l03483"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a24c03671ce0ca8155f6558fd1cee4920">03483</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a24c03671ce0ca8155f6558fd1cee4920">t3_ext</a>                       : 1;
<a name="l03484"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a461a4712cd003c9c0e2844b2ae65cb4e">03484</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a461a4712cd003c9c0e2844b2ae65cb4e">t3_int</a>                       : 1;
<a name="l03485"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a3680ecbb136eae2075be6dcaf98b12a7">03485</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a3680ecbb136eae2075be6dcaf98b12a7">axi_tx</a>                       : 1;
<a name="l03486"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a81a9fc80745f340d0f6b0a58ee766f87">03486</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a81a9fc80745f340d0f6b0a58ee766f87">axi_rx0</a>                      : 1;
<a name="l03487"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad6a85bd8a54872d446dd1bb0de904dc9">03487</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad6a85bd8a54872d446dd1bb0de904dc9">axi_rx1</a>                      : 1;
<a name="l03488"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a917210e4d85efe8c59d93d6180df4e49">03488</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a917210e4d85efe8c59d93d6180df4e49">axi_rx1_harq</a>                 : 1;
<a name="l03489"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad3b32bbdb986f920af428276480b3c28">03489</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#ad3b32bbdb986f920af428276480b3c28">t3_rfif_0</a>                    : 1;
<a name="l03490"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a4bbd78160bc780c8ec5ef6443051dd60">03490</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a4bbd78160bc780c8ec5ef6443051dd60">t3_rfif_1</a>                    : 1;
<a name="l03491"></a><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5539937ce28325acc7f2c1a7b14d9f46">03491</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html#a5539937ce28325acc7f2c1a7b14d9f46">reserved_24_31</a>               : 8;
<a name="l03492"></a>03492 <span class="preprocessor">#endif</span>
<a name="l03493"></a>03493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html#a6551c69f0c28107e8bafc93931608054">s</a>;
<a name="l03494"></a><a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html#a25d042bcba3e932552119c6ec6915bcd">03494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__mask__lox_1_1cvmx__endor__intc__rdq__mask__lox__s.html">cvmx_endor_intc_rdq_mask_lox_s</a> <a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html#a25d042bcba3e932552119c6ec6915bcd">cnf71xx</a>;
<a name="l03495"></a>03495 };
<a name="l03496"></a><a class="code" href="cvmx-endor-defs_8h.html#a77b8e943d8af3b22f9dce4c1344a6d7b">03496</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html" title="cvmx_endor_intc_rdq_mask_lo#">cvmx_endor_intc_rdq_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__rdq__mask__lox.html" title="cvmx_endor_intc_rdq_mask_lo#">cvmx_endor_intc_rdq_mask_lox_t</a>;
<a name="l03497"></a>03497 <span class="comment"></span>
<a name="l03498"></a>03498 <span class="comment">/**</span>
<a name="l03499"></a>03499 <span class="comment"> * cvmx_endor_intc_rdq_rint</span>
<a name="l03500"></a>03500 <span class="comment"> *</span>
<a name="l03501"></a>03501 <span class="comment"> * ENDOR_INTC_RDQ_RINT - Read Queue Done Group Raw Interrupt Status</span>
<a name="l03502"></a>03502 <span class="comment"> *</span>
<a name="l03503"></a>03503 <span class="comment"> */</span>
<a name="l03504"></a><a class="code" href="unioncvmx__endor__intc__rdq__rint.html">03504</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__rint.html" title="cvmx_endor_intc_rdq_rint">cvmx_endor_intc_rdq_rint</a> {
<a name="l03505"></a><a class="code" href="unioncvmx__endor__intc__rdq__rint.html#ab05c07fdf5698f52387681465b835be3">03505</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__rint.html#ab05c07fdf5698f52387681465b835be3">u32</a>;
<a name="l03506"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html">03506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html">cvmx_endor_intc_rdq_rint_s</a> {
<a name="l03507"></a>03507 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03508"></a>03508 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a221b431f1ee7c27a6e5faee4669200ad">reserved_24_31</a>               : 8;
<a name="l03509"></a>03509     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a70774dc1e5458f6bb4e78f0c8b03d795">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03510"></a>03510     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae789ba75e866a00642ceaf984eee334f">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03511"></a>03511     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a2b7c1075a21207c95e69be34a4b3d48c">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03512"></a>03512     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afa6d2c6dc7150e98fd6a7e48d292381f">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03513"></a>03513     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab67bba55483dea642028420fd8a1d16f">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03514"></a>03514     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a44969a4911ed357b99f0739b856a5df9">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03515"></a>03515     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ac9c252efbdb2fd3069f70afa6f8a4922">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03516"></a>03516     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a26d4215db7905afaaa541e22adc8d603">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03517"></a>03517     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81dfd3a3d8f7eb2b456f339f48357595">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03518"></a>03518     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#aff40bc8b41ff9f7ae3b957c64c71c5bd">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03519"></a>03519     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab374c8ca899d0251655c851356e658f5">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03520"></a>03520     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae4c1e7dd132533f10c6b2526966ec9bf">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03521"></a>03521     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81df18a32796db802537a73d2caaef00">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03522"></a>03522     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ad39a8a41ba484f7b0d9b1df11284ed38">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03523"></a>03523     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7d31e1b8b0057da9783b56a5c88d9e7b">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03524"></a>03524     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7cc994277642f65ecc634ddfc20eabb2">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03525"></a>03525     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a01ec2a4967c67cc1acee125f1ab8b404">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03526"></a>03526     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afb1fe6e30d397ab5c1903336ab0cef9a">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03527"></a>03527     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a27fe5fe5d25466e273cd0f9f1e0d08b8">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03528"></a>03528     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a722844d47b8f17c66c6ab60afea3b3c3">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03529"></a>03529     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a14a9b16dc348a5a80fb3e36ab21cf535">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03530"></a>03530     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae9245b4fe3ff7dabc6a115559a886a8a">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03531"></a>03531     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a5955fc4350160823e402711a70b82952">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03532"></a>03532     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab388531f4935f354dbdce628d60bfcbf">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03533"></a>03533 <span class="preprocessor">#else</span>
<a name="l03534"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab388531f4935f354dbdce628d60bfcbf">03534</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab388531f4935f354dbdce628d60bfcbf">ulfe</a>                         : 1;
<a name="l03535"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a5955fc4350160823e402711a70b82952">03535</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a5955fc4350160823e402711a70b82952">rachsnif</a>                     : 1;
<a name="l03536"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae9245b4fe3ff7dabc6a115559a886a8a">03536</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae9245b4fe3ff7dabc6a115559a886a8a">dftdm</a>                        : 1;
<a name="l03537"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a14a9b16dc348a5a80fb3e36ab21cf535">03537</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a14a9b16dc348a5a80fb3e36ab21cf535">turbo</a>                        : 1;
<a name="l03538"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a722844d47b8f17c66c6ab60afea3b3c3">03538</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a722844d47b8f17c66c6ab60afea3b3c3">turbo_hq</a>                     : 1;
<a name="l03539"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a27fe5fe5d25466e273cd0f9f1e0d08b8">03539</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a27fe5fe5d25466e273cd0f9f1e0d08b8">vitbdec</a>                      : 1;
<a name="l03540"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afb1fe6e30d397ab5c1903336ab0cef9a">03540</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afb1fe6e30d397ab5c1903336ab0cef9a">lteenc_tb0</a>                   : 1;
<a name="l03541"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a01ec2a4967c67cc1acee125f1ab8b404">03541</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a01ec2a4967c67cc1acee125f1ab8b404">lteenc_tb1</a>                   : 1;
<a name="l03542"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7cc994277642f65ecc634ddfc20eabb2">03542</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7cc994277642f65ecc634ddfc20eabb2">ifftpapr_0</a>                   : 1;
<a name="l03543"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7d31e1b8b0057da9783b56a5c88d9e7b">03543</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a7d31e1b8b0057da9783b56a5c88d9e7b">ifftpapr_1</a>                   : 1;
<a name="l03544"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ad39a8a41ba484f7b0d9b1df11284ed38">03544</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ad39a8a41ba484f7b0d9b1df11284ed38">ifftpapr_rm</a>                  : 1;
<a name="l03545"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81df18a32796db802537a73d2caaef00">03545</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81df18a32796db802537a73d2caaef00">t1_ext</a>                       : 1;
<a name="l03546"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae4c1e7dd132533f10c6b2526966ec9bf">03546</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae4c1e7dd132533f10c6b2526966ec9bf">t1_int</a>                       : 1;
<a name="l03547"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab374c8ca899d0251655c851356e658f5">03547</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab374c8ca899d0251655c851356e658f5">t2_ext</a>                       : 1;
<a name="l03548"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#aff40bc8b41ff9f7ae3b957c64c71c5bd">03548</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#aff40bc8b41ff9f7ae3b957c64c71c5bd">t2_harq</a>                      : 1;
<a name="l03549"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81dfd3a3d8f7eb2b456f339f48357595">03549</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a81dfd3a3d8f7eb2b456f339f48357595">t2_int</a>                       : 1;
<a name="l03550"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a26d4215db7905afaaa541e22adc8d603">03550</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a26d4215db7905afaaa541e22adc8d603">t3_ext</a>                       : 1;
<a name="l03551"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ac9c252efbdb2fd3069f70afa6f8a4922">03551</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ac9c252efbdb2fd3069f70afa6f8a4922">t3_int</a>                       : 1;
<a name="l03552"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a44969a4911ed357b99f0739b856a5df9">03552</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a44969a4911ed357b99f0739b856a5df9">axi_tx</a>                       : 1;
<a name="l03553"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab67bba55483dea642028420fd8a1d16f">03553</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ab67bba55483dea642028420fd8a1d16f">axi_rx0</a>                      : 1;
<a name="l03554"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afa6d2c6dc7150e98fd6a7e48d292381f">03554</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#afa6d2c6dc7150e98fd6a7e48d292381f">axi_rx1</a>                      : 1;
<a name="l03555"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a2b7c1075a21207c95e69be34a4b3d48c">03555</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a2b7c1075a21207c95e69be34a4b3d48c">axi_rx1_harq</a>                 : 1;
<a name="l03556"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae789ba75e866a00642ceaf984eee334f">03556</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#ae789ba75e866a00642ceaf984eee334f">t3_rfif_0</a>                    : 1;
<a name="l03557"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a70774dc1e5458f6bb4e78f0c8b03d795">03557</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a70774dc1e5458f6bb4e78f0c8b03d795">t3_rfif_1</a>                    : 1;
<a name="l03558"></a><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a221b431f1ee7c27a6e5faee4669200ad">03558</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html#a221b431f1ee7c27a6e5faee4669200ad">reserved_24_31</a>               : 8;
<a name="l03559"></a>03559 <span class="preprocessor">#endif</span>
<a name="l03560"></a>03560 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__rint.html#a7d779bd751a9707242b9a976844055ae">s</a>;
<a name="l03561"></a><a class="code" href="unioncvmx__endor__intc__rdq__rint.html#a6e5936d1700c57df9482c38f7e4a089a">03561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__rint_1_1cvmx__endor__intc__rdq__rint__s.html">cvmx_endor_intc_rdq_rint_s</a>     <a class="code" href="unioncvmx__endor__intc__rdq__rint.html#a6e5936d1700c57df9482c38f7e4a089a">cnf71xx</a>;
<a name="l03562"></a>03562 };
<a name="l03563"></a><a class="code" href="cvmx-endor-defs_8h.html#aeda188f1f2c812a72267945136e19fb5">03563</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__rint.html" title="cvmx_endor_intc_rdq_rint">cvmx_endor_intc_rdq_rint</a> <a class="code" href="unioncvmx__endor__intc__rdq__rint.html" title="cvmx_endor_intc_rdq_rint">cvmx_endor_intc_rdq_rint_t</a>;
<a name="l03564"></a>03564 <span class="comment"></span>
<a name="l03565"></a>03565 <span class="comment">/**</span>
<a name="l03566"></a>03566 <span class="comment"> * cvmx_endor_intc_rdq_status_hi#</span>
<a name="l03567"></a>03567 <span class="comment"> *</span>
<a name="l03568"></a>03568 <span class="comment"> * ENDOR_INTC_RDQ_STATUS_HI = Interrupt Read Queue Done Group Mask</span>
<a name="l03569"></a>03569 <span class="comment"> *</span>
<a name="l03570"></a>03570 <span class="comment"> */</span>
<a name="l03571"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html">03571</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html" title="cvmx_endor_intc_rdq_status_hi#">cvmx_endor_intc_rdq_status_hix</a> {
<a name="l03572"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html#aa14ba4d419b13c42336508a4cb86814b">03572</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html#aa14ba4d419b13c42336508a4cb86814b">u32</a>;
<a name="l03573"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html">03573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html">cvmx_endor_intc_rdq_status_hix_s</a> {
<a name="l03574"></a>03574 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03575"></a>03575 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a4adbb4441ae0320e154d9f5896f20ea0">reserved_24_31</a>               : 8;
<a name="l03576"></a>03576     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a60658f70373ac4b1ca085e6d1b740483">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03577"></a>03577     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8b1827f26dd54a8da8b3b3e373bf50ef">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03578"></a>03578     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a514bedf3bf1316930f123fc6b90b3d5f">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03579"></a>03579     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aafbaf56c51b9b77847896000850c053e">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03580"></a>03580     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8614be0d6faf06fde00f6ca4bb0d01de">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03581"></a>03581     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a62f2744b4adaa9ee77b96d71657910da">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03582"></a>03582     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a51235f25f6e8bba9b28818a426fefa76">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03583"></a>03583     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a6d76c1441caafa194299544b8c744610">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03584"></a>03584     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8cb105e5fae1c1a9d452c02ac3c1bc35">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03585"></a>03585     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ab1a0eae0b859cf61fcccbc125e9a8d79">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03586"></a>03586     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a97624f2c0e904dea1e1ef082a1f8ccf5">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03587"></a>03587     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8b6e10394d06cbf8aa13bd87e053ead">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03588"></a>03588     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8cc0f9eca65ab726626cd993c5754ce">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03589"></a>03589     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a253d5a74594ad4c66ea69abdf5847948">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03590"></a>03590     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa838c53824edc7cd92f7b673d9d29c14">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03591"></a>03591     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ade0b676a6d3e82e138c087628e2702e0">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03592"></a>03592     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa627c0fefa91d7348bfa26fe3f7c4917">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03593"></a>03593     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a2bc4adb5e2735d5849cbc61e48718c5a">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03594"></a>03594     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a428ce0ba2d3885d7aa75303807a6a24c">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03595"></a>03595     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae089b5bd0d46aeb8d6bd5325476205e6">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03596"></a>03596     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a1928eeeab5b14183bb4ff0da50b08138">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03597"></a>03597     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a75dddb7ea72abf09b5f426fb782d4a86">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03598"></a>03598     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae2b1ad5b9f16dbe245425eaec7afc4f0">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03599"></a>03599     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ac98681878de58f540613c32725180889">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03600"></a>03600 <span class="preprocessor">#else</span>
<a name="l03601"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ac98681878de58f540613c32725180889">03601</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ac98681878de58f540613c32725180889">ulfe</a>                         : 1;
<a name="l03602"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae2b1ad5b9f16dbe245425eaec7afc4f0">03602</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae2b1ad5b9f16dbe245425eaec7afc4f0">rachsnif</a>                     : 1;
<a name="l03603"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a75dddb7ea72abf09b5f426fb782d4a86">03603</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a75dddb7ea72abf09b5f426fb782d4a86">dftdm</a>                        : 1;
<a name="l03604"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a1928eeeab5b14183bb4ff0da50b08138">03604</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a1928eeeab5b14183bb4ff0da50b08138">turbo</a>                        : 1;
<a name="l03605"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae089b5bd0d46aeb8d6bd5325476205e6">03605</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ae089b5bd0d46aeb8d6bd5325476205e6">turbo_hq</a>                     : 1;
<a name="l03606"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a428ce0ba2d3885d7aa75303807a6a24c">03606</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a428ce0ba2d3885d7aa75303807a6a24c">vitbdec</a>                      : 1;
<a name="l03607"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a2bc4adb5e2735d5849cbc61e48718c5a">03607</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a2bc4adb5e2735d5849cbc61e48718c5a">lteenc_tb0</a>                   : 1;
<a name="l03608"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa627c0fefa91d7348bfa26fe3f7c4917">03608</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa627c0fefa91d7348bfa26fe3f7c4917">lteenc_tb1</a>                   : 1;
<a name="l03609"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ade0b676a6d3e82e138c087628e2702e0">03609</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ade0b676a6d3e82e138c087628e2702e0">ifftpapr_0</a>                   : 1;
<a name="l03610"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa838c53824edc7cd92f7b673d9d29c14">03610</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aa838c53824edc7cd92f7b673d9d29c14">ifftpapr_1</a>                   : 1;
<a name="l03611"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a253d5a74594ad4c66ea69abdf5847948">03611</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a253d5a74594ad4c66ea69abdf5847948">ifftpapr_rm</a>                  : 1;
<a name="l03612"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8cc0f9eca65ab726626cd993c5754ce">03612</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8cc0f9eca65ab726626cd993c5754ce">t1_ext</a>                       : 1;
<a name="l03613"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8b6e10394d06cbf8aa13bd87e053ead">03613</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#af8b6e10394d06cbf8aa13bd87e053ead">t1_int</a>                       : 1;
<a name="l03614"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a97624f2c0e904dea1e1ef082a1f8ccf5">03614</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a97624f2c0e904dea1e1ef082a1f8ccf5">t2_ext</a>                       : 1;
<a name="l03615"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ab1a0eae0b859cf61fcccbc125e9a8d79">03615</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#ab1a0eae0b859cf61fcccbc125e9a8d79">t2_harq</a>                      : 1;
<a name="l03616"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8cb105e5fae1c1a9d452c02ac3c1bc35">03616</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8cb105e5fae1c1a9d452c02ac3c1bc35">t2_int</a>                       : 1;
<a name="l03617"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a6d76c1441caafa194299544b8c744610">03617</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a6d76c1441caafa194299544b8c744610">t3_ext</a>                       : 1;
<a name="l03618"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a51235f25f6e8bba9b28818a426fefa76">03618</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a51235f25f6e8bba9b28818a426fefa76">t3_int</a>                       : 1;
<a name="l03619"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a62f2744b4adaa9ee77b96d71657910da">03619</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a62f2744b4adaa9ee77b96d71657910da">axi_tx</a>                       : 1;
<a name="l03620"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8614be0d6faf06fde00f6ca4bb0d01de">03620</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8614be0d6faf06fde00f6ca4bb0d01de">axi_rx0</a>                      : 1;
<a name="l03621"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aafbaf56c51b9b77847896000850c053e">03621</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#aafbaf56c51b9b77847896000850c053e">axi_rx1</a>                      : 1;
<a name="l03622"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a514bedf3bf1316930f123fc6b90b3d5f">03622</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a514bedf3bf1316930f123fc6b90b3d5f">axi_rx1_harq</a>                 : 1;
<a name="l03623"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8b1827f26dd54a8da8b3b3e373bf50ef">03623</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a8b1827f26dd54a8da8b3b3e373bf50ef">t3_rfif_0</a>                    : 1;
<a name="l03624"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a60658f70373ac4b1ca085e6d1b740483">03624</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a60658f70373ac4b1ca085e6d1b740483">t3_rfif_1</a>                    : 1;
<a name="l03625"></a><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a4adbb4441ae0320e154d9f5896f20ea0">03625</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html#a4adbb4441ae0320e154d9f5896f20ea0">reserved_24_31</a>               : 8;
<a name="l03626"></a>03626 <span class="preprocessor">#endif</span>
<a name="l03627"></a>03627 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html#a15a244bbc1d6e27697da92e733a4f259">s</a>;
<a name="l03628"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html#a5bcb6c58e78cde3b666832218c0ecd29">03628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__status__hix_1_1cvmx__endor__intc__rdq__status__hix__s.html">cvmx_endor_intc_rdq_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html#a5bcb6c58e78cde3b666832218c0ecd29">cnf71xx</a>;
<a name="l03629"></a>03629 };
<a name="l03630"></a><a class="code" href="cvmx-endor-defs_8h.html#a8724c72ac3188d4ca5739840c6620599">03630</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html" title="cvmx_endor_intc_rdq_status_hi#">cvmx_endor_intc_rdq_status_hix</a> <a class="code" href="unioncvmx__endor__intc__rdq__status__hix.html" title="cvmx_endor_intc_rdq_status_hi#">cvmx_endor_intc_rdq_status_hix_t</a>;
<a name="l03631"></a>03631 <span class="comment"></span>
<a name="l03632"></a>03632 <span class="comment">/**</span>
<a name="l03633"></a>03633 <span class="comment"> * cvmx_endor_intc_rdq_status_lo#</span>
<a name="l03634"></a>03634 <span class="comment"> *</span>
<a name="l03635"></a>03635 <span class="comment"> * ENDOR_INTC_RDQ_STATUS_LO = Interrupt Read Queue Done Group Mask</span>
<a name="l03636"></a>03636 <span class="comment"> *</span>
<a name="l03637"></a>03637 <span class="comment"> */</span>
<a name="l03638"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html">03638</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html" title="cvmx_endor_intc_rdq_status_lo#">cvmx_endor_intc_rdq_status_lox</a> {
<a name="l03639"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html#a8b6714a1e532eefff4bc1dd3e669290b">03639</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html#a8b6714a1e532eefff4bc1dd3e669290b">u32</a>;
<a name="l03640"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html">03640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html">cvmx_endor_intc_rdq_status_lox_s</a> {
<a name="l03641"></a>03641 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03642"></a>03642 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ac440990c25263fd841f1406aea829120">reserved_24_31</a>               : 8;
<a name="l03643"></a>03643     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a9af2af333d842553d6ad8f1f04b7ccef">t3_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Read Done */</span>
<a name="l03644"></a>03644     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7398e17c1897d48cfebf68e23f0ef114">t3_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Read Done */</span>
<a name="l03645"></a>03645     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a2a41b8d04e8dbe674a7a32b32465f866">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03646"></a>03646     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a0e7bc4cb7ced9182be2f28695a5755c6">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03647"></a>03647     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7706d1e6f12fc6145910d9ab3806271b">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03648"></a>03648     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8d081a6b0c4d902c3c35ad3c29e3940e">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03649"></a>03649     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a6697eca450932a253c9851a1b3aa605b">t3_int</a>                       : 1;  <span class="comment">/**&lt; TX to PHY Read Done */</span>
<a name="l03650"></a>03650     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a641dea8b618d5f61febb88191ade60a5">t3_ext</a>                       : 1;  <span class="comment">/**&lt; TX to Host Read Done */</span>
<a name="l03651"></a>03651     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a71fa904e4ffbdf3e12f62a77414e760a">t2_int</a>                       : 1;  <span class="comment">/**&lt; RX1 to PHY Read Done */</span>
<a name="l03652"></a>03652     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abaddac5d3a6d62ca6cfae8355ea737d7">t2_harq</a>                      : 1;  <span class="comment">/**&lt; HARQ to Host Read Done */</span>
<a name="l03653"></a>03653     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a64aa784b203fcf8007d2918bf04905a1">t2_ext</a>                       : 1;  <span class="comment">/**&lt; RX1 to Host Read Done */</span>
<a name="l03654"></a>03654     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ae80671a1aef7b884cf6ccfba470830a7">t1_int</a>                       : 1;  <span class="comment">/**&lt; RX0 to PHY Read Done */</span>
<a name="l03655"></a>03655     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a129d62115d198a129a2463926bd3f824">t1_ext</a>                       : 1;  <span class="comment">/**&lt; RX0 to Host Read Done */</span>
<a name="l03656"></a>03656     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a864469b9dcdfeb52530fe32862052b9f">ifftpapr_rm</a>                  : 1;  <span class="comment">/**&lt; IFFTPAPR_RM Read Done */</span>
<a name="l03657"></a>03657     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a49572d4f8ddc75baca8e14a1bd9c0d8e">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Read Done */</span>
<a name="l03658"></a>03658     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a21322dfeea911d4a567914b8d0c83549">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Read Done */</span>
<a name="l03659"></a>03659     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a977570d8123650f75915135aa7973879">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Read Done */</span>
<a name="l03660"></a>03660     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abcacdf41cd2d7d8e8938190136d14cf3">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Read Done */</span>
<a name="l03661"></a>03661     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#adf2bd0bc9f481da0014f7dbc6da09e1f">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Read Done */</span>
<a name="l03662"></a>03662     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a4fa962e23a0b0f0dc867d6d2947f3d91">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Read Done */</span>
<a name="l03663"></a>03663     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8f0ab2b5a06b35993a67d44c9bd05262">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Read Done */</span>
<a name="l03664"></a>03664     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#acda9f0a0a0eedc896033f4fb90de44bc">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Read Done */</span>
<a name="l03665"></a>03665     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8758cc0912c6088d033da298d93e30f5">rachsnif</a>                     : 1;  <span class="comment">/**&lt; RACH Read Done */</span>
<a name="l03666"></a>03666     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a589b2906228827edbdef5ef2a450d91e">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03667"></a>03667 <span class="preprocessor">#else</span>
<a name="l03668"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a589b2906228827edbdef5ef2a450d91e">03668</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a589b2906228827edbdef5ef2a450d91e">ulfe</a>                         : 1;
<a name="l03669"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8758cc0912c6088d033da298d93e30f5">03669</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8758cc0912c6088d033da298d93e30f5">rachsnif</a>                     : 1;
<a name="l03670"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#acda9f0a0a0eedc896033f4fb90de44bc">03670</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#acda9f0a0a0eedc896033f4fb90de44bc">dftdm</a>                        : 1;
<a name="l03671"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8f0ab2b5a06b35993a67d44c9bd05262">03671</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8f0ab2b5a06b35993a67d44c9bd05262">turbo</a>                        : 1;
<a name="l03672"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a4fa962e23a0b0f0dc867d6d2947f3d91">03672</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a4fa962e23a0b0f0dc867d6d2947f3d91">turbo_hq</a>                     : 1;
<a name="l03673"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#adf2bd0bc9f481da0014f7dbc6da09e1f">03673</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#adf2bd0bc9f481da0014f7dbc6da09e1f">vitbdec</a>                      : 1;
<a name="l03674"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abcacdf41cd2d7d8e8938190136d14cf3">03674</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abcacdf41cd2d7d8e8938190136d14cf3">lteenc_tb0</a>                   : 1;
<a name="l03675"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a977570d8123650f75915135aa7973879">03675</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a977570d8123650f75915135aa7973879">lteenc_tb1</a>                   : 1;
<a name="l03676"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a21322dfeea911d4a567914b8d0c83549">03676</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a21322dfeea911d4a567914b8d0c83549">ifftpapr_0</a>                   : 1;
<a name="l03677"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a49572d4f8ddc75baca8e14a1bd9c0d8e">03677</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a49572d4f8ddc75baca8e14a1bd9c0d8e">ifftpapr_1</a>                   : 1;
<a name="l03678"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a864469b9dcdfeb52530fe32862052b9f">03678</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a864469b9dcdfeb52530fe32862052b9f">ifftpapr_rm</a>                  : 1;
<a name="l03679"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a129d62115d198a129a2463926bd3f824">03679</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a129d62115d198a129a2463926bd3f824">t1_ext</a>                       : 1;
<a name="l03680"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ae80671a1aef7b884cf6ccfba470830a7">03680</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ae80671a1aef7b884cf6ccfba470830a7">t1_int</a>                       : 1;
<a name="l03681"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a64aa784b203fcf8007d2918bf04905a1">03681</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a64aa784b203fcf8007d2918bf04905a1">t2_ext</a>                       : 1;
<a name="l03682"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abaddac5d3a6d62ca6cfae8355ea737d7">03682</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#abaddac5d3a6d62ca6cfae8355ea737d7">t2_harq</a>                      : 1;
<a name="l03683"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a71fa904e4ffbdf3e12f62a77414e760a">03683</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a71fa904e4ffbdf3e12f62a77414e760a">t2_int</a>                       : 1;
<a name="l03684"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a641dea8b618d5f61febb88191ade60a5">03684</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a641dea8b618d5f61febb88191ade60a5">t3_ext</a>                       : 1;
<a name="l03685"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a6697eca450932a253c9851a1b3aa605b">03685</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a6697eca450932a253c9851a1b3aa605b">t3_int</a>                       : 1;
<a name="l03686"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8d081a6b0c4d902c3c35ad3c29e3940e">03686</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a8d081a6b0c4d902c3c35ad3c29e3940e">axi_tx</a>                       : 1;
<a name="l03687"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7706d1e6f12fc6145910d9ab3806271b">03687</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7706d1e6f12fc6145910d9ab3806271b">axi_rx0</a>                      : 1;
<a name="l03688"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a0e7bc4cb7ced9182be2f28695a5755c6">03688</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a0e7bc4cb7ced9182be2f28695a5755c6">axi_rx1</a>                      : 1;
<a name="l03689"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a2a41b8d04e8dbe674a7a32b32465f866">03689</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a2a41b8d04e8dbe674a7a32b32465f866">axi_rx1_harq</a>                 : 1;
<a name="l03690"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7398e17c1897d48cfebf68e23f0ef114">03690</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a7398e17c1897d48cfebf68e23f0ef114">t3_rfif_0</a>                    : 1;
<a name="l03691"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a9af2af333d842553d6ad8f1f04b7ccef">03691</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#a9af2af333d842553d6ad8f1f04b7ccef">t3_rfif_1</a>                    : 1;
<a name="l03692"></a><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ac440990c25263fd841f1406aea829120">03692</a>     uint32_t <a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html#ac440990c25263fd841f1406aea829120">reserved_24_31</a>               : 8;
<a name="l03693"></a>03693 <span class="preprocessor">#endif</span>
<a name="l03694"></a>03694 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html#a3b4b1f602bd2fe12c580de211e97a2b1">s</a>;
<a name="l03695"></a><a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html#afe50fb11960b5c1c6476a886d66b8906">03695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__rdq__status__lox_1_1cvmx__endor__intc__rdq__status__lox__s.html">cvmx_endor_intc_rdq_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html#afe50fb11960b5c1c6476a886d66b8906">cnf71xx</a>;
<a name="l03696"></a>03696 };
<a name="l03697"></a><a class="code" href="cvmx-endor-defs_8h.html#ae72587331f2c577f6b31b36def854205">03697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html" title="cvmx_endor_intc_rdq_status_lo#">cvmx_endor_intc_rdq_status_lox</a> <a class="code" href="unioncvmx__endor__intc__rdq__status__lox.html" title="cvmx_endor_intc_rdq_status_lo#">cvmx_endor_intc_rdq_status_lox_t</a>;
<a name="l03698"></a>03698 <span class="comment"></span>
<a name="l03699"></a>03699 <span class="comment">/**</span>
<a name="l03700"></a>03700 <span class="comment"> * cvmx_endor_intc_stat_hi#</span>
<a name="l03701"></a>03701 <span class="comment"> *</span>
<a name="l03702"></a>03702 <span class="comment"> * ENDOR_INTC_STAT_HI - Grouped Interrupt Status HI</span>
<a name="l03703"></a>03703 <span class="comment"> *</span>
<a name="l03704"></a>03704 <span class="comment"> */</span>
<a name="l03705"></a><a class="code" href="unioncvmx__endor__intc__stat__hix.html">03705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__stat__hix.html" title="cvmx_endor_intc_stat_hi#">cvmx_endor_intc_stat_hix</a> {
<a name="l03706"></a><a class="code" href="unioncvmx__endor__intc__stat__hix.html#a835331e4f362c72f9c42d5d8dd9e00c0">03706</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__stat__hix.html#a835331e4f362c72f9c42d5d8dd9e00c0">u32</a>;
<a name="l03707"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html">03707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html">cvmx_endor_intc_stat_hix_s</a> {
<a name="l03708"></a>03708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03709"></a>03709 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#ab4798e68e94c2da3ec5a375a966e29a6">reserved_6_31</a>                : 26;
<a name="l03710"></a>03710     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5d0a69130bea8f306fcd01f22be08540">misc</a>                         : 1;  <span class="comment">/**&lt; Misc Group Interrupt */</span>
<a name="l03711"></a>03711     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5524412253e45d2ec12ee0fb2278a529">sw</a>                           : 1;  <span class="comment">/**&lt; SW Group Interrupt */</span>
<a name="l03712"></a>03712     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a4df0f9cabd90ea2d1e07f34f155e2bf5">wrqdone</a>                      : 1;  <span class="comment">/**&lt; Write  Queue Done Group Interrupt */</span>
<a name="l03713"></a>03713     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a3b0d4520553d0cc34c218825affc2c02">rdqdone</a>                      : 1;  <span class="comment">/**&lt; Read  Queue Done Group Interrupt */</span>
<a name="l03714"></a>03714     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a246b60216dd19cae0af8ea47f1de3d68">rddone</a>                       : 1;  <span class="comment">/**&lt; Read  Done Group Interrupt */</span>
<a name="l03715"></a>03715     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a2e7d9ecabef2fce0aa511df46cc1cff7">wrdone</a>                       : 1;  <span class="comment">/**&lt; Write Done Group Interrupt */</span>
<a name="l03716"></a>03716 <span class="preprocessor">#else</span>
<a name="l03717"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a2e7d9ecabef2fce0aa511df46cc1cff7">03717</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a2e7d9ecabef2fce0aa511df46cc1cff7">wrdone</a>                       : 1;
<a name="l03718"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a246b60216dd19cae0af8ea47f1de3d68">03718</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a246b60216dd19cae0af8ea47f1de3d68">rddone</a>                       : 1;
<a name="l03719"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a3b0d4520553d0cc34c218825affc2c02">03719</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a3b0d4520553d0cc34c218825affc2c02">rdqdone</a>                      : 1;
<a name="l03720"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a4df0f9cabd90ea2d1e07f34f155e2bf5">03720</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a4df0f9cabd90ea2d1e07f34f155e2bf5">wrqdone</a>                      : 1;
<a name="l03721"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5524412253e45d2ec12ee0fb2278a529">03721</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5524412253e45d2ec12ee0fb2278a529">sw</a>                           : 1;
<a name="l03722"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5d0a69130bea8f306fcd01f22be08540">03722</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#a5d0a69130bea8f306fcd01f22be08540">misc</a>                         : 1;
<a name="l03723"></a><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#ab4798e68e94c2da3ec5a375a966e29a6">03723</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html#ab4798e68e94c2da3ec5a375a966e29a6">reserved_6_31</a>                : 26;
<a name="l03724"></a>03724 <span class="preprocessor">#endif</span>
<a name="l03725"></a>03725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__stat__hix.html#a4064e342aa562c687d4d51934a58d790">s</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__endor__intc__stat__hix.html#a3a607f10c58273be70f12ad08e1183b2">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__stat__hix_1_1cvmx__endor__intc__stat__hix__s.html">cvmx_endor_intc_stat_hix_s</a>     <a class="code" href="unioncvmx__endor__intc__stat__hix.html#a3a607f10c58273be70f12ad08e1183b2">cnf71xx</a>;
<a name="l03727"></a>03727 };
<a name="l03728"></a><a class="code" href="cvmx-endor-defs_8h.html#a979a6b2b9bd018d7d8c54468b4b0213c">03728</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__stat__hix.html" title="cvmx_endor_intc_stat_hi#">cvmx_endor_intc_stat_hix</a> <a class="code" href="unioncvmx__endor__intc__stat__hix.html" title="cvmx_endor_intc_stat_hi#">cvmx_endor_intc_stat_hix_t</a>;
<a name="l03729"></a>03729 <span class="comment"></span>
<a name="l03730"></a>03730 <span class="comment">/**</span>
<a name="l03731"></a>03731 <span class="comment"> * cvmx_endor_intc_stat_lo#</span>
<a name="l03732"></a>03732 <span class="comment"> *</span>
<a name="l03733"></a>03733 <span class="comment"> * ENDOR_INTC_STAT_LO - Grouped Interrupt Status LO</span>
<a name="l03734"></a>03734 <span class="comment"> *</span>
<a name="l03735"></a>03735 <span class="comment"> */</span>
<a name="l03736"></a><a class="code" href="unioncvmx__endor__intc__stat__lox.html">03736</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__stat__lox.html" title="cvmx_endor_intc_stat_lo#">cvmx_endor_intc_stat_lox</a> {
<a name="l03737"></a><a class="code" href="unioncvmx__endor__intc__stat__lox.html#afa1132ac377025807f589ca51297c066">03737</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__stat__lox.html#afa1132ac377025807f589ca51297c066">u32</a>;
<a name="l03738"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html">03738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html">cvmx_endor_intc_stat_lox_s</a> {
<a name="l03739"></a>03739 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03740"></a>03740 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#ac98c797475af87e7e78adf81f21f04af">reserved_6_31</a>                : 26;
<a name="l03741"></a>03741     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aea6b39cdb7ce1c4ee93ce4f69ec8190e">misc</a>                         : 1;  <span class="comment">/**&lt; Misc Group Interrupt */</span>
<a name="l03742"></a>03742     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a0ef34baf602263177c4a924b5004e158">sw</a>                           : 1;  <span class="comment">/**&lt; SW Group Interrupt */</span>
<a name="l03743"></a>03743     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aebea1b3dd13c36defe4e19f11b123b85">wrqdone</a>                      : 1;  <span class="comment">/**&lt; Write  Queue Done Group Interrupt */</span>
<a name="l03744"></a>03744     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a410a5ed9db86da57a657fffe06aa12c7">rdqdone</a>                      : 1;  <span class="comment">/**&lt; Read  Queue Done Group Interrupt */</span>
<a name="l03745"></a>03745     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a419f70ad21e86b8fb99962f90f37a2ec">rddone</a>                       : 1;  <span class="comment">/**&lt; Read  Done Group Interrupt */</span>
<a name="l03746"></a>03746     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aca37810b6de5eeeaca3c3336ac7c2774">wrdone</a>                       : 1;  <span class="comment">/**&lt; Write Done Group Interrupt */</span>
<a name="l03747"></a>03747 <span class="preprocessor">#else</span>
<a name="l03748"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aca37810b6de5eeeaca3c3336ac7c2774">03748</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aca37810b6de5eeeaca3c3336ac7c2774">wrdone</a>                       : 1;
<a name="l03749"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a419f70ad21e86b8fb99962f90f37a2ec">03749</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a419f70ad21e86b8fb99962f90f37a2ec">rddone</a>                       : 1;
<a name="l03750"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a410a5ed9db86da57a657fffe06aa12c7">03750</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a410a5ed9db86da57a657fffe06aa12c7">rdqdone</a>                      : 1;
<a name="l03751"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aebea1b3dd13c36defe4e19f11b123b85">03751</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aebea1b3dd13c36defe4e19f11b123b85">wrqdone</a>                      : 1;
<a name="l03752"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a0ef34baf602263177c4a924b5004e158">03752</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#a0ef34baf602263177c4a924b5004e158">sw</a>                           : 1;
<a name="l03753"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aea6b39cdb7ce1c4ee93ce4f69ec8190e">03753</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#aea6b39cdb7ce1c4ee93ce4f69ec8190e">misc</a>                         : 1;
<a name="l03754"></a><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#ac98c797475af87e7e78adf81f21f04af">03754</a>     uint32_t <a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html#ac98c797475af87e7e78adf81f21f04af">reserved_6_31</a>                : 26;
<a name="l03755"></a>03755 <span class="preprocessor">#endif</span>
<a name="l03756"></a>03756 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__stat__lox.html#af35a9fe7d76c19691f75a187ff819fb1">s</a>;
<a name="l03757"></a><a class="code" href="unioncvmx__endor__intc__stat__lox.html#a2a93039a22faf805b4bb41b0c1ee320d">03757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__stat__lox_1_1cvmx__endor__intc__stat__lox__s.html">cvmx_endor_intc_stat_lox_s</a>     <a class="code" href="unioncvmx__endor__intc__stat__lox.html#a2a93039a22faf805b4bb41b0c1ee320d">cnf71xx</a>;
<a name="l03758"></a>03758 };
<a name="l03759"></a><a class="code" href="cvmx-endor-defs_8h.html#a8a83fcca3177575b45c57b18d6835509">03759</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__stat__lox.html" title="cvmx_endor_intc_stat_lo#">cvmx_endor_intc_stat_lox</a> <a class="code" href="unioncvmx__endor__intc__stat__lox.html" title="cvmx_endor_intc_stat_lo#">cvmx_endor_intc_stat_lox_t</a>;
<a name="l03760"></a>03760 <span class="comment"></span>
<a name="l03761"></a>03761 <span class="comment">/**</span>
<a name="l03762"></a>03762 <span class="comment"> * cvmx_endor_intc_sw_idx_hi#</span>
<a name="l03763"></a>03763 <span class="comment"> *</span>
<a name="l03764"></a>03764 <span class="comment"> * ENDOR_INTC_SW_IDX_HI - SW Group Index HI</span>
<a name="l03765"></a>03765 <span class="comment"> *</span>
<a name="l03766"></a>03766 <span class="comment"> */</span>
<a name="l03767"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html">03767</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html" title="cvmx_endor_intc_sw_idx_hi#">cvmx_endor_intc_sw_idx_hix</a> {
<a name="l03768"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html#ad06715498114324f1ab8655ad0eba981">03768</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html#ad06715498114324f1ab8655ad0eba981">u32</a>;
<a name="l03769"></a><a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html">03769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html">cvmx_endor_intc_sw_idx_hix_s</a> {
<a name="l03770"></a>03770 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03771"></a>03771 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aaef8c8f1241f63d13b70e1895b75a7ac">reserved_6_31</a>                : 26;
<a name="l03772"></a>03772     uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aca237f70ea0eff0aa234a72ce230db4f">grpidx</a>                       : 6;  <span class="comment">/**&lt; SW Group Interrupt Index */</span>
<a name="l03773"></a>03773 <span class="preprocessor">#else</span>
<a name="l03774"></a><a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aca237f70ea0eff0aa234a72ce230db4f">03774</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aca237f70ea0eff0aa234a72ce230db4f">grpidx</a>                       : 6;
<a name="l03775"></a><a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aaef8c8f1241f63d13b70e1895b75a7ac">03775</a>     uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html#aaef8c8f1241f63d13b70e1895b75a7ac">reserved_6_31</a>                : 26;
<a name="l03776"></a>03776 <span class="preprocessor">#endif</span>
<a name="l03777"></a>03777 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html#a422194e5affb2c4436e4d77188f55f91">s</a>;
<a name="l03778"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html#a78bdcc38de6df853d3e741da55603b78">03778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__idx__hix_1_1cvmx__endor__intc__sw__idx__hix__s.html">cvmx_endor_intc_sw_idx_hix_s</a>   <a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html#a78bdcc38de6df853d3e741da55603b78">cnf71xx</a>;
<a name="l03779"></a>03779 };
<a name="l03780"></a><a class="code" href="cvmx-endor-defs_8h.html#ad9b38c18993a810f894240760973c756">03780</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html" title="cvmx_endor_intc_sw_idx_hi#">cvmx_endor_intc_sw_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__sw__idx__hix.html" title="cvmx_endor_intc_sw_idx_hi#">cvmx_endor_intc_sw_idx_hix_t</a>;
<a name="l03781"></a>03781 <span class="comment"></span>
<a name="l03782"></a>03782 <span class="comment">/**</span>
<a name="l03783"></a>03783 <span class="comment"> * cvmx_endor_intc_sw_idx_lo#</span>
<a name="l03784"></a>03784 <span class="comment"> *</span>
<a name="l03785"></a>03785 <span class="comment"> * ENDOR_INTC_SW_IDX_LO - SW Group Index LO</span>
<a name="l03786"></a>03786 <span class="comment"> *</span>
<a name="l03787"></a>03787 <span class="comment"> */</span>
<a name="l03788"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html">03788</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html" title="cvmx_endor_intc_sw_idx_lo#">cvmx_endor_intc_sw_idx_lox</a> {
<a name="l03789"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html#ac407ef53346875ff15f19d5d05152493">03789</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html#ac407ef53346875ff15f19d5d05152493">u32</a>;
<a name="l03790"></a><a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html">03790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html">cvmx_endor_intc_sw_idx_lox_s</a> {
<a name="l03791"></a>03791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#a6fb892baf5d1ea8a531cf6b98ff11f09">reserved_6_31</a>                : 26;
<a name="l03793"></a>03793     uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#aa995699967dfbfbdfe932699082a996a">grpidx</a>                       : 6;  <span class="comment">/**&lt; SW Group Interrupt Index */</span>
<a name="l03794"></a>03794 <span class="preprocessor">#else</span>
<a name="l03795"></a><a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#aa995699967dfbfbdfe932699082a996a">03795</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#aa995699967dfbfbdfe932699082a996a">grpidx</a>                       : 6;
<a name="l03796"></a><a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#a6fb892baf5d1ea8a531cf6b98ff11f09">03796</a>     uint32_t <a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html#a6fb892baf5d1ea8a531cf6b98ff11f09">reserved_6_31</a>                : 26;
<a name="l03797"></a>03797 <span class="preprocessor">#endif</span>
<a name="l03798"></a>03798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html#abd27c58cbbcb001c5f3395bae0c9bf87">s</a>;
<a name="l03799"></a><a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html#a6a90c42e8bd6785d391bb4649ad5deb8">03799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__idx__lox_1_1cvmx__endor__intc__sw__idx__lox__s.html">cvmx_endor_intc_sw_idx_lox_s</a>   <a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html#a6a90c42e8bd6785d391bb4649ad5deb8">cnf71xx</a>;
<a name="l03800"></a>03800 };
<a name="l03801"></a><a class="code" href="cvmx-endor-defs_8h.html#aea12940f0db2da8c0784d1ab613d7692">03801</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html" title="cvmx_endor_intc_sw_idx_lo#">cvmx_endor_intc_sw_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__sw__idx__lox.html" title="cvmx_endor_intc_sw_idx_lo#">cvmx_endor_intc_sw_idx_lox_t</a>;
<a name="l03802"></a>03802 <span class="comment"></span>
<a name="l03803"></a>03803 <span class="comment">/**</span>
<a name="l03804"></a>03804 <span class="comment"> * cvmx_endor_intc_sw_mask_hi#</span>
<a name="l03805"></a>03805 <span class="comment"> *</span>
<a name="l03806"></a>03806 <span class="comment"> * ENDOR_INTC_SW_MASK_HI = Interrupt SW Mask</span>
<a name="l03807"></a>03807 <span class="comment"> *</span>
<a name="l03808"></a>03808 <span class="comment"> */</span>
<a name="l03809"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html">03809</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html" title="cvmx_endor_intc_sw_mask_hi#">cvmx_endor_intc_sw_mask_hix</a> {
<a name="l03810"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html#aa2536b1bd7592f60c50b47b2e0128b26">03810</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html#aa2536b1bd7592f60c50b47b2e0128b26">u32</a>;
<a name="l03811"></a><a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html">03811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html">cvmx_endor_intc_sw_mask_hix_s</a> {
<a name="l03812"></a>03812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html#af1dd0b9f3a28b5742eb803cd34879e6c">swint</a>                        : 32; <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03814"></a>03814 <span class="preprocessor">#else</span>
<a name="l03815"></a><a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html#af1dd0b9f3a28b5742eb803cd34879e6c">03815</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html#af1dd0b9f3a28b5742eb803cd34879e6c">swint</a>                        : 32;
<a name="l03816"></a>03816 <span class="preprocessor">#endif</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html#a7d0ffa7779e9d72e253000ea44fb2f5c">s</a>;
<a name="l03818"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html#a6d7ce86c08e6783297c8a497845dba82">03818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__mask__hix_1_1cvmx__endor__intc__sw__mask__hix__s.html">cvmx_endor_intc_sw_mask_hix_s</a>  <a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html#a6d7ce86c08e6783297c8a497845dba82">cnf71xx</a>;
<a name="l03819"></a>03819 };
<a name="l03820"></a><a class="code" href="cvmx-endor-defs_8h.html#a7589f7ef68ca4d62bd355f89baadd60b">03820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html" title="cvmx_endor_intc_sw_mask_hi#">cvmx_endor_intc_sw_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__sw__mask__hix.html" title="cvmx_endor_intc_sw_mask_hi#">cvmx_endor_intc_sw_mask_hix_t</a>;
<a name="l03821"></a>03821 <span class="comment"></span>
<a name="l03822"></a>03822 <span class="comment">/**</span>
<a name="l03823"></a>03823 <span class="comment"> * cvmx_endor_intc_sw_mask_lo#</span>
<a name="l03824"></a>03824 <span class="comment"> *</span>
<a name="l03825"></a>03825 <span class="comment"> * ENDOR_INTC_SW_MASK_LO = Interrupt SW Mask</span>
<a name="l03826"></a>03826 <span class="comment"> *</span>
<a name="l03827"></a>03827 <span class="comment"> */</span>
<a name="l03828"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html">03828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html" title="cvmx_endor_intc_sw_mask_lo#">cvmx_endor_intc_sw_mask_lox</a> {
<a name="l03829"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html#ae0b0b48f9971c8ebb845fcc86ff77f8b">03829</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html#ae0b0b48f9971c8ebb845fcc86ff77f8b">u32</a>;
<a name="l03830"></a><a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html">03830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html">cvmx_endor_intc_sw_mask_lox_s</a> {
<a name="l03831"></a>03831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03832"></a>03832 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html#a12267122080d07d829e16c43ba41533a">swint</a>                        : 32; <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03833"></a>03833 <span class="preprocessor">#else</span>
<a name="l03834"></a><a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html#a12267122080d07d829e16c43ba41533a">03834</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html#a12267122080d07d829e16c43ba41533a">swint</a>                        : 32;
<a name="l03835"></a>03835 <span class="preprocessor">#endif</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html#a1a8beb8d5b0c50ea2884356b275f4c17">s</a>;
<a name="l03837"></a><a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html#a6e88cbcca676705a11ea97e38de20cc4">03837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__mask__lox_1_1cvmx__endor__intc__sw__mask__lox__s.html">cvmx_endor_intc_sw_mask_lox_s</a>  <a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html#a6e88cbcca676705a11ea97e38de20cc4">cnf71xx</a>;
<a name="l03838"></a>03838 };
<a name="l03839"></a><a class="code" href="cvmx-endor-defs_8h.html#a88b2c2a34ffeef8aa37504e3cae583f5">03839</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html" title="cvmx_endor_intc_sw_mask_lo#">cvmx_endor_intc_sw_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__sw__mask__lox.html" title="cvmx_endor_intc_sw_mask_lo#">cvmx_endor_intc_sw_mask_lox_t</a>;
<a name="l03840"></a>03840 <span class="comment"></span>
<a name="l03841"></a>03841 <span class="comment">/**</span>
<a name="l03842"></a>03842 <span class="comment"> * cvmx_endor_intc_sw_rint</span>
<a name="l03843"></a>03843 <span class="comment"> *</span>
<a name="l03844"></a>03844 <span class="comment"> * ENDOR_INTC_SW_RINT - SW Raw Interrupt Status</span>
<a name="l03845"></a>03845 <span class="comment"> *</span>
<a name="l03846"></a>03846 <span class="comment"> */</span>
<a name="l03847"></a><a class="code" href="unioncvmx__endor__intc__sw__rint.html">03847</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__rint.html" title="cvmx_endor_intc_sw_rint">cvmx_endor_intc_sw_rint</a> {
<a name="l03848"></a><a class="code" href="unioncvmx__endor__intc__sw__rint.html#ace0610128f085e5d3bc91e319b0c8003">03848</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__rint.html#ace0610128f085e5d3bc91e319b0c8003">u32</a>;
<a name="l03849"></a><a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html">03849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html">cvmx_endor_intc_sw_rint_s</a> {
<a name="l03850"></a>03850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html#aee95d6aed6331be05254010be8be46bc">swint</a>                        : 32; <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03852"></a>03852 <span class="preprocessor">#else</span>
<a name="l03853"></a><a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html#aee95d6aed6331be05254010be8be46bc">03853</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html#aee95d6aed6331be05254010be8be46bc">swint</a>                        : 32;
<a name="l03854"></a>03854 <span class="preprocessor">#endif</span>
<a name="l03855"></a>03855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__rint.html#a8ee179892b0ed0a3440b45c822ea9560">s</a>;
<a name="l03856"></a><a class="code" href="unioncvmx__endor__intc__sw__rint.html#a1ce668d878ce3afbbaba97c52403d024">03856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__rint_1_1cvmx__endor__intc__sw__rint__s.html">cvmx_endor_intc_sw_rint_s</a>      <a class="code" href="unioncvmx__endor__intc__sw__rint.html#a1ce668d878ce3afbbaba97c52403d024">cnf71xx</a>;
<a name="l03857"></a>03857 };
<a name="l03858"></a><a class="code" href="cvmx-endor-defs_8h.html#a0b25950e1a659731e7c2e312302e19c9">03858</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__rint.html" title="cvmx_endor_intc_sw_rint">cvmx_endor_intc_sw_rint</a> <a class="code" href="unioncvmx__endor__intc__sw__rint.html" title="cvmx_endor_intc_sw_rint">cvmx_endor_intc_sw_rint_t</a>;
<a name="l03859"></a>03859 <span class="comment"></span>
<a name="l03860"></a>03860 <span class="comment">/**</span>
<a name="l03861"></a>03861 <span class="comment"> * cvmx_endor_intc_sw_status_hi#</span>
<a name="l03862"></a>03862 <span class="comment"> *</span>
<a name="l03863"></a>03863 <span class="comment"> * ENDOR_INTC_SW_STATUS_HI = Interrupt SW Mask</span>
<a name="l03864"></a>03864 <span class="comment"> *</span>
<a name="l03865"></a>03865 <span class="comment"> */</span>
<a name="l03866"></a><a class="code" href="unioncvmx__endor__intc__sw__status__hix.html">03866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__status__hix.html" title="cvmx_endor_intc_sw_status_hi#">cvmx_endor_intc_sw_status_hix</a> {
<a name="l03867"></a><a class="code" href="unioncvmx__endor__intc__sw__status__hix.html#ae17693bff21ed4cf454e94de9c76c4fa">03867</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__status__hix.html#ae17693bff21ed4cf454e94de9c76c4fa">u32</a>;
<a name="l03868"></a><a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html">03868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html">cvmx_endor_intc_sw_status_hix_s</a> {
<a name="l03869"></a>03869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03870"></a>03870 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html#aa2f3906eef37294b42936d5dda3211da">swint</a>                        : 32; <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03871"></a>03871 <span class="preprocessor">#else</span>
<a name="l03872"></a><a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html#aa2f3906eef37294b42936d5dda3211da">03872</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html#aa2f3906eef37294b42936d5dda3211da">swint</a>                        : 32;
<a name="l03873"></a>03873 <span class="preprocessor">#endif</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__status__hix.html#a209d74fd87d6ca16b7ff0c74f7fd3ae3">s</a>;
<a name="l03875"></a><a class="code" href="unioncvmx__endor__intc__sw__status__hix.html#a2ea23ee34f96c26ec3e8ad0eb3ff3d4a">03875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__status__hix_1_1cvmx__endor__intc__sw__status__hix__s.html">cvmx_endor_intc_sw_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__sw__status__hix.html#a2ea23ee34f96c26ec3e8ad0eb3ff3d4a">cnf71xx</a>;
<a name="l03876"></a>03876 };
<a name="l03877"></a><a class="code" href="cvmx-endor-defs_8h.html#a2e1b073817bfad0b7047175e8263f57e">03877</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__status__hix.html" title="cvmx_endor_intc_sw_status_hi#">cvmx_endor_intc_sw_status_hix</a> <a class="code" href="unioncvmx__endor__intc__sw__status__hix.html" title="cvmx_endor_intc_sw_status_hi#">cvmx_endor_intc_sw_status_hix_t</a>;
<a name="l03878"></a>03878 <span class="comment"></span>
<a name="l03879"></a>03879 <span class="comment">/**</span>
<a name="l03880"></a>03880 <span class="comment"> * cvmx_endor_intc_sw_status_lo#</span>
<a name="l03881"></a>03881 <span class="comment"> *</span>
<a name="l03882"></a>03882 <span class="comment"> * ENDOR_INTC_SW_STATUS_LO = Interrupt SW Mask</span>
<a name="l03883"></a>03883 <span class="comment"> *</span>
<a name="l03884"></a>03884 <span class="comment"> */</span>
<a name="l03885"></a><a class="code" href="unioncvmx__endor__intc__sw__status__lox.html">03885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__status__lox.html" title="cvmx_endor_intc_sw_status_lo#">cvmx_endor_intc_sw_status_lox</a> {
<a name="l03886"></a><a class="code" href="unioncvmx__endor__intc__sw__status__lox.html#a8936e7d942b88852d8bea00bc1312f6b">03886</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__sw__status__lox.html#a8936e7d942b88852d8bea00bc1312f6b">u32</a>;
<a name="l03887"></a><a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html">03887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html">cvmx_endor_intc_sw_status_lox_s</a> {
<a name="l03888"></a>03888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03889"></a>03889 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html#ac4383aa337a155845d8608bf51e9bf3c">swint</a>                        : 32; <span class="comment">/**&lt; ULFE Read Done */</span>
<a name="l03890"></a>03890 <span class="preprocessor">#else</span>
<a name="l03891"></a><a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html#ac4383aa337a155845d8608bf51e9bf3c">03891</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html#ac4383aa337a155845d8608bf51e9bf3c">swint</a>                        : 32;
<a name="l03892"></a>03892 <span class="preprocessor">#endif</span>
<a name="l03893"></a>03893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__sw__status__lox.html#a8be1d8f9157fcd4fd4457aea0df82ed8">s</a>;
<a name="l03894"></a><a class="code" href="unioncvmx__endor__intc__sw__status__lox.html#aa2651c6b4c1fc96e27cc6ca345960f0f">03894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__sw__status__lox_1_1cvmx__endor__intc__sw__status__lox__s.html">cvmx_endor_intc_sw_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__sw__status__lox.html#aa2651c6b4c1fc96e27cc6ca345960f0f">cnf71xx</a>;
<a name="l03895"></a>03895 };
<a name="l03896"></a><a class="code" href="cvmx-endor-defs_8h.html#a7e250c8c16477b482ef370a8fcd880fe">03896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__sw__status__lox.html" title="cvmx_endor_intc_sw_status_lo#">cvmx_endor_intc_sw_status_lox</a> <a class="code" href="unioncvmx__endor__intc__sw__status__lox.html" title="cvmx_endor_intc_sw_status_lo#">cvmx_endor_intc_sw_status_lox_t</a>;
<a name="l03897"></a>03897 <span class="comment"></span>
<a name="l03898"></a>03898 <span class="comment">/**</span>
<a name="l03899"></a>03899 <span class="comment"> * cvmx_endor_intc_swclr</span>
<a name="l03900"></a>03900 <span class="comment"> *</span>
<a name="l03901"></a>03901 <span class="comment"> * ENDOR_INTC_SWCLR- SW Interrupt Clear</span>
<a name="l03902"></a>03902 <span class="comment"> *</span>
<a name="l03903"></a>03903 <span class="comment"> */</span>
<a name="l03904"></a><a class="code" href="unioncvmx__endor__intc__swclr.html">03904</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__swclr.html" title="cvmx_endor_intc_swclr">cvmx_endor_intc_swclr</a> {
<a name="l03905"></a><a class="code" href="unioncvmx__endor__intc__swclr.html#a9ce44489da35ae943c69153acd202590">03905</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__swclr.html#a9ce44489da35ae943c69153acd202590">u32</a>;
<a name="l03906"></a><a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html">cvmx_endor_intc_swclr_s</a> {
<a name="l03907"></a>03907 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03908"></a>03908 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html#a2b04a4f243e68ac784f64f8ec2734c88">clr</a>                          : 32; <span class="comment">/**&lt; Clear SW Interrupt bit */</span>
<a name="l03909"></a>03909 <span class="preprocessor">#else</span>
<a name="l03910"></a><a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html#a2b04a4f243e68ac784f64f8ec2734c88">03910</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html#a2b04a4f243e68ac784f64f8ec2734c88">clr</a>                          : 32;
<a name="l03911"></a>03911 <span class="preprocessor">#endif</span>
<a name="l03912"></a>03912 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__swclr.html#abcf4ca7f11ed8c2cd2453bba6eedcaad">s</a>;
<a name="l03913"></a><a class="code" href="unioncvmx__endor__intc__swclr.html#ace312c2f1362b66e15aa3bd81486dc15">03913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__swclr_1_1cvmx__endor__intc__swclr__s.html">cvmx_endor_intc_swclr_s</a>        <a class="code" href="unioncvmx__endor__intc__swclr.html#ace312c2f1362b66e15aa3bd81486dc15">cnf71xx</a>;
<a name="l03914"></a>03914 };
<a name="l03915"></a><a class="code" href="cvmx-endor-defs_8h.html#aa35e274beed245bfb54f168bf9722157">03915</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__swclr.html" title="cvmx_endor_intc_swclr">cvmx_endor_intc_swclr</a> <a class="code" href="unioncvmx__endor__intc__swclr.html" title="cvmx_endor_intc_swclr">cvmx_endor_intc_swclr_t</a>;
<a name="l03916"></a>03916 <span class="comment"></span>
<a name="l03917"></a>03917 <span class="comment">/**</span>
<a name="l03918"></a>03918 <span class="comment"> * cvmx_endor_intc_swset</span>
<a name="l03919"></a>03919 <span class="comment"> *</span>
<a name="l03920"></a>03920 <span class="comment"> * ENDOR_INTC_SWSET - SW Interrupt Set</span>
<a name="l03921"></a>03921 <span class="comment"> *</span>
<a name="l03922"></a>03922 <span class="comment"> */</span>
<a name="l03923"></a><a class="code" href="unioncvmx__endor__intc__swset.html">03923</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__swset.html" title="cvmx_endor_intc_swset">cvmx_endor_intc_swset</a> {
<a name="l03924"></a><a class="code" href="unioncvmx__endor__intc__swset.html#aa488ab26beb3adab0506ff4acc770fed">03924</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__swset.html#aa488ab26beb3adab0506ff4acc770fed">u32</a>;
<a name="l03925"></a><a class="code" href="structcvmx__endor__intc__swset_1_1cvmx__endor__intc__swset__s.html">03925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__swset_1_1cvmx__endor__intc__swset__s.html">cvmx_endor_intc_swset_s</a> {
<a name="l03926"></a>03926 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span>    uint32_t <span class="keyword">set</span>                          : 32; <span class="comment">/**&lt; Set SW Interrupt bit */</span>
<a name="l03928"></a>03928 <span class="preprocessor">#else</span>
<a name="l03929"></a><a class="code" href="structcvmx__endor__intc__swset_1_1cvmx__endor__intc__swset__s.html#a5bf5d60ff994ff93a0d169fb9d9ec742">03929</a> <span class="preprocessor"></span>    uint32_t <span class="keyword">set</span>                          : 32;
<a name="l03930"></a>03930 <span class="preprocessor">#endif</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__swset.html#a13155ae4eb931fa27675a612506482c5">s</a>;
<a name="l03932"></a><a class="code" href="unioncvmx__endor__intc__swset.html#a4549e95e681127dba3bea8c61df67b81">03932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__swset_1_1cvmx__endor__intc__swset__s.html">cvmx_endor_intc_swset_s</a>        <a class="code" href="unioncvmx__endor__intc__swset.html#a4549e95e681127dba3bea8c61df67b81">cnf71xx</a>;
<a name="l03933"></a>03933 };
<a name="l03934"></a><a class="code" href="cvmx-endor-defs_8h.html#af3b95c0027378f21d52492a970104fbe">03934</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__swset.html" title="cvmx_endor_intc_swset">cvmx_endor_intc_swset</a> <a class="code" href="unioncvmx__endor__intc__swset.html" title="cvmx_endor_intc_swset">cvmx_endor_intc_swset_t</a>;
<a name="l03935"></a>03935 <span class="comment"></span>
<a name="l03936"></a>03936 <span class="comment">/**</span>
<a name="l03937"></a>03937 <span class="comment"> * cvmx_endor_intc_wr_idx_hi#</span>
<a name="l03938"></a>03938 <span class="comment"> *</span>
<a name="l03939"></a>03939 <span class="comment"> * ENDOR_INTC_WR_IDX_HI - Write Done Group Index HI</span>
<a name="l03940"></a>03940 <span class="comment"> *</span>
<a name="l03941"></a>03941 <span class="comment"> */</span>
<a name="l03942"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html">03942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html" title="cvmx_endor_intc_wr_idx_hi#">cvmx_endor_intc_wr_idx_hix</a> {
<a name="l03943"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html#acf09297e6f2f9e9e055c2f9ebfd07b5d">03943</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html#acf09297e6f2f9e9e055c2f9ebfd07b5d">u32</a>;
<a name="l03944"></a><a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html">cvmx_endor_intc_wr_idx_hix_s</a> {
<a name="l03945"></a>03945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a4c79b5b5d63cfbf1b52aec1ad794b4ae">reserved_6_31</a>                : 26;
<a name="l03947"></a>03947     uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a7337fc0d5f780a3ea99207441c8eddda">grpidx</a>                       : 6;  <span class="comment">/**&lt; Write Done Group Interrupt Index */</span>
<a name="l03948"></a>03948 <span class="preprocessor">#else</span>
<a name="l03949"></a><a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a7337fc0d5f780a3ea99207441c8eddda">03949</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a7337fc0d5f780a3ea99207441c8eddda">grpidx</a>                       : 6;
<a name="l03950"></a><a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a4c79b5b5d63cfbf1b52aec1ad794b4ae">03950</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html#a4c79b5b5d63cfbf1b52aec1ad794b4ae">reserved_6_31</a>                : 26;
<a name="l03951"></a>03951 <span class="preprocessor">#endif</span>
<a name="l03952"></a>03952 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html#a4b252139ac32172e20d57ca71e75f7fd">s</a>;
<a name="l03953"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html#a9ff81521d0b94d6e3ecf11920d54e028">03953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__idx__hix_1_1cvmx__endor__intc__wr__idx__hix__s.html">cvmx_endor_intc_wr_idx_hix_s</a>   <a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html#a9ff81521d0b94d6e3ecf11920d54e028">cnf71xx</a>;
<a name="l03954"></a>03954 };
<a name="l03955"></a><a class="code" href="cvmx-endor-defs_8h.html#a8c6edc263b8d125572aea0c9e8b414ec">03955</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html" title="cvmx_endor_intc_wr_idx_hi#">cvmx_endor_intc_wr_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__wr__idx__hix.html" title="cvmx_endor_intc_wr_idx_hi#">cvmx_endor_intc_wr_idx_hix_t</a>;
<a name="l03956"></a>03956 <span class="comment"></span>
<a name="l03957"></a>03957 <span class="comment">/**</span>
<a name="l03958"></a>03958 <span class="comment"> * cvmx_endor_intc_wr_idx_lo#</span>
<a name="l03959"></a>03959 <span class="comment"> *</span>
<a name="l03960"></a>03960 <span class="comment"> * ENDOR_INTC_WR_IDX_LO - Write Done Group Index LO</span>
<a name="l03961"></a>03961 <span class="comment"> *</span>
<a name="l03962"></a>03962 <span class="comment"> */</span>
<a name="l03963"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html">03963</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html" title="cvmx_endor_intc_wr_idx_lo#">cvmx_endor_intc_wr_idx_lox</a> {
<a name="l03964"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html#a94ee752339e425269243929e7094709c">03964</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html#a94ee752339e425269243929e7094709c">u32</a>;
<a name="l03965"></a><a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html">03965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html">cvmx_endor_intc_wr_idx_lox_s</a> {
<a name="l03966"></a>03966 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03967"></a>03967 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#aa9cbeeace716a3fba12d9d760ae680fb">reserved_6_31</a>                : 26;
<a name="l03968"></a>03968     uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#ad23b399c79ea1e0090de75072e4fd756">grpidx</a>                       : 6;  <span class="comment">/**&lt; Write Done Group Interrupt Index */</span>
<a name="l03969"></a>03969 <span class="preprocessor">#else</span>
<a name="l03970"></a><a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#ad23b399c79ea1e0090de75072e4fd756">03970</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#ad23b399c79ea1e0090de75072e4fd756">grpidx</a>                       : 6;
<a name="l03971"></a><a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#aa9cbeeace716a3fba12d9d760ae680fb">03971</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html#aa9cbeeace716a3fba12d9d760ae680fb">reserved_6_31</a>                : 26;
<a name="l03972"></a>03972 <span class="preprocessor">#endif</span>
<a name="l03973"></a>03973 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html#a7e6f292e54c9c58194692651c910c135">s</a>;
<a name="l03974"></a><a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html#aa43670e3db48ba3c66a7fc6cc12ec68f">03974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__idx__lox_1_1cvmx__endor__intc__wr__idx__lox__s.html">cvmx_endor_intc_wr_idx_lox_s</a>   <a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html#aa43670e3db48ba3c66a7fc6cc12ec68f">cnf71xx</a>;
<a name="l03975"></a>03975 };
<a name="l03976"></a><a class="code" href="cvmx-endor-defs_8h.html#a62d056da802e3f43f09ed055b3bc80b0">03976</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html" title="cvmx_endor_intc_wr_idx_lo#">cvmx_endor_intc_wr_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__wr__idx__lox.html" title="cvmx_endor_intc_wr_idx_lo#">cvmx_endor_intc_wr_idx_lox_t</a>;
<a name="l03977"></a>03977 <span class="comment"></span>
<a name="l03978"></a>03978 <span class="comment">/**</span>
<a name="l03979"></a>03979 <span class="comment"> * cvmx_endor_intc_wr_mask_hi#</span>
<a name="l03980"></a>03980 <span class="comment"> *</span>
<a name="l03981"></a>03981 <span class="comment"> * ENDOR_INTC_WR_MASK_HI = Interrupt Write Done Group Mask</span>
<a name="l03982"></a>03982 <span class="comment"> *</span>
<a name="l03983"></a>03983 <span class="comment"> */</span>
<a name="l03984"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html">03984</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html" title="cvmx_endor_intc_wr_mask_hi#">cvmx_endor_intc_wr_mask_hix</a> {
<a name="l03985"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html#acf5996c2f94ac4a0c4ae3b2d406059bc">03985</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html#acf5996c2f94ac4a0c4ae3b2d406059bc">u32</a>;
<a name="l03986"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html">03986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html">cvmx_endor_intc_wr_mask_hix_s</a> {
<a name="l03987"></a>03987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03988"></a>03988 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ae3fe293780077867e7641a61c3d19383">reserved_29_31</a>               : 3;
<a name="l03989"></a>03989     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aad995457a55169304faaadbb9c932454">t1_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Write Done */</span>
<a name="l03990"></a>03990     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ab8ee4d7bfaec90a507faf0f497f63ca5">t1_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Write Done */</span>
<a name="l03991"></a>03991     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a12d65ed6cfa03d344ba40942ac957feb">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Write Done */</span>
<a name="l03992"></a>03992     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a3ef1968b7fd59d67fd0f09f4782da9e7">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Write Done */</span>
<a name="l03993"></a>03993     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a871eed4c3d3d8c269adde1dec2fb051b">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Write Done */</span>
<a name="l03994"></a>03994     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa902c5de1fe0ba844393b44ee08cfa66">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Write Done */</span>
<a name="l03995"></a>03995     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2bcf78b8f61cbcc5ae55b37c040decb7">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l03996"></a>03996     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a66173f9a356cae94586b5f75f7e3ffe9">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l03997"></a>03997     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a4448c9849e0bf8f53576444aac8ba458">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l03998"></a>03998     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2c69ecb068918cc655a83d54c5f86390">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l03999"></a>03999     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2ea5be831952411a2f05a8964fbeaf73">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04000"></a>04000     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa406de25f5db9fa5cd6fb8674f6b1f84">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04001"></a>04001     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aff83f6b3e1f3811b5e36160b7f41cdbd">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04002"></a>04002     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af1da1d9e55923dbb4a0d4a7a9820655c">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04003"></a>04003     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a911504a8e7efd37ae89f1e6594ee42e4">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04004"></a>04004     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a9d00025d3358945379a4c49748366ba8">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04005"></a>04005     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abd80d942f0577371eee0eb3cccbcdee5">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04006"></a>04006     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a0bd9e76cdfd357dee7a38ccf2c3d79ec">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04007"></a>04007     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a23bbac8897e103512a9892d270dcb3ef">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04008"></a>04008     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a17b22cc306495e3dcb0c9b50f6cc96c1">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04009"></a>04009     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af6767d691b1ffb0805f48faee126cd61">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04010"></a>04010     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a739ca8736e75e51b42c1cd7ef33ec738">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04011"></a>04011     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a645b25e9a50919a473e825fbe06f66a5">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04012"></a>04012     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a52844275f04e4e83e28e99d7124ade88">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04013"></a>04013     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a973730a45a4af6ba486e9a7994b939a3">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04014"></a>04014     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a07b27f3fa3a9c51f109ddb0b2e5d392b">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04015"></a>04015     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af5826e3b134301712bbbbb582bb8ebe7">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04016"></a>04016     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abfa051c7b6189177c2c9e688699bb918">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04017"></a>04017     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2f6889ea9a5b6edd1e581380881b5c3a">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04018"></a>04018 <span class="preprocessor">#else</span>
<a name="l04019"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2f6889ea9a5b6edd1e581380881b5c3a">04019</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2f6889ea9a5b6edd1e581380881b5c3a">ulfe</a>                         : 1;
<a name="l04020"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abfa051c7b6189177c2c9e688699bb918">04020</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abfa051c7b6189177c2c9e688699bb918">rachsnif_0</a>                   : 1;
<a name="l04021"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af5826e3b134301712bbbbb582bb8ebe7">04021</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af5826e3b134301712bbbbb582bb8ebe7">rachsnif_1</a>                   : 1;
<a name="l04022"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a07b27f3fa3a9c51f109ddb0b2e5d392b">04022</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a07b27f3fa3a9c51f109ddb0b2e5d392b">dftdm</a>                        : 1;
<a name="l04023"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a973730a45a4af6ba486e9a7994b939a3">04023</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a973730a45a4af6ba486e9a7994b939a3">turbo</a>                        : 1;
<a name="l04024"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a52844275f04e4e83e28e99d7124ade88">04024</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a52844275f04e4e83e28e99d7124ade88">turbo_sb</a>                     : 1;
<a name="l04025"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a645b25e9a50919a473e825fbe06f66a5">04025</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a645b25e9a50919a473e825fbe06f66a5">turbo_hq</a>                     : 1;
<a name="l04026"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a739ca8736e75e51b42c1cd7ef33ec738">04026</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a739ca8736e75e51b42c1cd7ef33ec738">vitbdec</a>                      : 1;
<a name="l04027"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af6767d691b1ffb0805f48faee126cd61">04027</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af6767d691b1ffb0805f48faee126cd61">lteenc_tb0</a>                   : 1;
<a name="l04028"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a17b22cc306495e3dcb0c9b50f6cc96c1">04028</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a17b22cc306495e3dcb0c9b50f6cc96c1">lteenc_tb1</a>                   : 1;
<a name="l04029"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a23bbac8897e103512a9892d270dcb3ef">04029</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a23bbac8897e103512a9892d270dcb3ef">lteenc_cch</a>                   : 1;
<a name="l04030"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a0bd9e76cdfd357dee7a38ccf2c3d79ec">04030</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a0bd9e76cdfd357dee7a38ccf2c3d79ec">ifftpapr_0</a>                   : 1;
<a name="l04031"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abd80d942f0577371eee0eb3cccbcdee5">04031</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#abd80d942f0577371eee0eb3cccbcdee5">ifftpapr_1</a>                   : 1;
<a name="l04032"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a9d00025d3358945379a4c49748366ba8">04032</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a9d00025d3358945379a4c49748366ba8">t1_ext</a>                       : 1;
<a name="l04033"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a911504a8e7efd37ae89f1e6594ee42e4">04033</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a911504a8e7efd37ae89f1e6594ee42e4">t1_int</a>                       : 1;
<a name="l04034"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af1da1d9e55923dbb4a0d4a7a9820655c">04034</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#af1da1d9e55923dbb4a0d4a7a9820655c">t1_instr</a>                     : 1;
<a name="l04035"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aff83f6b3e1f3811b5e36160b7f41cdbd">04035</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aff83f6b3e1f3811b5e36160b7f41cdbd">t2_ext</a>                       : 1;
<a name="l04036"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa406de25f5db9fa5cd6fb8674f6b1f84">04036</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa406de25f5db9fa5cd6fb8674f6b1f84">t2_int</a>                       : 1;
<a name="l04037"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2ea5be831952411a2f05a8964fbeaf73">04037</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2ea5be831952411a2f05a8964fbeaf73">t2_harq</a>                      : 1;
<a name="l04038"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2c69ecb068918cc655a83d54c5f86390">04038</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2c69ecb068918cc655a83d54c5f86390">t2_instr</a>                     : 1;
<a name="l04039"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a4448c9849e0bf8f53576444aac8ba458">04039</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a4448c9849e0bf8f53576444aac8ba458">t3_ext</a>                       : 1;
<a name="l04040"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a66173f9a356cae94586b5f75f7e3ffe9">04040</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a66173f9a356cae94586b5f75f7e3ffe9">t3_int</a>                       : 1;
<a name="l04041"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2bcf78b8f61cbcc5ae55b37c040decb7">04041</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a2bcf78b8f61cbcc5ae55b37c040decb7">t3_instr</a>                     : 1;
<a name="l04042"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa902c5de1fe0ba844393b44ee08cfa66">04042</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aa902c5de1fe0ba844393b44ee08cfa66">axi_tx</a>                       : 1;
<a name="l04043"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a871eed4c3d3d8c269adde1dec2fb051b">04043</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a871eed4c3d3d8c269adde1dec2fb051b">axi_rx0</a>                      : 1;
<a name="l04044"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a3ef1968b7fd59d67fd0f09f4782da9e7">04044</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a3ef1968b7fd59d67fd0f09f4782da9e7">axi_rx1</a>                      : 1;
<a name="l04045"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a12d65ed6cfa03d344ba40942ac957feb">04045</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#a12d65ed6cfa03d344ba40942ac957feb">axi_rx1_harq</a>                 : 1;
<a name="l04046"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ab8ee4d7bfaec90a507faf0f497f63ca5">04046</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ab8ee4d7bfaec90a507faf0f497f63ca5">t1_rfif_0</a>                    : 1;
<a name="l04047"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aad995457a55169304faaadbb9c932454">04047</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#aad995457a55169304faaadbb9c932454">t1_rfif_1</a>                    : 1;
<a name="l04048"></a><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ae3fe293780077867e7641a61c3d19383">04048</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html#ae3fe293780077867e7641a61c3d19383">reserved_29_31</a>               : 3;
<a name="l04049"></a>04049 <span class="preprocessor">#endif</span>
<a name="l04050"></a>04050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html#acecd711de8670880c91ab8d914dbcb49">s</a>;
<a name="l04051"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html#a83701095fd0c925155f9fc1d867fe416">04051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__mask__hix_1_1cvmx__endor__intc__wr__mask__hix__s.html">cvmx_endor_intc_wr_mask_hix_s</a>  <a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html#a83701095fd0c925155f9fc1d867fe416">cnf71xx</a>;
<a name="l04052"></a>04052 };
<a name="l04053"></a><a class="code" href="cvmx-endor-defs_8h.html#aafad9c025922439659b0d1237b9e50ca">04053</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html" title="cvmx_endor_intc_wr_mask_hi#">cvmx_endor_intc_wr_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__wr__mask__hix.html" title="cvmx_endor_intc_wr_mask_hi#">cvmx_endor_intc_wr_mask_hix_t</a>;
<a name="l04054"></a>04054 <span class="comment"></span>
<a name="l04055"></a>04055 <span class="comment">/**</span>
<a name="l04056"></a>04056 <span class="comment"> * cvmx_endor_intc_wr_mask_lo#</span>
<a name="l04057"></a>04057 <span class="comment"> *</span>
<a name="l04058"></a>04058 <span class="comment"> * ENDOR_INTC_WR_MASK_LO = Interrupt Write Done Group Mask</span>
<a name="l04059"></a>04059 <span class="comment"> *</span>
<a name="l04060"></a>04060 <span class="comment"> */</span>
<a name="l04061"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html">04061</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html" title="cvmx_endor_intc_wr_mask_lo#">cvmx_endor_intc_wr_mask_lox</a> {
<a name="l04062"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html#aab4253ac1468d92b7f834b930429c7d0">04062</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html#aab4253ac1468d92b7f834b930429c7d0">u32</a>;
<a name="l04063"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html">04063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html">cvmx_endor_intc_wr_mask_lox_s</a> {
<a name="l04064"></a>04064 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04065"></a>04065 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4e9ba9cacb2df68894805f0dd5d259a7">reserved_29_31</a>               : 3;
<a name="l04066"></a>04066     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a5703e9cef26440a05b1e7b1bf969d6fa">t1_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Write Done */</span>
<a name="l04067"></a>04067     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa878abed6bb215171cb88dc430248d30">t1_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Write Done */</span>
<a name="l04068"></a>04068     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9456656ee92850ff0a4b0eaeab5b60fb">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Write Done */</span>
<a name="l04069"></a>04069     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a50e088e4d3e6ec9630ec34b8f35214c6">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Write Done */</span>
<a name="l04070"></a>04070     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac23012d53983b5e656adee58c8e512dc">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Write Done */</span>
<a name="l04071"></a>04071     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa3b195f47ebac15d32a553b6435446fc">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Write Done */</span>
<a name="l04072"></a>04072     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#adedb4672d669f836093b5dc45d462b7f">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04073"></a>04073     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#afd8653dd6dbd88a13dd3878c66c515eb">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04074"></a>04074     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3ca3b6f155b800d1459585d057f9236c">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04075"></a>04075     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aed0f7ab12f11b79500a808071ddb6a24">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04076"></a>04076     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a56e7d8944bcf96aa59fdeb2fabfca882">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04077"></a>04077     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4a53155276757e74ea17a768ae089d28">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04078"></a>04078     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac69660259d0e0992c82648f87e523831">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04079"></a>04079     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9bd75d804f46aac7f7764f16ee8e3cf1">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04080"></a>04080     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a347a5da0953b249e3d8071fc88f10c66">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04081"></a>04081     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ab88574a598f7c7318c14bc99c1f5d36b">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04082"></a>04082     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a132fb3dc019bd2b206ba3579f9478793">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04083"></a>04083     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a280a6527753174bae0d725ec989a1679">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04084"></a>04084     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aae6853b5457430e1d753c66b9533b50e">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04085"></a>04085     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0bf41efacf7abd4271372e4b9ff71c48">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04086"></a>04086     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ae6296e22c6edf330e5ac24d6251b35cf">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04087"></a>04087     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a66f05cb7dc4ee28158a2c0db48504626">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04088"></a>04088     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aba1a0720e8d33c7f7b2a98ed378e79e6">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04089"></a>04089     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a8edef129799aacabe9b544d37ca10736">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04090"></a>04090     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a487f700f5a590d781d33c15fe9522375">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04091"></a>04091     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a31777708e88754d8c37f1233fdeede8c">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04092"></a>04092     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0869a674ed19ea957020db681dfd2f22">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04093"></a>04093     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3b191fca0c57fa96190c176c0edc4c94">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04094"></a>04094     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a20848f0e3dc072a0904d15dd65334070">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04095"></a>04095 <span class="preprocessor">#else</span>
<a name="l04096"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a20848f0e3dc072a0904d15dd65334070">04096</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a20848f0e3dc072a0904d15dd65334070">ulfe</a>                         : 1;
<a name="l04097"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3b191fca0c57fa96190c176c0edc4c94">04097</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3b191fca0c57fa96190c176c0edc4c94">rachsnif_0</a>                   : 1;
<a name="l04098"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0869a674ed19ea957020db681dfd2f22">04098</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0869a674ed19ea957020db681dfd2f22">rachsnif_1</a>                   : 1;
<a name="l04099"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a31777708e88754d8c37f1233fdeede8c">04099</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a31777708e88754d8c37f1233fdeede8c">dftdm</a>                        : 1;
<a name="l04100"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a487f700f5a590d781d33c15fe9522375">04100</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a487f700f5a590d781d33c15fe9522375">turbo</a>                        : 1;
<a name="l04101"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a8edef129799aacabe9b544d37ca10736">04101</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a8edef129799aacabe9b544d37ca10736">turbo_sb</a>                     : 1;
<a name="l04102"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aba1a0720e8d33c7f7b2a98ed378e79e6">04102</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aba1a0720e8d33c7f7b2a98ed378e79e6">turbo_hq</a>                     : 1;
<a name="l04103"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a66f05cb7dc4ee28158a2c0db48504626">04103</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a66f05cb7dc4ee28158a2c0db48504626">vitbdec</a>                      : 1;
<a name="l04104"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ae6296e22c6edf330e5ac24d6251b35cf">04104</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ae6296e22c6edf330e5ac24d6251b35cf">lteenc_tb0</a>                   : 1;
<a name="l04105"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0bf41efacf7abd4271372e4b9ff71c48">04105</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a0bf41efacf7abd4271372e4b9ff71c48">lteenc_tb1</a>                   : 1;
<a name="l04106"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aae6853b5457430e1d753c66b9533b50e">04106</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aae6853b5457430e1d753c66b9533b50e">lteenc_cch</a>                   : 1;
<a name="l04107"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a280a6527753174bae0d725ec989a1679">04107</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a280a6527753174bae0d725ec989a1679">ifftpapr_0</a>                   : 1;
<a name="l04108"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a132fb3dc019bd2b206ba3579f9478793">04108</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a132fb3dc019bd2b206ba3579f9478793">ifftpapr_1</a>                   : 1;
<a name="l04109"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ab88574a598f7c7318c14bc99c1f5d36b">04109</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ab88574a598f7c7318c14bc99c1f5d36b">t1_ext</a>                       : 1;
<a name="l04110"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a347a5da0953b249e3d8071fc88f10c66">04110</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a347a5da0953b249e3d8071fc88f10c66">t1_int</a>                       : 1;
<a name="l04111"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9bd75d804f46aac7f7764f16ee8e3cf1">04111</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9bd75d804f46aac7f7764f16ee8e3cf1">t1_instr</a>                     : 1;
<a name="l04112"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac69660259d0e0992c82648f87e523831">04112</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac69660259d0e0992c82648f87e523831">t2_ext</a>                       : 1;
<a name="l04113"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4a53155276757e74ea17a768ae089d28">04113</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4a53155276757e74ea17a768ae089d28">t2_int</a>                       : 1;
<a name="l04114"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a56e7d8944bcf96aa59fdeb2fabfca882">04114</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a56e7d8944bcf96aa59fdeb2fabfca882">t2_harq</a>                      : 1;
<a name="l04115"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aed0f7ab12f11b79500a808071ddb6a24">04115</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aed0f7ab12f11b79500a808071ddb6a24">t2_instr</a>                     : 1;
<a name="l04116"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3ca3b6f155b800d1459585d057f9236c">04116</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a3ca3b6f155b800d1459585d057f9236c">t3_ext</a>                       : 1;
<a name="l04117"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#afd8653dd6dbd88a13dd3878c66c515eb">04117</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#afd8653dd6dbd88a13dd3878c66c515eb">t3_int</a>                       : 1;
<a name="l04118"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#adedb4672d669f836093b5dc45d462b7f">04118</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#adedb4672d669f836093b5dc45d462b7f">t3_instr</a>                     : 1;
<a name="l04119"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa3b195f47ebac15d32a553b6435446fc">04119</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa3b195f47ebac15d32a553b6435446fc">axi_tx</a>                       : 1;
<a name="l04120"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac23012d53983b5e656adee58c8e512dc">04120</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#ac23012d53983b5e656adee58c8e512dc">axi_rx0</a>                      : 1;
<a name="l04121"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a50e088e4d3e6ec9630ec34b8f35214c6">04121</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a50e088e4d3e6ec9630ec34b8f35214c6">axi_rx1</a>                      : 1;
<a name="l04122"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9456656ee92850ff0a4b0eaeab5b60fb">04122</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a9456656ee92850ff0a4b0eaeab5b60fb">axi_rx1_harq</a>                 : 1;
<a name="l04123"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa878abed6bb215171cb88dc430248d30">04123</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#aa878abed6bb215171cb88dc430248d30">t1_rfif_0</a>                    : 1;
<a name="l04124"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a5703e9cef26440a05b1e7b1bf969d6fa">04124</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a5703e9cef26440a05b1e7b1bf969d6fa">t1_rfif_1</a>                    : 1;
<a name="l04125"></a><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4e9ba9cacb2df68894805f0dd5d259a7">04125</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html#a4e9ba9cacb2df68894805f0dd5d259a7">reserved_29_31</a>               : 3;
<a name="l04126"></a>04126 <span class="preprocessor">#endif</span>
<a name="l04127"></a>04127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html#a5c302214bc886b5ad7fb6d182c89f42e">s</a>;
<a name="l04128"></a><a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html#a2d4013d7817dd83922809e0b45cf5749">04128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__mask__lox_1_1cvmx__endor__intc__wr__mask__lox__s.html">cvmx_endor_intc_wr_mask_lox_s</a>  <a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html#a2d4013d7817dd83922809e0b45cf5749">cnf71xx</a>;
<a name="l04129"></a>04129 };
<a name="l04130"></a><a class="code" href="cvmx-endor-defs_8h.html#a6ce4b061cc634f42d25758cff8677fee">04130</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html" title="cvmx_endor_intc_wr_mask_lo#">cvmx_endor_intc_wr_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__wr__mask__lox.html" title="cvmx_endor_intc_wr_mask_lo#">cvmx_endor_intc_wr_mask_lox_t</a>;
<a name="l04131"></a>04131 <span class="comment"></span>
<a name="l04132"></a>04132 <span class="comment">/**</span>
<a name="l04133"></a>04133 <span class="comment"> * cvmx_endor_intc_wr_rint</span>
<a name="l04134"></a>04134 <span class="comment"> *</span>
<a name="l04135"></a>04135 <span class="comment"> * ENDOR_INTC_WR_RINT - Write Done Group Raw Interrupt Status</span>
<a name="l04136"></a>04136 <span class="comment"> *</span>
<a name="l04137"></a>04137 <span class="comment"> */</span>
<a name="l04138"></a><a class="code" href="unioncvmx__endor__intc__wr__rint.html">04138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__rint.html" title="cvmx_endor_intc_wr_rint">cvmx_endor_intc_wr_rint</a> {
<a name="l04139"></a><a class="code" href="unioncvmx__endor__intc__wr__rint.html#a52208d06ab3931fd981bff5d68b78806">04139</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__rint.html#a52208d06ab3931fd981bff5d68b78806">u32</a>;
<a name="l04140"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html">04140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html">cvmx_endor_intc_wr_rint_s</a> {
<a name="l04141"></a>04141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04142"></a>04142 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aaa081b5d1cb2a5b212e9590fbcbe1f8e">reserved_29_31</a>               : 3;
<a name="l04143"></a>04143     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1ff98679f22940e958b82c4a19b75e5e">t1_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Write Done */</span>
<a name="l04144"></a>04144     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa79ddb97a240883b95bbe3cdb4a2e371">t1_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Write Done */</span>
<a name="l04145"></a>04145     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#acf2a44016cb97ab95aa0c25984d20b0b">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Write Done */</span>
<a name="l04146"></a>04146     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac91ed4fca809b51517b3f8b858101924">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Write Done */</span>
<a name="l04147"></a>04147     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a31a8b1cf2be5bc0dbc543a87d25e01cc">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Write Done */</span>
<a name="l04148"></a>04148     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ae2eb687e571a841e2ca80cf6a0d49716">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Write Done */</span>
<a name="l04149"></a>04149     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4eaff081ee83afdfe9f6dab3685d6662">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04150"></a>04150     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a0e51b09569cfa980f4b7cb4731f1faa2">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04151"></a>04151     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab9dd9f1b6b975aae346e9eb2eeeff799">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04152"></a>04152     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61e6b3e8246572088963eea429379aae">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04153"></a>04153     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a39f7f0d8b8516c04661534c9c41b343f">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04154"></a>04154     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a81d454ad6394a6b80fb41d3b917ef965">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04155"></a>04155     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#abf413674aefc6b7a27ba382a3f1b1b07">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04156"></a>04156     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa8a61dd36209a9a41fde4d05ce91f77b">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04157"></a>04157     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac267cdb226d7e8df8a4843870520cdc4">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04158"></a>04158     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a2c6fcfa4142b3bf44de61ad7e78cdd6e">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04159"></a>04159     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#affb355789cfa2ddc48ee84e95e51f88e">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04160"></a>04160     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aacd2f36c20509f159b4260af9a28557a">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04161"></a>04161     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61b2aacf1b760676b6e80a9804a3c97c">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04162"></a>04162     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a688be04ab4d776cad28c02c4de485a7d">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04163"></a>04163     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab925bd00d77a5be74ffd922444837a36">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04164"></a>04164     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aece38771daa09464769b52d276ea05f6">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04165"></a>04165     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#afc386b16ca3298143a28bc6ab32e1a55">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04166"></a>04166     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4e95c4e474cd6850bab51955672d8192">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04167"></a>04167     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a16cd3e1afea82fd6effe71f87fb7063c">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04168"></a>04168     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1c682365a9880d1d2a7b179d95510ba0">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04169"></a>04169     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a484fdbcfc8be37fdb56634f5195ae726">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04170"></a>04170     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa72d646a0d8ae79c50c8c920ec0da2a8">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04171"></a>04171     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a951332859276d6959dd8a734295306fc">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04172"></a>04172 <span class="preprocessor">#else</span>
<a name="l04173"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a951332859276d6959dd8a734295306fc">04173</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a951332859276d6959dd8a734295306fc">ulfe</a>                         : 1;
<a name="l04174"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa72d646a0d8ae79c50c8c920ec0da2a8">04174</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa72d646a0d8ae79c50c8c920ec0da2a8">rachsnif_0</a>                   : 1;
<a name="l04175"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a484fdbcfc8be37fdb56634f5195ae726">04175</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a484fdbcfc8be37fdb56634f5195ae726">rachsnif_1</a>                   : 1;
<a name="l04176"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1c682365a9880d1d2a7b179d95510ba0">04176</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1c682365a9880d1d2a7b179d95510ba0">dftdm</a>                        : 1;
<a name="l04177"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a16cd3e1afea82fd6effe71f87fb7063c">04177</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a16cd3e1afea82fd6effe71f87fb7063c">turbo</a>                        : 1;
<a name="l04178"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4e95c4e474cd6850bab51955672d8192">04178</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4e95c4e474cd6850bab51955672d8192">turbo_sb</a>                     : 1;
<a name="l04179"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#afc386b16ca3298143a28bc6ab32e1a55">04179</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#afc386b16ca3298143a28bc6ab32e1a55">turbo_hq</a>                     : 1;
<a name="l04180"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aece38771daa09464769b52d276ea05f6">04180</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aece38771daa09464769b52d276ea05f6">vitbdec</a>                      : 1;
<a name="l04181"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab925bd00d77a5be74ffd922444837a36">04181</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab925bd00d77a5be74ffd922444837a36">lteenc_tb0</a>                   : 1;
<a name="l04182"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a688be04ab4d776cad28c02c4de485a7d">04182</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a688be04ab4d776cad28c02c4de485a7d">lteenc_tb1</a>                   : 1;
<a name="l04183"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61b2aacf1b760676b6e80a9804a3c97c">04183</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61b2aacf1b760676b6e80a9804a3c97c">lteenc_cch</a>                   : 1;
<a name="l04184"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aacd2f36c20509f159b4260af9a28557a">04184</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aacd2f36c20509f159b4260af9a28557a">ifftpapr_0</a>                   : 1;
<a name="l04185"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#affb355789cfa2ddc48ee84e95e51f88e">04185</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#affb355789cfa2ddc48ee84e95e51f88e">ifftpapr_1</a>                   : 1;
<a name="l04186"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a2c6fcfa4142b3bf44de61ad7e78cdd6e">04186</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a2c6fcfa4142b3bf44de61ad7e78cdd6e">t1_ext</a>                       : 1;
<a name="l04187"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac267cdb226d7e8df8a4843870520cdc4">04187</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac267cdb226d7e8df8a4843870520cdc4">t1_int</a>                       : 1;
<a name="l04188"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa8a61dd36209a9a41fde4d05ce91f77b">04188</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa8a61dd36209a9a41fde4d05ce91f77b">t1_instr</a>                     : 1;
<a name="l04189"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#abf413674aefc6b7a27ba382a3f1b1b07">04189</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#abf413674aefc6b7a27ba382a3f1b1b07">t2_ext</a>                       : 1;
<a name="l04190"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a81d454ad6394a6b80fb41d3b917ef965">04190</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a81d454ad6394a6b80fb41d3b917ef965">t2_int</a>                       : 1;
<a name="l04191"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a39f7f0d8b8516c04661534c9c41b343f">04191</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a39f7f0d8b8516c04661534c9c41b343f">t2_harq</a>                      : 1;
<a name="l04192"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61e6b3e8246572088963eea429379aae">04192</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a61e6b3e8246572088963eea429379aae">t2_instr</a>                     : 1;
<a name="l04193"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab9dd9f1b6b975aae346e9eb2eeeff799">04193</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ab9dd9f1b6b975aae346e9eb2eeeff799">t3_ext</a>                       : 1;
<a name="l04194"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a0e51b09569cfa980f4b7cb4731f1faa2">04194</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a0e51b09569cfa980f4b7cb4731f1faa2">t3_int</a>                       : 1;
<a name="l04195"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4eaff081ee83afdfe9f6dab3685d6662">04195</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a4eaff081ee83afdfe9f6dab3685d6662">t3_instr</a>                     : 1;
<a name="l04196"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ae2eb687e571a841e2ca80cf6a0d49716">04196</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ae2eb687e571a841e2ca80cf6a0d49716">axi_tx</a>                       : 1;
<a name="l04197"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a31a8b1cf2be5bc0dbc543a87d25e01cc">04197</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a31a8b1cf2be5bc0dbc543a87d25e01cc">axi_rx0</a>                      : 1;
<a name="l04198"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac91ed4fca809b51517b3f8b858101924">04198</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#ac91ed4fca809b51517b3f8b858101924">axi_rx1</a>                      : 1;
<a name="l04199"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#acf2a44016cb97ab95aa0c25984d20b0b">04199</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#acf2a44016cb97ab95aa0c25984d20b0b">axi_rx1_harq</a>                 : 1;
<a name="l04200"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa79ddb97a240883b95bbe3cdb4a2e371">04200</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aa79ddb97a240883b95bbe3cdb4a2e371">t1_rfif_0</a>                    : 1;
<a name="l04201"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1ff98679f22940e958b82c4a19b75e5e">04201</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#a1ff98679f22940e958b82c4a19b75e5e">t1_rfif_1</a>                    : 1;
<a name="l04202"></a><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aaa081b5d1cb2a5b212e9590fbcbe1f8e">04202</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html#aaa081b5d1cb2a5b212e9590fbcbe1f8e">reserved_29_31</a>               : 3;
<a name="l04203"></a>04203 <span class="preprocessor">#endif</span>
<a name="l04204"></a>04204 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__rint.html#a8a2627550903d270b002178d02804a39">s</a>;
<a name="l04205"></a><a class="code" href="unioncvmx__endor__intc__wr__rint.html#af02e508eda4a1e8c25f46c385452efb6">04205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__rint_1_1cvmx__endor__intc__wr__rint__s.html">cvmx_endor_intc_wr_rint_s</a>      <a class="code" href="unioncvmx__endor__intc__wr__rint.html#af02e508eda4a1e8c25f46c385452efb6">cnf71xx</a>;
<a name="l04206"></a>04206 };
<a name="l04207"></a><a class="code" href="cvmx-endor-defs_8h.html#a6a973aae82ae37911690ee23c30ad764">04207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__rint.html" title="cvmx_endor_intc_wr_rint">cvmx_endor_intc_wr_rint</a> <a class="code" href="unioncvmx__endor__intc__wr__rint.html" title="cvmx_endor_intc_wr_rint">cvmx_endor_intc_wr_rint_t</a>;
<a name="l04208"></a>04208 <span class="comment"></span>
<a name="l04209"></a>04209 <span class="comment">/**</span>
<a name="l04210"></a>04210 <span class="comment"> * cvmx_endor_intc_wr_status_hi#</span>
<a name="l04211"></a>04211 <span class="comment"> *</span>
<a name="l04212"></a>04212 <span class="comment"> * ENDOR_INTC_WR_STATUS_HI = Interrupt Write Done Group Mask</span>
<a name="l04213"></a>04213 <span class="comment"> *</span>
<a name="l04214"></a>04214 <span class="comment"> */</span>
<a name="l04215"></a><a class="code" href="unioncvmx__endor__intc__wr__status__hix.html">04215</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__status__hix.html" title="cvmx_endor_intc_wr_status_hi#">cvmx_endor_intc_wr_status_hix</a> {
<a name="l04216"></a><a class="code" href="unioncvmx__endor__intc__wr__status__hix.html#ad53c004d4dd4e1dd9ff94d43f59bb786">04216</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__status__hix.html#ad53c004d4dd4e1dd9ff94d43f59bb786">u32</a>;
<a name="l04217"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html">04217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html">cvmx_endor_intc_wr_status_hix_s</a> {
<a name="l04218"></a>04218 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04219"></a>04219 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7f54df01359c424ead37736ea5f649ec">reserved_29_31</a>               : 3;
<a name="l04220"></a>04220     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a05a7d920d2903163620e507201d24c26">t1_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Write Done */</span>
<a name="l04221"></a>04221     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a0f1ce0e128799bbea8d269de0d2db502">t1_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Write Done */</span>
<a name="l04222"></a>04222     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7d9a0208483a0310b3a0d022fe5c01a7">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Write Done */</span>
<a name="l04223"></a>04223     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a5fe78fe300856785bf5a78c35b9adfd0">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Write Done */</span>
<a name="l04224"></a>04224     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aafa84308180c0891df0ea50b7d13c948">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Write Done */</span>
<a name="l04225"></a>04225     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a738ea21b2427873ed8b6e79918de5a22">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Write Done */</span>
<a name="l04226"></a>04226     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7b7ddda5b3d575dca7fc3df0540a14ea">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04227"></a>04227     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3784c675336fc425bdf253e81fa34955">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04228"></a>04228     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a51db868a1d397b7d0e29620517f9d44d">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04229"></a>04229     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6c15cb1debb5291ff3c9e78924b98860">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04230"></a>04230     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac0d495ea66dcba5e6ff310faf9929420">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04231"></a>04231     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aa9f38f98c8a6133179b41a0035dc9fd3">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04232"></a>04232     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af70501ef1be499696592e4b6ba945d41">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04233"></a>04233     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af2bb0ac71a468beb43a7149f77d6ca2a">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04234"></a>04234     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a256e7c8ac11be51491fa602c1c5a26f5">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04235"></a>04235     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ae5e978df14297917a0a88b22fbe2f495">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04236"></a>04236     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a90845b594edf88d3d512837e0ecec218">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04237"></a>04237     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ab1f15ae88644fbf09ec89500e27c9e10">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04238"></a>04238     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af5d8d6a9760383cd5c1f0c7105d0b93e">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04239"></a>04239     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a24fe838b70fde5c5888ac5f26cb256c6">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04240"></a>04240     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac72dd4a741e4005dfb3e5b67d16c9070">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04241"></a>04241     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#accd742d77171a96ea4b7cc90da636934">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04242"></a>04242     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac195e997e19f22a183dd91f5f0fc6f3f">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04243"></a>04243     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ad61d9225a3719c20d9faf4c162fe93e1">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04244"></a>04244     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aea1eb329fc814a612e826d2764742250">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04245"></a>04245     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aebb63cdc63ff7ceb382b864b99d1ee86">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04246"></a>04246     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6945b3652587cc907534fc0bb041df28">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04247"></a>04247     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a1f769cad7d826a36b94adc09314b80ed">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04248"></a>04248     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3a6a11c31161accacc1b7c16ea6fe321">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04249"></a>04249 <span class="preprocessor">#else</span>
<a name="l04250"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3a6a11c31161accacc1b7c16ea6fe321">04250</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3a6a11c31161accacc1b7c16ea6fe321">ulfe</a>                         : 1;
<a name="l04251"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a1f769cad7d826a36b94adc09314b80ed">04251</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a1f769cad7d826a36b94adc09314b80ed">rachsnif_0</a>                   : 1;
<a name="l04252"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6945b3652587cc907534fc0bb041df28">04252</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6945b3652587cc907534fc0bb041df28">rachsnif_1</a>                   : 1;
<a name="l04253"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aebb63cdc63ff7ceb382b864b99d1ee86">04253</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aebb63cdc63ff7ceb382b864b99d1ee86">dftdm</a>                        : 1;
<a name="l04254"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aea1eb329fc814a612e826d2764742250">04254</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aea1eb329fc814a612e826d2764742250">turbo</a>                        : 1;
<a name="l04255"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ad61d9225a3719c20d9faf4c162fe93e1">04255</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ad61d9225a3719c20d9faf4c162fe93e1">turbo_sb</a>                     : 1;
<a name="l04256"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac195e997e19f22a183dd91f5f0fc6f3f">04256</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac195e997e19f22a183dd91f5f0fc6f3f">turbo_hq</a>                     : 1;
<a name="l04257"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#accd742d77171a96ea4b7cc90da636934">04257</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#accd742d77171a96ea4b7cc90da636934">vitbdec</a>                      : 1;
<a name="l04258"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac72dd4a741e4005dfb3e5b67d16c9070">04258</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac72dd4a741e4005dfb3e5b67d16c9070">lteenc_tb0</a>                   : 1;
<a name="l04259"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a24fe838b70fde5c5888ac5f26cb256c6">04259</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a24fe838b70fde5c5888ac5f26cb256c6">lteenc_tb1</a>                   : 1;
<a name="l04260"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af5d8d6a9760383cd5c1f0c7105d0b93e">04260</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af5d8d6a9760383cd5c1f0c7105d0b93e">lteenc_cch</a>                   : 1;
<a name="l04261"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ab1f15ae88644fbf09ec89500e27c9e10">04261</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ab1f15ae88644fbf09ec89500e27c9e10">ifftpapr_0</a>                   : 1;
<a name="l04262"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a90845b594edf88d3d512837e0ecec218">04262</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a90845b594edf88d3d512837e0ecec218">ifftpapr_1</a>                   : 1;
<a name="l04263"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ae5e978df14297917a0a88b22fbe2f495">04263</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ae5e978df14297917a0a88b22fbe2f495">t1_ext</a>                       : 1;
<a name="l04264"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a256e7c8ac11be51491fa602c1c5a26f5">04264</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a256e7c8ac11be51491fa602c1c5a26f5">t1_int</a>                       : 1;
<a name="l04265"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af2bb0ac71a468beb43a7149f77d6ca2a">04265</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af2bb0ac71a468beb43a7149f77d6ca2a">t1_instr</a>                     : 1;
<a name="l04266"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af70501ef1be499696592e4b6ba945d41">04266</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#af70501ef1be499696592e4b6ba945d41">t2_ext</a>                       : 1;
<a name="l04267"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aa9f38f98c8a6133179b41a0035dc9fd3">04267</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aa9f38f98c8a6133179b41a0035dc9fd3">t2_int</a>                       : 1;
<a name="l04268"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac0d495ea66dcba5e6ff310faf9929420">04268</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#ac0d495ea66dcba5e6ff310faf9929420">t2_harq</a>                      : 1;
<a name="l04269"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6c15cb1debb5291ff3c9e78924b98860">04269</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a6c15cb1debb5291ff3c9e78924b98860">t2_instr</a>                     : 1;
<a name="l04270"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a51db868a1d397b7d0e29620517f9d44d">04270</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a51db868a1d397b7d0e29620517f9d44d">t3_ext</a>                       : 1;
<a name="l04271"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3784c675336fc425bdf253e81fa34955">04271</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a3784c675336fc425bdf253e81fa34955">t3_int</a>                       : 1;
<a name="l04272"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7b7ddda5b3d575dca7fc3df0540a14ea">04272</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7b7ddda5b3d575dca7fc3df0540a14ea">t3_instr</a>                     : 1;
<a name="l04273"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a738ea21b2427873ed8b6e79918de5a22">04273</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a738ea21b2427873ed8b6e79918de5a22">axi_tx</a>                       : 1;
<a name="l04274"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aafa84308180c0891df0ea50b7d13c948">04274</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#aafa84308180c0891df0ea50b7d13c948">axi_rx0</a>                      : 1;
<a name="l04275"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a5fe78fe300856785bf5a78c35b9adfd0">04275</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a5fe78fe300856785bf5a78c35b9adfd0">axi_rx1</a>                      : 1;
<a name="l04276"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7d9a0208483a0310b3a0d022fe5c01a7">04276</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7d9a0208483a0310b3a0d022fe5c01a7">axi_rx1_harq</a>                 : 1;
<a name="l04277"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a0f1ce0e128799bbea8d269de0d2db502">04277</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a0f1ce0e128799bbea8d269de0d2db502">t1_rfif_0</a>                    : 1;
<a name="l04278"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a05a7d920d2903163620e507201d24c26">04278</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a05a7d920d2903163620e507201d24c26">t1_rfif_1</a>                    : 1;
<a name="l04279"></a><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7f54df01359c424ead37736ea5f649ec">04279</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html#a7f54df01359c424ead37736ea5f649ec">reserved_29_31</a>               : 3;
<a name="l04280"></a>04280 <span class="preprocessor">#endif</span>
<a name="l04281"></a>04281 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__status__hix.html#a8666b5b23136114ad1951a5e48b5dcc6">s</a>;
<a name="l04282"></a><a class="code" href="unioncvmx__endor__intc__wr__status__hix.html#a26438e99955469b33ab5d0335701cc61">04282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__status__hix_1_1cvmx__endor__intc__wr__status__hix__s.html">cvmx_endor_intc_wr_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__wr__status__hix.html#a26438e99955469b33ab5d0335701cc61">cnf71xx</a>;
<a name="l04283"></a>04283 };
<a name="l04284"></a><a class="code" href="cvmx-endor-defs_8h.html#a8988f8eb7d17a164c89faae58a04ff88">04284</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__status__hix.html" title="cvmx_endor_intc_wr_status_hi#">cvmx_endor_intc_wr_status_hix</a> <a class="code" href="unioncvmx__endor__intc__wr__status__hix.html" title="cvmx_endor_intc_wr_status_hi#">cvmx_endor_intc_wr_status_hix_t</a>;
<a name="l04285"></a>04285 <span class="comment"></span>
<a name="l04286"></a>04286 <span class="comment">/**</span>
<a name="l04287"></a>04287 <span class="comment"> * cvmx_endor_intc_wr_status_lo#</span>
<a name="l04288"></a>04288 <span class="comment"> *</span>
<a name="l04289"></a>04289 <span class="comment"> * ENDOR_INTC_WR_STATUS_LO = Interrupt Write Done Group Mask</span>
<a name="l04290"></a>04290 <span class="comment"> *</span>
<a name="l04291"></a>04291 <span class="comment"> */</span>
<a name="l04292"></a><a class="code" href="unioncvmx__endor__intc__wr__status__lox.html">04292</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__status__lox.html" title="cvmx_endor_intc_wr_status_lo#">cvmx_endor_intc_wr_status_lox</a> {
<a name="l04293"></a><a class="code" href="unioncvmx__endor__intc__wr__status__lox.html#aa843710930584e78cfe13513075b3703">04293</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wr__status__lox.html#aa843710930584e78cfe13513075b3703">u32</a>;
<a name="l04294"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html">04294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html">cvmx_endor_intc_wr_status_lox_s</a> {
<a name="l04295"></a>04295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04296"></a>04296 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a3831b790a4a245b51e45f09e1fe35aaa">reserved_29_31</a>               : 3;
<a name="l04297"></a>04297     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a22a8ff005dab8ebcca4ec08edee72aaf">t1_rfif_1</a>                    : 1;  <span class="comment">/**&lt; RFIF_1 Write Done */</span>
<a name="l04298"></a>04298     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2861269885ea337d36f4009a52131903">t1_rfif_0</a>                    : 1;  <span class="comment">/**&lt; RFIF_0 Write Done */</span>
<a name="l04299"></a>04299     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a443df8c5114ce696798c1f03d913e365">axi_rx1_harq</a>                 : 1;  <span class="comment">/**&lt; HARQ to Host Write Done */</span>
<a name="l04300"></a>04300     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a1e02e768cdc4266fcabc72b858d2d678">axi_rx1</a>                      : 1;  <span class="comment">/**&lt; RX1 to Host Write Done */</span>
<a name="l04301"></a>04301     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ab85529926175ca6bb1333714619ffa55">axi_rx0</a>                      : 1;  <span class="comment">/**&lt; RX0 to Host Write Done */</span>
<a name="l04302"></a>04302     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0171b0b5c0e4061f573d15bc85ee2d75">axi_tx</a>                       : 1;  <span class="comment">/**&lt; TX to Host Write Done */</span>
<a name="l04303"></a>04303     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a25fe7e86fe1db36b9b7f8d0af6ecd627">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04304"></a>04304     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad316a781d12f3ec9317fc83e67c58f2e">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04305"></a>04305     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af18a114618f1bfedfcf09153bc4b4deb">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04306"></a>04306     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a21f12a1eb1cc81b6d1c8c05a6e7c557e">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04307"></a>04307     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a5f0f9d6ab16be4c8c9494e789aff5772">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04308"></a>04308     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad214510783e113926cb5c9fc92cc2e60">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04309"></a>04309     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#afece24e03697fda3a6786072d89531df">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04310"></a>04310     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a8626daeb568de01e580c30e62bc4325d">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04311"></a>04311     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a20b4bdfbd664b91b584505a7b1ffa35b">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04312"></a>04312     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aca20cd2e0a35a15a68c99ba4ac9a2878">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04313"></a>04313     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9a13ad2841c91e681cddf1885e3650c2">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04314"></a>04314     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af494a8e38d84077c69f2d4de9d82db99">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04315"></a>04315     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad10d57e7d7573730a4fa27da45347f7d">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04316"></a>04316     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0ab37ac2552be3da6bcb31a2bdaaac57">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04317"></a>04317     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ac57a125d768043ad5b04a371ff9dbe8e">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04318"></a>04318     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa1751e15466962700ff4e554643a8cf8">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04319"></a>04319     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a43d739170b546cdb01f9323f7acd7ac4">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04320"></a>04320     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a49bfc2c34564cc1b7ac81d9d5a8d2870">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04321"></a>04321     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa2489b7d37ec9caab365c6724c0ed001">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04322"></a>04322     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9d081c3822dc0406089d1e003e2adf1a">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04323"></a>04323     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a41ae6b251d83cf3f183f23c8f927ee9e">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04324"></a>04324     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a12bae36a80384869d6bfb4e47b7de7e0">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04325"></a>04325     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2ec274cf9ba597496eaf6d03a0385c2d">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04326"></a>04326 <span class="preprocessor">#else</span>
<a name="l04327"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2ec274cf9ba597496eaf6d03a0385c2d">04327</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2ec274cf9ba597496eaf6d03a0385c2d">ulfe</a>                         : 1;
<a name="l04328"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a12bae36a80384869d6bfb4e47b7de7e0">04328</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a12bae36a80384869d6bfb4e47b7de7e0">rachsnif_0</a>                   : 1;
<a name="l04329"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a41ae6b251d83cf3f183f23c8f927ee9e">04329</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a41ae6b251d83cf3f183f23c8f927ee9e">rachsnif_1</a>                   : 1;
<a name="l04330"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9d081c3822dc0406089d1e003e2adf1a">04330</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9d081c3822dc0406089d1e003e2adf1a">dftdm</a>                        : 1;
<a name="l04331"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa2489b7d37ec9caab365c6724c0ed001">04331</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa2489b7d37ec9caab365c6724c0ed001">turbo</a>                        : 1;
<a name="l04332"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a49bfc2c34564cc1b7ac81d9d5a8d2870">04332</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a49bfc2c34564cc1b7ac81d9d5a8d2870">turbo_sb</a>                     : 1;
<a name="l04333"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a43d739170b546cdb01f9323f7acd7ac4">04333</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a43d739170b546cdb01f9323f7acd7ac4">turbo_hq</a>                     : 1;
<a name="l04334"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa1751e15466962700ff4e554643a8cf8">04334</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aa1751e15466962700ff4e554643a8cf8">vitbdec</a>                      : 1;
<a name="l04335"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ac57a125d768043ad5b04a371ff9dbe8e">04335</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ac57a125d768043ad5b04a371ff9dbe8e">lteenc_tb0</a>                   : 1;
<a name="l04336"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0ab37ac2552be3da6bcb31a2bdaaac57">04336</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0ab37ac2552be3da6bcb31a2bdaaac57">lteenc_tb1</a>                   : 1;
<a name="l04337"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad10d57e7d7573730a4fa27da45347f7d">04337</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad10d57e7d7573730a4fa27da45347f7d">lteenc_cch</a>                   : 1;
<a name="l04338"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af494a8e38d84077c69f2d4de9d82db99">04338</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af494a8e38d84077c69f2d4de9d82db99">ifftpapr_0</a>                   : 1;
<a name="l04339"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9a13ad2841c91e681cddf1885e3650c2">04339</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a9a13ad2841c91e681cddf1885e3650c2">ifftpapr_1</a>                   : 1;
<a name="l04340"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aca20cd2e0a35a15a68c99ba4ac9a2878">04340</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#aca20cd2e0a35a15a68c99ba4ac9a2878">t1_ext</a>                       : 1;
<a name="l04341"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a20b4bdfbd664b91b584505a7b1ffa35b">04341</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a20b4bdfbd664b91b584505a7b1ffa35b">t1_int</a>                       : 1;
<a name="l04342"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a8626daeb568de01e580c30e62bc4325d">04342</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a8626daeb568de01e580c30e62bc4325d">t1_instr</a>                     : 1;
<a name="l04343"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#afece24e03697fda3a6786072d89531df">04343</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#afece24e03697fda3a6786072d89531df">t2_ext</a>                       : 1;
<a name="l04344"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad214510783e113926cb5c9fc92cc2e60">04344</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad214510783e113926cb5c9fc92cc2e60">t2_int</a>                       : 1;
<a name="l04345"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a5f0f9d6ab16be4c8c9494e789aff5772">04345</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a5f0f9d6ab16be4c8c9494e789aff5772">t2_harq</a>                      : 1;
<a name="l04346"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a21f12a1eb1cc81b6d1c8c05a6e7c557e">04346</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a21f12a1eb1cc81b6d1c8c05a6e7c557e">t2_instr</a>                     : 1;
<a name="l04347"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af18a114618f1bfedfcf09153bc4b4deb">04347</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#af18a114618f1bfedfcf09153bc4b4deb">t3_ext</a>                       : 1;
<a name="l04348"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad316a781d12f3ec9317fc83e67c58f2e">04348</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ad316a781d12f3ec9317fc83e67c58f2e">t3_int</a>                       : 1;
<a name="l04349"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a25fe7e86fe1db36b9b7f8d0af6ecd627">04349</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a25fe7e86fe1db36b9b7f8d0af6ecd627">t3_instr</a>                     : 1;
<a name="l04350"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0171b0b5c0e4061f573d15bc85ee2d75">04350</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a0171b0b5c0e4061f573d15bc85ee2d75">axi_tx</a>                       : 1;
<a name="l04351"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ab85529926175ca6bb1333714619ffa55">04351</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#ab85529926175ca6bb1333714619ffa55">axi_rx0</a>                      : 1;
<a name="l04352"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a1e02e768cdc4266fcabc72b858d2d678">04352</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a1e02e768cdc4266fcabc72b858d2d678">axi_rx1</a>                      : 1;
<a name="l04353"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a443df8c5114ce696798c1f03d913e365">04353</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a443df8c5114ce696798c1f03d913e365">axi_rx1_harq</a>                 : 1;
<a name="l04354"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2861269885ea337d36f4009a52131903">04354</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a2861269885ea337d36f4009a52131903">t1_rfif_0</a>                    : 1;
<a name="l04355"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a22a8ff005dab8ebcca4ec08edee72aaf">04355</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a22a8ff005dab8ebcca4ec08edee72aaf">t1_rfif_1</a>                    : 1;
<a name="l04356"></a><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a3831b790a4a245b51e45f09e1fe35aaa">04356</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html#a3831b790a4a245b51e45f09e1fe35aaa">reserved_29_31</a>               : 3;
<a name="l04357"></a>04357 <span class="preprocessor">#endif</span>
<a name="l04358"></a>04358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wr__status__lox.html#a2326b3bdfedaa9283bfa3de79c82f001">s</a>;
<a name="l04359"></a><a class="code" href="unioncvmx__endor__intc__wr__status__lox.html#a5ea7d0e274570a086f01dd21bf561756">04359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wr__status__lox_1_1cvmx__endor__intc__wr__status__lox__s.html">cvmx_endor_intc_wr_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__wr__status__lox.html#a5ea7d0e274570a086f01dd21bf561756">cnf71xx</a>;
<a name="l04360"></a>04360 };
<a name="l04361"></a><a class="code" href="cvmx-endor-defs_8h.html#a5c8e71060f70afd7c6e54b74ac613f4e">04361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wr__status__lox.html" title="cvmx_endor_intc_wr_status_lo#">cvmx_endor_intc_wr_status_lox</a> <a class="code" href="unioncvmx__endor__intc__wr__status__lox.html" title="cvmx_endor_intc_wr_status_lo#">cvmx_endor_intc_wr_status_lox_t</a>;
<a name="l04362"></a>04362 <span class="comment"></span>
<a name="l04363"></a>04363 <span class="comment">/**</span>
<a name="l04364"></a>04364 <span class="comment"> * cvmx_endor_intc_wrq_idx_hi#</span>
<a name="l04365"></a>04365 <span class="comment"> *</span>
<a name="l04366"></a>04366 <span class="comment"> * ENDOR_INTC_WRQ_IDX_HI - Write Queue Done Group Index HI</span>
<a name="l04367"></a>04367 <span class="comment"> *</span>
<a name="l04368"></a>04368 <span class="comment"> */</span>
<a name="l04369"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html">04369</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html" title="cvmx_endor_intc_wrq_idx_hi#">cvmx_endor_intc_wrq_idx_hix</a> {
<a name="l04370"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html#a88a889fd48991ec0cbeeb4666aadf195">04370</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html#a88a889fd48991ec0cbeeb4666aadf195">u32</a>;
<a name="l04371"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html">04371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html">cvmx_endor_intc_wrq_idx_hix_s</a> {
<a name="l04372"></a>04372 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04373"></a>04373 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a6b599e47f6fa8fb84fc295f9884549fb">reserved_6_31</a>                : 26;
<a name="l04374"></a>04374     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a514cbda845e124719455c628b90f330d">grpidx</a>                       : 6;  <span class="comment">/**&lt; Write Queue Done Group Interrupt Index */</span>
<a name="l04375"></a>04375 <span class="preprocessor">#else</span>
<a name="l04376"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a514cbda845e124719455c628b90f330d">04376</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a514cbda845e124719455c628b90f330d">grpidx</a>                       : 6;
<a name="l04377"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a6b599e47f6fa8fb84fc295f9884549fb">04377</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html#a6b599e47f6fa8fb84fc295f9884549fb">reserved_6_31</a>                : 26;
<a name="l04378"></a>04378 <span class="preprocessor">#endif</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html#aa9035ceae6a4ef666cbbb309bbf38a62">s</a>;
<a name="l04380"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html#a9b2537e0813f7c2ac703006ecfb90585">04380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__idx__hix_1_1cvmx__endor__intc__wrq__idx__hix__s.html">cvmx_endor_intc_wrq_idx_hix_s</a>  <a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html#a9b2537e0813f7c2ac703006ecfb90585">cnf71xx</a>;
<a name="l04381"></a>04381 };
<a name="l04382"></a><a class="code" href="cvmx-endor-defs_8h.html#a806cc1f01d40d2bc628e8d558a61ffbb">04382</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html" title="cvmx_endor_intc_wrq_idx_hi#">cvmx_endor_intc_wrq_idx_hix</a> <a class="code" href="unioncvmx__endor__intc__wrq__idx__hix.html" title="cvmx_endor_intc_wrq_idx_hi#">cvmx_endor_intc_wrq_idx_hix_t</a>;
<a name="l04383"></a>04383 <span class="comment"></span>
<a name="l04384"></a>04384 <span class="comment">/**</span>
<a name="l04385"></a>04385 <span class="comment"> * cvmx_endor_intc_wrq_idx_lo#</span>
<a name="l04386"></a>04386 <span class="comment"> *</span>
<a name="l04387"></a>04387 <span class="comment"> * ENDOR_INTC_WRQ_IDX_LO - Write Queue Done Group Index LO</span>
<a name="l04388"></a>04388 <span class="comment"> *</span>
<a name="l04389"></a>04389 <span class="comment"> */</span>
<a name="l04390"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html">04390</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html" title="cvmx_endor_intc_wrq_idx_lo#">cvmx_endor_intc_wrq_idx_lox</a> {
<a name="l04391"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html#a0902452b1d7f5c503afd73bcdc140d96">04391</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html#a0902452b1d7f5c503afd73bcdc140d96">u32</a>;
<a name="l04392"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html">04392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html">cvmx_endor_intc_wrq_idx_lox_s</a> {
<a name="l04393"></a>04393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04394"></a>04394 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a34828b39071d29cdf220848fc607d127">reserved_6_31</a>                : 26;
<a name="l04395"></a>04395     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a03e86690a6f93cce58323a661a7243a2">grpidx</a>                       : 6;  <span class="comment">/**&lt; Write Queue Done Group Interrupt Index */</span>
<a name="l04396"></a>04396 <span class="preprocessor">#else</span>
<a name="l04397"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a03e86690a6f93cce58323a661a7243a2">04397</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a03e86690a6f93cce58323a661a7243a2">grpidx</a>                       : 6;
<a name="l04398"></a><a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a34828b39071d29cdf220848fc607d127">04398</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html#a34828b39071d29cdf220848fc607d127">reserved_6_31</a>                : 26;
<a name="l04399"></a>04399 <span class="preprocessor">#endif</span>
<a name="l04400"></a>04400 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html#a29fc0759ed8062ffa57214f6d68f9750">s</a>;
<a name="l04401"></a><a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html#a3b0982e99671fb5101af2bc13eb8e791">04401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__idx__lox_1_1cvmx__endor__intc__wrq__idx__lox__s.html">cvmx_endor_intc_wrq_idx_lox_s</a>  <a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html#a3b0982e99671fb5101af2bc13eb8e791">cnf71xx</a>;
<a name="l04402"></a>04402 };
<a name="l04403"></a><a class="code" href="cvmx-endor-defs_8h.html#a7af9ddd9ba43b98f938260b7a6070331">04403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html" title="cvmx_endor_intc_wrq_idx_lo#">cvmx_endor_intc_wrq_idx_lox</a> <a class="code" href="unioncvmx__endor__intc__wrq__idx__lox.html" title="cvmx_endor_intc_wrq_idx_lo#">cvmx_endor_intc_wrq_idx_lox_t</a>;
<a name="l04404"></a>04404 <span class="comment"></span>
<a name="l04405"></a>04405 <span class="comment">/**</span>
<a name="l04406"></a>04406 <span class="comment"> * cvmx_endor_intc_wrq_mask_hi#</span>
<a name="l04407"></a>04407 <span class="comment"> *</span>
<a name="l04408"></a>04408 <span class="comment"> * ENDOR_INTC_WRQ_MASK_HI = Interrupt Write Queue Done Group Mask</span>
<a name="l04409"></a>04409 <span class="comment"> *</span>
<a name="l04410"></a>04410 <span class="comment"> */</span>
<a name="l04411"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html">04411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html" title="cvmx_endor_intc_wrq_mask_hi#">cvmx_endor_intc_wrq_mask_hix</a> {
<a name="l04412"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html#a4d75def13081c7d32a4aa50374cc7487">04412</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html#a4d75def13081c7d32a4aa50374cc7487">u32</a>;
<a name="l04413"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html">04413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html">cvmx_endor_intc_wrq_mask_hix_s</a> {
<a name="l04414"></a>04414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04415"></a>04415 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a30a227f4d2ca5df35f867b547bb6445c">reserved_23_31</a>               : 9;
<a name="l04416"></a>04416     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a834b012687007dca76ca2298fd112de7">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04417"></a>04417     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7bc6adc7e2747499673b5f0b4683ff19">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04418"></a>04418     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9ce2660fb0f61d3d066baf04244e936c">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04419"></a>04419     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad307c881dd19f72bbd96c73cf9944bda">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04420"></a>04420     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a1813acb8b6545d4e07e0ecc696bfa6a6">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04421"></a>04421     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a3a0d4b01bc70e66189d66e2fd5bb3381">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04422"></a>04422     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7cc994f92a9a9d8b9a24721a7b584919">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04423"></a>04423     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af99cca4580cc6fec8e8153b5d53011ed">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04424"></a>04424     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a32833e07028896733562bd4d19c3b60e">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04425"></a>04425     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9a0f7e44bfb6af96ca41017e08801fad">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04426"></a>04426     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7881cd4f7809b35ecedc5f972879e3eb">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04427"></a>04427     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac50c5914739a0eca236c54e53271ebd0">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04428"></a>04428     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#adb27dc4ae229b47ec115a1cf8062e706">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04429"></a>04429     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a445d6a46386bde0268470664c7c4b7d6">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04430"></a>04430     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#aae83924301feb820ef68ecc5d4f09105">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04431"></a>04431     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a12759da7c02a710dd408972d5bead2ed">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04432"></a>04432     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac40e285d8e03491a722d076b3be01a53">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04433"></a>04433     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a963ebe3ccabdb2af60ab9de94007d271">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04434"></a>04434     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a27158d936d6db2d74638dc5d182ff522">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04435"></a>04435     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad721c01000827ecb4f89e70f8ccaf5fb">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04436"></a>04436     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c30edf06ac99d156f95b2c1a5a63fcd">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04437"></a>04437     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af1cb56b595549bd7e08c318ba9d543c0">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04438"></a>04438     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c8ea61fc8d4444b6ee2294c10f40ddf">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04439"></a>04439 <span class="preprocessor">#else</span>
<a name="l04440"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c8ea61fc8d4444b6ee2294c10f40ddf">04440</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c8ea61fc8d4444b6ee2294c10f40ddf">ulfe</a>                         : 1;
<a name="l04441"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af1cb56b595549bd7e08c318ba9d543c0">04441</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af1cb56b595549bd7e08c318ba9d543c0">rachsnif_0</a>                   : 1;
<a name="l04442"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c30edf06ac99d156f95b2c1a5a63fcd">04442</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a2c30edf06ac99d156f95b2c1a5a63fcd">rachsnif_1</a>                   : 1;
<a name="l04443"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad721c01000827ecb4f89e70f8ccaf5fb">04443</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad721c01000827ecb4f89e70f8ccaf5fb">dftdm</a>                        : 1;
<a name="l04444"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a27158d936d6db2d74638dc5d182ff522">04444</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a27158d936d6db2d74638dc5d182ff522">turbo</a>                        : 1;
<a name="l04445"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a963ebe3ccabdb2af60ab9de94007d271">04445</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a963ebe3ccabdb2af60ab9de94007d271">turbo_sb</a>                     : 1;
<a name="l04446"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac40e285d8e03491a722d076b3be01a53">04446</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac40e285d8e03491a722d076b3be01a53">turbo_hq</a>                     : 1;
<a name="l04447"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a12759da7c02a710dd408972d5bead2ed">04447</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a12759da7c02a710dd408972d5bead2ed">vitbdec</a>                      : 1;
<a name="l04448"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#aae83924301feb820ef68ecc5d4f09105">04448</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#aae83924301feb820ef68ecc5d4f09105">lteenc_tb0</a>                   : 1;
<a name="l04449"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a445d6a46386bde0268470664c7c4b7d6">04449</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a445d6a46386bde0268470664c7c4b7d6">lteenc_tb1</a>                   : 1;
<a name="l04450"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#adb27dc4ae229b47ec115a1cf8062e706">04450</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#adb27dc4ae229b47ec115a1cf8062e706">lteenc_cch</a>                   : 1;
<a name="l04451"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac50c5914739a0eca236c54e53271ebd0">04451</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ac50c5914739a0eca236c54e53271ebd0">ifftpapr_0</a>                   : 1;
<a name="l04452"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7881cd4f7809b35ecedc5f972879e3eb">04452</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7881cd4f7809b35ecedc5f972879e3eb">ifftpapr_1</a>                   : 1;
<a name="l04453"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9a0f7e44bfb6af96ca41017e08801fad">04453</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9a0f7e44bfb6af96ca41017e08801fad">t1_ext</a>                       : 1;
<a name="l04454"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a32833e07028896733562bd4d19c3b60e">04454</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a32833e07028896733562bd4d19c3b60e">t1_int</a>                       : 1;
<a name="l04455"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af99cca4580cc6fec8e8153b5d53011ed">04455</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#af99cca4580cc6fec8e8153b5d53011ed">t1_instr</a>                     : 1;
<a name="l04456"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7cc994f92a9a9d8b9a24721a7b584919">04456</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7cc994f92a9a9d8b9a24721a7b584919">t2_ext</a>                       : 1;
<a name="l04457"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a3a0d4b01bc70e66189d66e2fd5bb3381">04457</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a3a0d4b01bc70e66189d66e2fd5bb3381">t2_int</a>                       : 1;
<a name="l04458"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a1813acb8b6545d4e07e0ecc696bfa6a6">04458</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a1813acb8b6545d4e07e0ecc696bfa6a6">t2_harq</a>                      : 1;
<a name="l04459"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad307c881dd19f72bbd96c73cf9944bda">04459</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#ad307c881dd19f72bbd96c73cf9944bda">t2_instr</a>                     : 1;
<a name="l04460"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9ce2660fb0f61d3d066baf04244e936c">04460</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a9ce2660fb0f61d3d066baf04244e936c">t3_ext</a>                       : 1;
<a name="l04461"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7bc6adc7e2747499673b5f0b4683ff19">04461</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a7bc6adc7e2747499673b5f0b4683ff19">t3_int</a>                       : 1;
<a name="l04462"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a834b012687007dca76ca2298fd112de7">04462</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a834b012687007dca76ca2298fd112de7">t3_instr</a>                     : 1;
<a name="l04463"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a30a227f4d2ca5df35f867b547bb6445c">04463</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html#a30a227f4d2ca5df35f867b547bb6445c">reserved_23_31</a>               : 9;
<a name="l04464"></a>04464 <span class="preprocessor">#endif</span>
<a name="l04465"></a>04465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html#a2b400a115a306010d49d08d239562626">s</a>;
<a name="l04466"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html#aaae660ea476954344f4d4c384112f58c">04466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__mask__hix_1_1cvmx__endor__intc__wrq__mask__hix__s.html">cvmx_endor_intc_wrq_mask_hix_s</a> <a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html#aaae660ea476954344f4d4c384112f58c">cnf71xx</a>;
<a name="l04467"></a>04467 };
<a name="l04468"></a><a class="code" href="cvmx-endor-defs_8h.html#a0a140d38e3be77e86d11e0498c996dd2">04468</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html" title="cvmx_endor_intc_wrq_mask_hi#">cvmx_endor_intc_wrq_mask_hix</a> <a class="code" href="unioncvmx__endor__intc__wrq__mask__hix.html" title="cvmx_endor_intc_wrq_mask_hi#">cvmx_endor_intc_wrq_mask_hix_t</a>;
<a name="l04469"></a>04469 <span class="comment"></span>
<a name="l04470"></a>04470 <span class="comment">/**</span>
<a name="l04471"></a>04471 <span class="comment"> * cvmx_endor_intc_wrq_mask_lo#</span>
<a name="l04472"></a>04472 <span class="comment"> *</span>
<a name="l04473"></a>04473 <span class="comment"> * ENDOR_INTC_WRQ_MASK_LO = Interrupt Write Queue Done Group Mask</span>
<a name="l04474"></a>04474 <span class="comment"> *</span>
<a name="l04475"></a>04475 <span class="comment"> */</span>
<a name="l04476"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html">04476</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html" title="cvmx_endor_intc_wrq_mask_lo#">cvmx_endor_intc_wrq_mask_lox</a> {
<a name="l04477"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html#a5146356a0a7ccd1e1c0823b1105fadc4">04477</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html#a5146356a0a7ccd1e1c0823b1105fadc4">u32</a>;
<a name="l04478"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html">04478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html">cvmx_endor_intc_wrq_mask_lox_s</a> {
<a name="l04479"></a>04479 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04480"></a>04480 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a18a9d27407440b9f6ee5222fdb9e8cc8">reserved_23_31</a>               : 9;
<a name="l04481"></a>04481     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a37ae705c186f0085bef87481de758549">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04482"></a>04482     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4b3cbb1b2b9ccd7cfbf08d4d279e2309">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04483"></a>04483     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4a23c38058aa2008184eda3da974cefa">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04484"></a>04484     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aad65e60f262be6e5ed9f6eb353b6a7b4">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04485"></a>04485     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af5edf18d08fef0fa84a9607b09c2b468">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04486"></a>04486     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a0409e3ea94682c582c5438f34a653c71">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04487"></a>04487     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ad2d0ecf0724782a62ec4740bb2501755">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04488"></a>04488     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af292b6867b8c78e7987af9c1334b8cf2">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04489"></a>04489     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a88565b2bf37b8ab83bf72ffc4e18dfcd">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04490"></a>04490     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a12880a0006f9acec71c60e515f561ff9">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04491"></a>04491     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a00893ed2f1c8c807b890f997982e006e">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04492"></a>04492     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af38e09c65766d275587bf4046af84f5f">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04493"></a>04493     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a015f85d9aa84c09225ecb83e19d18989">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04494"></a>04494     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a532bc626038bfe332ebae03398794ead">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04495"></a>04495     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a1a59432533625438b9092ff49da313af">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04496"></a>04496     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a3237e661885867c4c6a4ceca02d7f0e8">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04497"></a>04497     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#abe30b64d7e23640bfaa501e18899e0d5">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04498"></a>04498     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aa38a9d9006b52286f39033c52755bf6b">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04499"></a>04499     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ae286c8cc9944eba1ecac6a52ae1f7286">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04500"></a>04500     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ac8187cdf0bf0ae67f1decf52be02f6b9">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04501"></a>04501     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a027cf45148d27ee525ef7c3a38a8a1ee">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04502"></a>04502     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a72041302379729bd3b2a6c4f898116be">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04503"></a>04503     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a7ff494e70af3d0add52ac6b8f557bf34">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04504"></a>04504 <span class="preprocessor">#else</span>
<a name="l04505"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a7ff494e70af3d0add52ac6b8f557bf34">04505</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a7ff494e70af3d0add52ac6b8f557bf34">ulfe</a>                         : 1;
<a name="l04506"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a72041302379729bd3b2a6c4f898116be">04506</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a72041302379729bd3b2a6c4f898116be">rachsnif_0</a>                   : 1;
<a name="l04507"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a027cf45148d27ee525ef7c3a38a8a1ee">04507</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a027cf45148d27ee525ef7c3a38a8a1ee">rachsnif_1</a>                   : 1;
<a name="l04508"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ac8187cdf0bf0ae67f1decf52be02f6b9">04508</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ac8187cdf0bf0ae67f1decf52be02f6b9">dftdm</a>                        : 1;
<a name="l04509"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ae286c8cc9944eba1ecac6a52ae1f7286">04509</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ae286c8cc9944eba1ecac6a52ae1f7286">turbo</a>                        : 1;
<a name="l04510"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aa38a9d9006b52286f39033c52755bf6b">04510</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aa38a9d9006b52286f39033c52755bf6b">turbo_sb</a>                     : 1;
<a name="l04511"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#abe30b64d7e23640bfaa501e18899e0d5">04511</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#abe30b64d7e23640bfaa501e18899e0d5">turbo_hq</a>                     : 1;
<a name="l04512"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a3237e661885867c4c6a4ceca02d7f0e8">04512</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a3237e661885867c4c6a4ceca02d7f0e8">vitbdec</a>                      : 1;
<a name="l04513"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a1a59432533625438b9092ff49da313af">04513</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a1a59432533625438b9092ff49da313af">lteenc_tb0</a>                   : 1;
<a name="l04514"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a532bc626038bfe332ebae03398794ead">04514</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a532bc626038bfe332ebae03398794ead">lteenc_tb1</a>                   : 1;
<a name="l04515"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a015f85d9aa84c09225ecb83e19d18989">04515</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a015f85d9aa84c09225ecb83e19d18989">lteenc_cch</a>                   : 1;
<a name="l04516"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af38e09c65766d275587bf4046af84f5f">04516</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af38e09c65766d275587bf4046af84f5f">ifftpapr_0</a>                   : 1;
<a name="l04517"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a00893ed2f1c8c807b890f997982e006e">04517</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a00893ed2f1c8c807b890f997982e006e">ifftpapr_1</a>                   : 1;
<a name="l04518"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a12880a0006f9acec71c60e515f561ff9">04518</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a12880a0006f9acec71c60e515f561ff9">t1_ext</a>                       : 1;
<a name="l04519"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a88565b2bf37b8ab83bf72ffc4e18dfcd">04519</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a88565b2bf37b8ab83bf72ffc4e18dfcd">t1_int</a>                       : 1;
<a name="l04520"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af292b6867b8c78e7987af9c1334b8cf2">04520</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af292b6867b8c78e7987af9c1334b8cf2">t1_instr</a>                     : 1;
<a name="l04521"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ad2d0ecf0724782a62ec4740bb2501755">04521</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#ad2d0ecf0724782a62ec4740bb2501755">t2_ext</a>                       : 1;
<a name="l04522"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a0409e3ea94682c582c5438f34a653c71">04522</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a0409e3ea94682c582c5438f34a653c71">t2_int</a>                       : 1;
<a name="l04523"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af5edf18d08fef0fa84a9607b09c2b468">04523</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#af5edf18d08fef0fa84a9607b09c2b468">t2_harq</a>                      : 1;
<a name="l04524"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aad65e60f262be6e5ed9f6eb353b6a7b4">04524</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#aad65e60f262be6e5ed9f6eb353b6a7b4">t2_instr</a>                     : 1;
<a name="l04525"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4a23c38058aa2008184eda3da974cefa">04525</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4a23c38058aa2008184eda3da974cefa">t3_ext</a>                       : 1;
<a name="l04526"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4b3cbb1b2b9ccd7cfbf08d4d279e2309">04526</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a4b3cbb1b2b9ccd7cfbf08d4d279e2309">t3_int</a>                       : 1;
<a name="l04527"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a37ae705c186f0085bef87481de758549">04527</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a37ae705c186f0085bef87481de758549">t3_instr</a>                     : 1;
<a name="l04528"></a><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a18a9d27407440b9f6ee5222fdb9e8cc8">04528</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html#a18a9d27407440b9f6ee5222fdb9e8cc8">reserved_23_31</a>               : 9;
<a name="l04529"></a>04529 <span class="preprocessor">#endif</span>
<a name="l04530"></a>04530 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html#a45e191dcab729e902ec71ff9f928eab8">s</a>;
<a name="l04531"></a><a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html#ac3b6a14cc13b9e8590238246e4df54ac">04531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__mask__lox_1_1cvmx__endor__intc__wrq__mask__lox__s.html">cvmx_endor_intc_wrq_mask_lox_s</a> <a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html#ac3b6a14cc13b9e8590238246e4df54ac">cnf71xx</a>;
<a name="l04532"></a>04532 };
<a name="l04533"></a><a class="code" href="cvmx-endor-defs_8h.html#aaee21e8231c66a2d9aac05a6ed5e19f5">04533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html" title="cvmx_endor_intc_wrq_mask_lo#">cvmx_endor_intc_wrq_mask_lox</a> <a class="code" href="unioncvmx__endor__intc__wrq__mask__lox.html" title="cvmx_endor_intc_wrq_mask_lo#">cvmx_endor_intc_wrq_mask_lox_t</a>;
<a name="l04534"></a>04534 <span class="comment"></span>
<a name="l04535"></a>04535 <span class="comment">/**</span>
<a name="l04536"></a>04536 <span class="comment"> * cvmx_endor_intc_wrq_rint</span>
<a name="l04537"></a>04537 <span class="comment"> *</span>
<a name="l04538"></a>04538 <span class="comment"> * ENDOR_INTC_WRQ_RINT - Write Queue Done Group Raw Interrupt Status</span>
<a name="l04539"></a>04539 <span class="comment"> *</span>
<a name="l04540"></a>04540 <span class="comment"> */</span>
<a name="l04541"></a><a class="code" href="unioncvmx__endor__intc__wrq__rint.html">04541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__rint.html" title="cvmx_endor_intc_wrq_rint">cvmx_endor_intc_wrq_rint</a> {
<a name="l04542"></a><a class="code" href="unioncvmx__endor__intc__wrq__rint.html#ae71a6ef3a784963d5aa9c8f7087a3bf9">04542</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__rint.html#ae71a6ef3a784963d5aa9c8f7087a3bf9">u32</a>;
<a name="l04543"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html">04543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html">cvmx_endor_intc_wrq_rint_s</a> {
<a name="l04544"></a>04544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04545"></a>04545 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ab16924635d1735a85f0a02609ca60993">reserved_23_31</a>               : 9;
<a name="l04546"></a>04546     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4ae9c3bef8fc2e6ec05c9e1d1ea9d9bb">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04547"></a>04547     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a79e255a805f868d55a4bc3f77b646777">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04548"></a>04548     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8448675168c693740af1444c723f8a3f">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04549"></a>04549     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a433de7392927bd0e6b01f157479b0c76">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04550"></a>04550     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#acd8116b0b72618d9325f0d4b650195fd">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04551"></a>04551     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a375e0a041d30d87f26b8efc0ef107220">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04552"></a>04552     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aecbb69804310b37ff888eff15fdd937b">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04553"></a>04553     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4c1d5e44bce54813ee135489f356c176">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04554"></a>04554     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a152f07661f0b9d9343beca502535d262">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04555"></a>04555     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8b9c38160ef807edff3088f70d6c29fc">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04556"></a>04556     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a59e453bdd19e7eea90421f6ad85fb230">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04557"></a>04557     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a2c84d642b328995c7c2e3f5b489ae97e">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04558"></a>04558     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aa1a47a116bf4e0156ba326c8cbe94351">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04559"></a>04559     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0bcefc562270a49fd0833693d736f557">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04560"></a>04560     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a1431594c2a96e2a830fc8a01c7198e5a">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04561"></a>04561     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a314642509013623f62d000495e97064a">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04562"></a>04562     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0afddb72443e273dccf37cdf87b44e07">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04563"></a>04563     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a00ec4b4fc3a42783980eacf3246a5ebd">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04564"></a>04564     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4084220d9902ac1757b2d43cf32a49ed">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04565"></a>04565     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a145dda2a1ad46638964aacaf2f8f596d">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04566"></a>04566     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8c96ddbb8f3547cdb9fe52e133ce8b84">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04567"></a>04567     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ac72d09e2d1fee45440f2e41460977a7c">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04568"></a>04568     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a494cae67a34138de900f18ace15d9292">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04569"></a>04569 <span class="preprocessor">#else</span>
<a name="l04570"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a494cae67a34138de900f18ace15d9292">04570</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a494cae67a34138de900f18ace15d9292">ulfe</a>                         : 1;
<a name="l04571"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ac72d09e2d1fee45440f2e41460977a7c">04571</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ac72d09e2d1fee45440f2e41460977a7c">rachsnif_0</a>                   : 1;
<a name="l04572"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8c96ddbb8f3547cdb9fe52e133ce8b84">04572</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8c96ddbb8f3547cdb9fe52e133ce8b84">rachsnif_1</a>                   : 1;
<a name="l04573"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a145dda2a1ad46638964aacaf2f8f596d">04573</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a145dda2a1ad46638964aacaf2f8f596d">dftdm</a>                        : 1;
<a name="l04574"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4084220d9902ac1757b2d43cf32a49ed">04574</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4084220d9902ac1757b2d43cf32a49ed">turbo</a>                        : 1;
<a name="l04575"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a00ec4b4fc3a42783980eacf3246a5ebd">04575</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a00ec4b4fc3a42783980eacf3246a5ebd">turbo_sb</a>                     : 1;
<a name="l04576"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0afddb72443e273dccf37cdf87b44e07">04576</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0afddb72443e273dccf37cdf87b44e07">turbo_hq</a>                     : 1;
<a name="l04577"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a314642509013623f62d000495e97064a">04577</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a314642509013623f62d000495e97064a">vitbdec</a>                      : 1;
<a name="l04578"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a1431594c2a96e2a830fc8a01c7198e5a">04578</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a1431594c2a96e2a830fc8a01c7198e5a">lteenc_tb0</a>                   : 1;
<a name="l04579"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0bcefc562270a49fd0833693d736f557">04579</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a0bcefc562270a49fd0833693d736f557">lteenc_tb1</a>                   : 1;
<a name="l04580"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aa1a47a116bf4e0156ba326c8cbe94351">04580</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aa1a47a116bf4e0156ba326c8cbe94351">lteenc_cch</a>                   : 1;
<a name="l04581"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a2c84d642b328995c7c2e3f5b489ae97e">04581</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a2c84d642b328995c7c2e3f5b489ae97e">ifftpapr_0</a>                   : 1;
<a name="l04582"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a59e453bdd19e7eea90421f6ad85fb230">04582</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a59e453bdd19e7eea90421f6ad85fb230">ifftpapr_1</a>                   : 1;
<a name="l04583"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8b9c38160ef807edff3088f70d6c29fc">04583</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8b9c38160ef807edff3088f70d6c29fc">t1_ext</a>                       : 1;
<a name="l04584"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a152f07661f0b9d9343beca502535d262">04584</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a152f07661f0b9d9343beca502535d262">t1_int</a>                       : 1;
<a name="l04585"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4c1d5e44bce54813ee135489f356c176">04585</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4c1d5e44bce54813ee135489f356c176">t1_instr</a>                     : 1;
<a name="l04586"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aecbb69804310b37ff888eff15fdd937b">04586</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#aecbb69804310b37ff888eff15fdd937b">t2_ext</a>                       : 1;
<a name="l04587"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a375e0a041d30d87f26b8efc0ef107220">04587</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a375e0a041d30d87f26b8efc0ef107220">t2_int</a>                       : 1;
<a name="l04588"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#acd8116b0b72618d9325f0d4b650195fd">04588</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#acd8116b0b72618d9325f0d4b650195fd">t2_harq</a>                      : 1;
<a name="l04589"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a433de7392927bd0e6b01f157479b0c76">04589</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a433de7392927bd0e6b01f157479b0c76">t2_instr</a>                     : 1;
<a name="l04590"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8448675168c693740af1444c723f8a3f">04590</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a8448675168c693740af1444c723f8a3f">t3_ext</a>                       : 1;
<a name="l04591"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a79e255a805f868d55a4bc3f77b646777">04591</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a79e255a805f868d55a4bc3f77b646777">t3_int</a>                       : 1;
<a name="l04592"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4ae9c3bef8fc2e6ec05c9e1d1ea9d9bb">04592</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#a4ae9c3bef8fc2e6ec05c9e1d1ea9d9bb">t3_instr</a>                     : 1;
<a name="l04593"></a><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ab16924635d1735a85f0a02609ca60993">04593</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html#ab16924635d1735a85f0a02609ca60993">reserved_23_31</a>               : 9;
<a name="l04594"></a>04594 <span class="preprocessor">#endif</span>
<a name="l04595"></a>04595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__rint.html#a011c085efe2a2d446557f4d5996b3335">s</a>;
<a name="l04596"></a><a class="code" href="unioncvmx__endor__intc__wrq__rint.html#ae3239100f68f12a264ade8c7c5b25084">04596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__rint_1_1cvmx__endor__intc__wrq__rint__s.html">cvmx_endor_intc_wrq_rint_s</a>     <a class="code" href="unioncvmx__endor__intc__wrq__rint.html#ae3239100f68f12a264ade8c7c5b25084">cnf71xx</a>;
<a name="l04597"></a>04597 };
<a name="l04598"></a><a class="code" href="cvmx-endor-defs_8h.html#ab1d5fec49b2b570aa64870bd6523a326">04598</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__rint.html" title="cvmx_endor_intc_wrq_rint">cvmx_endor_intc_wrq_rint</a> <a class="code" href="unioncvmx__endor__intc__wrq__rint.html" title="cvmx_endor_intc_wrq_rint">cvmx_endor_intc_wrq_rint_t</a>;
<a name="l04599"></a>04599 <span class="comment"></span>
<a name="l04600"></a>04600 <span class="comment">/**</span>
<a name="l04601"></a>04601 <span class="comment"> * cvmx_endor_intc_wrq_status_hi#</span>
<a name="l04602"></a>04602 <span class="comment"> *</span>
<a name="l04603"></a>04603 <span class="comment"> * ENDOR_INTC_WRQ_STATUS_HI = Interrupt Write Queue Done Group Mask</span>
<a name="l04604"></a>04604 <span class="comment"> *</span>
<a name="l04605"></a>04605 <span class="comment"> */</span>
<a name="l04606"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html">04606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html" title="cvmx_endor_intc_wrq_status_hi#">cvmx_endor_intc_wrq_status_hix</a> {
<a name="l04607"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html#a25e2e30023c7cf5841429652ac5dbde7">04607</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html#a25e2e30023c7cf5841429652ac5dbde7">u32</a>;
<a name="l04608"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html">04608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html">cvmx_endor_intc_wrq_status_hix_s</a> {
<a name="l04609"></a>04609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04610"></a>04610 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a96941f62af6a340513f6a759d3e2a472">reserved_23_31</a>               : 9;
<a name="l04611"></a>04611     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5db907abb4d4a92e3a9587cb512d2851">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04612"></a>04612     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa52f32fd74dc03d80c54a4e32771626f">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04613"></a>04613     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5fc47de6404f308fea4ac070498a1490">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04614"></a>04614     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a27d286fa17ed70c0b9822dfa82b9730d">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04615"></a>04615     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a622789162d4060fd4b81e30def45f15e">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04616"></a>04616     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4a2692c7843c6bd1adc71b00b65b406b">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04617"></a>04617     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a2efc7971e1d50b57a2bf11408b413ba4">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04618"></a>04618     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4eac8a4a5d84c531ab8bcdbf269769f4">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04619"></a>04619     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a46bb0a8ea90156bd2e12765285d35aa9">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04620"></a>04620     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a268cfcd2cc39aff9c03687a2e56e782c">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04621"></a>04621     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ae5fa42f4734ff3c46d642becb255824f">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04622"></a>04622     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#afb2ea9b574b8357fb897e431dd75b42b">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04623"></a>04623     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa3aeb829ae5cea6c335ab7b7e23aa499">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04624"></a>04624     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a87391a563edcce9e07de31f6655fdfa8">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04625"></a>04625     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a7fefa20d1ab4f163b88962b50b96f922">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04626"></a>04626     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a942cdc672311c89638b7de6a747e6431">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04627"></a>04627     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#abcbdc5128915820f2d7416c1913d708a">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04628"></a>04628     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a90ff60cd7991f466f11d5d3293cad838">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04629"></a>04629     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a45ef52efbd0e74df18652d17dcdb05c1">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04630"></a>04630     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ac8ad23d3bb61fb242babc8a7b11847d2">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04631"></a>04631     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a58ebf89be0f1878e233a88b4788c75cb">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04632"></a>04632     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa380de82565f92a0dc7e056a9e1fbfed">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04633"></a>04633     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#accddc5ccfb036599a48c3d7024a24c3f">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04634"></a>04634 <span class="preprocessor">#else</span>
<a name="l04635"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#accddc5ccfb036599a48c3d7024a24c3f">04635</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#accddc5ccfb036599a48c3d7024a24c3f">ulfe</a>                         : 1;
<a name="l04636"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa380de82565f92a0dc7e056a9e1fbfed">04636</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa380de82565f92a0dc7e056a9e1fbfed">rachsnif_0</a>                   : 1;
<a name="l04637"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a58ebf89be0f1878e233a88b4788c75cb">04637</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a58ebf89be0f1878e233a88b4788c75cb">rachsnif_1</a>                   : 1;
<a name="l04638"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ac8ad23d3bb61fb242babc8a7b11847d2">04638</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ac8ad23d3bb61fb242babc8a7b11847d2">dftdm</a>                        : 1;
<a name="l04639"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a45ef52efbd0e74df18652d17dcdb05c1">04639</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a45ef52efbd0e74df18652d17dcdb05c1">turbo</a>                        : 1;
<a name="l04640"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a90ff60cd7991f466f11d5d3293cad838">04640</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a90ff60cd7991f466f11d5d3293cad838">turbo_sb</a>                     : 1;
<a name="l04641"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#abcbdc5128915820f2d7416c1913d708a">04641</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#abcbdc5128915820f2d7416c1913d708a">turbo_hq</a>                     : 1;
<a name="l04642"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a942cdc672311c89638b7de6a747e6431">04642</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a942cdc672311c89638b7de6a747e6431">vitbdec</a>                      : 1;
<a name="l04643"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a7fefa20d1ab4f163b88962b50b96f922">04643</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a7fefa20d1ab4f163b88962b50b96f922">lteenc_tb0</a>                   : 1;
<a name="l04644"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a87391a563edcce9e07de31f6655fdfa8">04644</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a87391a563edcce9e07de31f6655fdfa8">lteenc_tb1</a>                   : 1;
<a name="l04645"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa3aeb829ae5cea6c335ab7b7e23aa499">04645</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa3aeb829ae5cea6c335ab7b7e23aa499">lteenc_cch</a>                   : 1;
<a name="l04646"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#afb2ea9b574b8357fb897e431dd75b42b">04646</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#afb2ea9b574b8357fb897e431dd75b42b">ifftpapr_0</a>                   : 1;
<a name="l04647"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ae5fa42f4734ff3c46d642becb255824f">04647</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#ae5fa42f4734ff3c46d642becb255824f">ifftpapr_1</a>                   : 1;
<a name="l04648"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a268cfcd2cc39aff9c03687a2e56e782c">04648</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a268cfcd2cc39aff9c03687a2e56e782c">t1_ext</a>                       : 1;
<a name="l04649"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a46bb0a8ea90156bd2e12765285d35aa9">04649</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a46bb0a8ea90156bd2e12765285d35aa9">t1_int</a>                       : 1;
<a name="l04650"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4eac8a4a5d84c531ab8bcdbf269769f4">04650</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4eac8a4a5d84c531ab8bcdbf269769f4">t1_instr</a>                     : 1;
<a name="l04651"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a2efc7971e1d50b57a2bf11408b413ba4">04651</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a2efc7971e1d50b57a2bf11408b413ba4">t2_ext</a>                       : 1;
<a name="l04652"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4a2692c7843c6bd1adc71b00b65b406b">04652</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a4a2692c7843c6bd1adc71b00b65b406b">t2_int</a>                       : 1;
<a name="l04653"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a622789162d4060fd4b81e30def45f15e">04653</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a622789162d4060fd4b81e30def45f15e">t2_harq</a>                      : 1;
<a name="l04654"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a27d286fa17ed70c0b9822dfa82b9730d">04654</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a27d286fa17ed70c0b9822dfa82b9730d">t2_instr</a>                     : 1;
<a name="l04655"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5fc47de6404f308fea4ac070498a1490">04655</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5fc47de6404f308fea4ac070498a1490">t3_ext</a>                       : 1;
<a name="l04656"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa52f32fd74dc03d80c54a4e32771626f">04656</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#aa52f32fd74dc03d80c54a4e32771626f">t3_int</a>                       : 1;
<a name="l04657"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5db907abb4d4a92e3a9587cb512d2851">04657</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a5db907abb4d4a92e3a9587cb512d2851">t3_instr</a>                     : 1;
<a name="l04658"></a><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a96941f62af6a340513f6a759d3e2a472">04658</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html#a96941f62af6a340513f6a759d3e2a472">reserved_23_31</a>               : 9;
<a name="l04659"></a>04659 <span class="preprocessor">#endif</span>
<a name="l04660"></a>04660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html#a7080b0487f9b86772a5fae363655b9b3">s</a>;
<a name="l04661"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html#a131e82fbf955363b29bd4fc9fcfa45fc">04661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__status__hix_1_1cvmx__endor__intc__wrq__status__hix__s.html">cvmx_endor_intc_wrq_status_hix_s</a> <a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html#a131e82fbf955363b29bd4fc9fcfa45fc">cnf71xx</a>;
<a name="l04662"></a>04662 };
<a name="l04663"></a><a class="code" href="cvmx-endor-defs_8h.html#a1c87205995e94e0cb63c2896aa70a0de">04663</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html" title="cvmx_endor_intc_wrq_status_hi#">cvmx_endor_intc_wrq_status_hix</a> <a class="code" href="unioncvmx__endor__intc__wrq__status__hix.html" title="cvmx_endor_intc_wrq_status_hi#">cvmx_endor_intc_wrq_status_hix_t</a>;
<a name="l04664"></a>04664 <span class="comment"></span>
<a name="l04665"></a>04665 <span class="comment">/**</span>
<a name="l04666"></a>04666 <span class="comment"> * cvmx_endor_intc_wrq_status_lo#</span>
<a name="l04667"></a>04667 <span class="comment"> *</span>
<a name="l04668"></a>04668 <span class="comment"> * ENDOR_INTC_WRQ_STATUS_LO = Interrupt Write Queue Done Group Mask</span>
<a name="l04669"></a>04669 <span class="comment"> *</span>
<a name="l04670"></a>04670 <span class="comment"> */</span>
<a name="l04671"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html">04671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html" title="cvmx_endor_intc_wrq_status_lo#">cvmx_endor_intc_wrq_status_lox</a> {
<a name="l04672"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html#a407073f2642436f88e68031cd7cc6444">04672</a>     uint32_t <a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html#a407073f2642436f88e68031cd7cc6444">u32</a>;
<a name="l04673"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html">04673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html">cvmx_endor_intc_wrq_status_lox_s</a> {
<a name="l04674"></a>04674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a28b16cd1216316aabd3d04f0a5c01a42">reserved_23_31</a>               : 9;
<a name="l04676"></a>04676     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a09d1bbec5e608dd9d92422800c3cc476">t3_instr</a>                     : 1;  <span class="comment">/**&lt; TX Instr Write Done */</span>
<a name="l04677"></a>04677     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d348363fd515680394afc616aa451bf">t3_int</a>                       : 1;  <span class="comment">/**&lt; PHY to TX Write Done */</span>
<a name="l04678"></a>04678     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a028fa5a7f159415ed46c728bd0e543c2">t3_ext</a>                       : 1;  <span class="comment">/**&lt; Host to TX Write Done */</span>
<a name="l04679"></a>04679     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#af172e815be69b61358cb8168b6eed329">t2_instr</a>                     : 1;  <span class="comment">/**&lt; RX1 Instr Write Done */</span>
<a name="l04680"></a>04680     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a02ca7556e0dbf22d5c6d6e8c1cb39523">t2_harq</a>                      : 1;  <span class="comment">/**&lt; Host to HARQ Write Done */</span>
<a name="l04681"></a>04681     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a6dc76453ac114a47808bffd812231958">t2_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX1 Write Done */</span>
<a name="l04682"></a>04682     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a812da04d44d6a7a630711d13ccc5cfa8">t2_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX1 Write Done */</span>
<a name="l04683"></a>04683     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7821a24213d6b2215f8af4b3883899ce">t1_instr</a>                     : 1;  <span class="comment">/**&lt; RX0 Instr Write Done */</span>
<a name="l04684"></a>04684     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aa9846c01894affd8dd6d0457aa6a23b4">t1_int</a>                       : 1;  <span class="comment">/**&lt; PHY to RX0 Write Done */</span>
<a name="l04685"></a>04685     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#afbaaf55d7142d96920515c45874a9689">t1_ext</a>                       : 1;  <span class="comment">/**&lt; Host to RX0 Write Done */</span>
<a name="l04686"></a>04686     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a0b7af2fcba8fc22fe815a4f3693ae9c0">ifftpapr_1</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_1 Write Done */</span>
<a name="l04687"></a>04687     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a37c3c1ddb24be5161db5a92c70bcd8c3">ifftpapr_0</a>                   : 1;  <span class="comment">/**&lt; IFFTPAPR_0 Write Done */</span>
<a name="l04688"></a>04688     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a15920dbe122caf598627155d8aacdd56">lteenc_cch</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder CCH Write Done */</span>
<a name="l04689"></a>04689     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a8ecbe6ab6a8b48f38958e91e485f57d9">lteenc_tb1</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB1 Write Done */</span>
<a name="l04690"></a>04690     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aac9199b1b114733bbf149979d5c9d47f">lteenc_tb0</a>                   : 1;  <span class="comment">/**&lt; LTE Encoder TB0 Write Done */</span>
<a name="l04691"></a>04691     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a560e975fb839f040e2bede8e6bc2de51">vitbdec</a>                      : 1;  <span class="comment">/**&lt; Viterbi Decoder Write Done */</span>
<a name="l04692"></a>04692     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeb4f4eb804bd90b7a902a54650ba502d">turbo_hq</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder HARQ Write Done */</span>
<a name="l04693"></a>04693     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad020b0d22ec6bc0c3b9f22eedad3e04f">turbo_sb</a>                     : 1;  <span class="comment">/**&lt; Turbo Decoder Soft Bits Write Done */</span>
<a name="l04694"></a>04694     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d052892ad438bcb4f575f04e5940190">turbo</a>                        : 1;  <span class="comment">/**&lt; Turbo Decoder Write Done */</span>
<a name="l04695"></a>04695     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad8622b2860f7bc18bf15ca0f2858360b">dftdm</a>                        : 1;  <span class="comment">/**&lt; DFT/Demapper Write Done */</span>
<a name="l04696"></a>04696     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a3cc956c84f1ec5685e3ba9f2e2b9cd1e">rachsnif_1</a>                   : 1;  <span class="comment">/**&lt; RACH_1 Write Done */</span>
<a name="l04697"></a>04697     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeea7eaeda1b51da61e3aaed336b65f94">rachsnif_0</a>                   : 1;  <span class="comment">/**&lt; RACH_0 Write Done */</span>
<a name="l04698"></a>04698     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7bf0a7409ba5cf6bd798f1117358fcd9">ulfe</a>                         : 1;  <span class="comment">/**&lt; ULFE Write Done */</span>
<a name="l04699"></a>04699 <span class="preprocessor">#else</span>
<a name="l04700"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7bf0a7409ba5cf6bd798f1117358fcd9">04700</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7bf0a7409ba5cf6bd798f1117358fcd9">ulfe</a>                         : 1;
<a name="l04701"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeea7eaeda1b51da61e3aaed336b65f94">04701</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeea7eaeda1b51da61e3aaed336b65f94">rachsnif_0</a>                   : 1;
<a name="l04702"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a3cc956c84f1ec5685e3ba9f2e2b9cd1e">04702</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a3cc956c84f1ec5685e3ba9f2e2b9cd1e">rachsnif_1</a>                   : 1;
<a name="l04703"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad8622b2860f7bc18bf15ca0f2858360b">04703</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad8622b2860f7bc18bf15ca0f2858360b">dftdm</a>                        : 1;
<a name="l04704"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d052892ad438bcb4f575f04e5940190">04704</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d052892ad438bcb4f575f04e5940190">turbo</a>                        : 1;
<a name="l04705"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad020b0d22ec6bc0c3b9f22eedad3e04f">04705</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#ad020b0d22ec6bc0c3b9f22eedad3e04f">turbo_sb</a>                     : 1;
<a name="l04706"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeb4f4eb804bd90b7a902a54650ba502d">04706</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aeb4f4eb804bd90b7a902a54650ba502d">turbo_hq</a>                     : 1;
<a name="l04707"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a560e975fb839f040e2bede8e6bc2de51">04707</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a560e975fb839f040e2bede8e6bc2de51">vitbdec</a>                      : 1;
<a name="l04708"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aac9199b1b114733bbf149979d5c9d47f">04708</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aac9199b1b114733bbf149979d5c9d47f">lteenc_tb0</a>                   : 1;
<a name="l04709"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a8ecbe6ab6a8b48f38958e91e485f57d9">04709</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a8ecbe6ab6a8b48f38958e91e485f57d9">lteenc_tb1</a>                   : 1;
<a name="l04710"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a15920dbe122caf598627155d8aacdd56">04710</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a15920dbe122caf598627155d8aacdd56">lteenc_cch</a>                   : 1;
<a name="l04711"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a37c3c1ddb24be5161db5a92c70bcd8c3">04711</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a37c3c1ddb24be5161db5a92c70bcd8c3">ifftpapr_0</a>                   : 1;
<a name="l04712"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a0b7af2fcba8fc22fe815a4f3693ae9c0">04712</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a0b7af2fcba8fc22fe815a4f3693ae9c0">ifftpapr_1</a>                   : 1;
<a name="l04713"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#afbaaf55d7142d96920515c45874a9689">04713</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#afbaaf55d7142d96920515c45874a9689">t1_ext</a>                       : 1;
<a name="l04714"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aa9846c01894affd8dd6d0457aa6a23b4">04714</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#aa9846c01894affd8dd6d0457aa6a23b4">t1_int</a>                       : 1;
<a name="l04715"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7821a24213d6b2215f8af4b3883899ce">04715</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a7821a24213d6b2215f8af4b3883899ce">t1_instr</a>                     : 1;
<a name="l04716"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a812da04d44d6a7a630711d13ccc5cfa8">04716</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a812da04d44d6a7a630711d13ccc5cfa8">t2_ext</a>                       : 1;
<a name="l04717"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a6dc76453ac114a47808bffd812231958">04717</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a6dc76453ac114a47808bffd812231958">t2_int</a>                       : 1;
<a name="l04718"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a02ca7556e0dbf22d5c6d6e8c1cb39523">04718</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a02ca7556e0dbf22d5c6d6e8c1cb39523">t2_harq</a>                      : 1;
<a name="l04719"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#af172e815be69b61358cb8168b6eed329">04719</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#af172e815be69b61358cb8168b6eed329">t2_instr</a>                     : 1;
<a name="l04720"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a028fa5a7f159415ed46c728bd0e543c2">04720</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a028fa5a7f159415ed46c728bd0e543c2">t3_ext</a>                       : 1;
<a name="l04721"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d348363fd515680394afc616aa451bf">04721</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a1d348363fd515680394afc616aa451bf">t3_int</a>                       : 1;
<a name="l04722"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a09d1bbec5e608dd9d92422800c3cc476">04722</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a09d1bbec5e608dd9d92422800c3cc476">t3_instr</a>                     : 1;
<a name="l04723"></a><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a28b16cd1216316aabd3d04f0a5c01a42">04723</a>     uint32_t <a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html#a28b16cd1216316aabd3d04f0a5c01a42">reserved_23_31</a>               : 9;
<a name="l04724"></a>04724 <span class="preprocessor">#endif</span>
<a name="l04725"></a>04725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html#ae94737f1aa8f71a1cd6172a5feff7b76">s</a>;
<a name="l04726"></a><a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html#a4f01fa03c7a6a971849498a5cbf3d246">04726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__intc__wrq__status__lox_1_1cvmx__endor__intc__wrq__status__lox__s.html">cvmx_endor_intc_wrq_status_lox_s</a> <a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html#a4f01fa03c7a6a971849498a5cbf3d246">cnf71xx</a>;
<a name="l04727"></a>04727 };
<a name="l04728"></a><a class="code" href="cvmx-endor-defs_8h.html#a13bc6bdf06b78e4825f726bf0800473c">04728</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html" title="cvmx_endor_intc_wrq_status_lo#">cvmx_endor_intc_wrq_status_lox</a> <a class="code" href="unioncvmx__endor__intc__wrq__status__lox.html" title="cvmx_endor_intc_wrq_status_lo#">cvmx_endor_intc_wrq_status_lox_t</a>;
<a name="l04729"></a>04729 <span class="comment"></span>
<a name="l04730"></a>04730 <span class="comment">/**</span>
<a name="l04731"></a>04731 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_end_addr0</span>
<a name="l04732"></a>04732 <span class="comment"> */</span>
<a name="l04733"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html">04733</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr0">cvmx_endor_ofs_hmm_cbuf_end_addr0</a> {
<a name="l04734"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html#ae943626d1963717ea2806a151d954bc9">04734</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html#ae943626d1963717ea2806a151d954bc9">u32</a>;
<a name="l04735"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html">04735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr0_s</a> {
<a name="l04736"></a>04736 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a062c1a6ffac6f4d2064fe445b7475e9c">reserved_24_31</a>               : 8;
<a name="l04738"></a>04738     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a6e1e2203ad34dfdded4d9dcce1adc5b4">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04739"></a>04739 <span class="preprocessor">#else</span>
<a name="l04740"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a6e1e2203ad34dfdded4d9dcce1adc5b4">04740</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a6e1e2203ad34dfdded4d9dcce1adc5b4">addr</a>                         : 24;
<a name="l04741"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a062c1a6ffac6f4d2064fe445b7475e9c">04741</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html#a062c1a6ffac6f4d2064fe445b7475e9c">reserved_24_31</a>               : 8;
<a name="l04742"></a>04742 <span class="preprocessor">#endif</span>
<a name="l04743"></a>04743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html#a894f0cbe0ce85a4a8c83932acf58300e">s</a>;
<a name="l04744"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html#aaa9d0ee872d75e5cde4d265667276356">04744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr0_1_1cvmx__endor__ofs__hmm__cbuf__end__addr0__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr0_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html#aaa9d0ee872d75e5cde4d265667276356">cnf71xx</a>;
<a name="l04745"></a>04745 };
<a name="l04746"></a><a class="code" href="cvmx-endor-defs_8h.html#a3f4ca3bdca963bcfc5963d09476c795b">04746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr0">cvmx_endor_ofs_hmm_cbuf_end_addr0</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr0">cvmx_endor_ofs_hmm_cbuf_end_addr0_t</a>;
<a name="l04747"></a>04747 <span class="comment"></span>
<a name="l04748"></a>04748 <span class="comment">/**</span>
<a name="l04749"></a>04749 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_end_addr1</span>
<a name="l04750"></a>04750 <span class="comment"> */</span>
<a name="l04751"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html">04751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr1">cvmx_endor_ofs_hmm_cbuf_end_addr1</a> {
<a name="l04752"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html#ae5b96c5710d0e72dfb6903c26b29f0ac">04752</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html#ae5b96c5710d0e72dfb6903c26b29f0ac">u32</a>;
<a name="l04753"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html">04753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr1_s</a> {
<a name="l04754"></a>04754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04755"></a>04755 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#aa690617a940e2985a998c0f2fce48c03">reserved_24_31</a>               : 8;
<a name="l04756"></a>04756     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#a9d3a2cb70eda9010dde2987310fc7e10">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04757"></a>04757 <span class="preprocessor">#else</span>
<a name="l04758"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#a9d3a2cb70eda9010dde2987310fc7e10">04758</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#a9d3a2cb70eda9010dde2987310fc7e10">addr</a>                         : 24;
<a name="l04759"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#aa690617a940e2985a998c0f2fce48c03">04759</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html#aa690617a940e2985a998c0f2fce48c03">reserved_24_31</a>               : 8;
<a name="l04760"></a>04760 <span class="preprocessor">#endif</span>
<a name="l04761"></a>04761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html#ad631d906605dfde3c40867a4281a1d55">s</a>;
<a name="l04762"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html#a3f07e16df321939e0bb98249fbcb5a7d">04762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr1_1_1cvmx__endor__ofs__hmm__cbuf__end__addr1__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr1_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html#a3f07e16df321939e0bb98249fbcb5a7d">cnf71xx</a>;
<a name="l04763"></a>04763 };
<a name="l04764"></a><a class="code" href="cvmx-endor-defs_8h.html#a5613ce8126cd193be6e07badcd1c3dd6">04764</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr1">cvmx_endor_ofs_hmm_cbuf_end_addr1</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr1">cvmx_endor_ofs_hmm_cbuf_end_addr1_t</a>;
<a name="l04765"></a>04765 <span class="comment"></span>
<a name="l04766"></a>04766 <span class="comment">/**</span>
<a name="l04767"></a>04767 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_end_addr2</span>
<a name="l04768"></a>04768 <span class="comment"> */</span>
<a name="l04769"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html">04769</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr2">cvmx_endor_ofs_hmm_cbuf_end_addr2</a> {
<a name="l04770"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html#ab1b28f14766e6cbb4d71dbdb8481a5d5">04770</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html#ab1b28f14766e6cbb4d71dbdb8481a5d5">u32</a>;
<a name="l04771"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html">04771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr2_s</a> {
<a name="l04772"></a>04772 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04773"></a>04773 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#aaa5863e7a1bf3098048cc4607ce03ec8">reserved_24_31</a>               : 8;
<a name="l04774"></a>04774     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#a40eb28ebb7ac9b85447363a391c9198c">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04775"></a>04775 <span class="preprocessor">#else</span>
<a name="l04776"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#a40eb28ebb7ac9b85447363a391c9198c">04776</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#a40eb28ebb7ac9b85447363a391c9198c">addr</a>                         : 24;
<a name="l04777"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#aaa5863e7a1bf3098048cc4607ce03ec8">04777</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html#aaa5863e7a1bf3098048cc4607ce03ec8">reserved_24_31</a>               : 8;
<a name="l04778"></a>04778 <span class="preprocessor">#endif</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html#aa5b065a0aa776ad14040474680cc5b72">s</a>;
<a name="l04780"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html#a403ccb1382c15e03c8b86d0717577a16">04780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr2_1_1cvmx__endor__ofs__hmm__cbuf__end__addr2__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr2_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html#a403ccb1382c15e03c8b86d0717577a16">cnf71xx</a>;
<a name="l04781"></a>04781 };
<a name="l04782"></a><a class="code" href="cvmx-endor-defs_8h.html#a345870b7e56902844ba59d24d961b7dc">04782</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr2">cvmx_endor_ofs_hmm_cbuf_end_addr2</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr2">cvmx_endor_ofs_hmm_cbuf_end_addr2_t</a>;
<a name="l04783"></a>04783 <span class="comment"></span>
<a name="l04784"></a>04784 <span class="comment">/**</span>
<a name="l04785"></a>04785 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_end_addr3</span>
<a name="l04786"></a>04786 <span class="comment"> */</span>
<a name="l04787"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html">04787</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr3">cvmx_endor_ofs_hmm_cbuf_end_addr3</a> {
<a name="l04788"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html#a47a18eef74f86ae8c80eed9112dbc078">04788</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html#a47a18eef74f86ae8c80eed9112dbc078">u32</a>;
<a name="l04789"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html">04789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr3_s</a> {
<a name="l04790"></a>04790 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04791"></a>04791 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#a5e900dba01ad144d41a90c9a0e1fa868">reserved_24_31</a>               : 8;
<a name="l04792"></a>04792     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#ad51f373f627290a2e09dc8ebfe8c5e80">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04793"></a>04793 <span class="preprocessor">#else</span>
<a name="l04794"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#ad51f373f627290a2e09dc8ebfe8c5e80">04794</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#ad51f373f627290a2e09dc8ebfe8c5e80">addr</a>                         : 24;
<a name="l04795"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#a5e900dba01ad144d41a90c9a0e1fa868">04795</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html#a5e900dba01ad144d41a90c9a0e1fa868">reserved_24_31</a>               : 8;
<a name="l04796"></a>04796 <span class="preprocessor">#endif</span>
<a name="l04797"></a>04797 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html#ae7680a6734ad9f958d28ffd89ceb31f1">s</a>;
<a name="l04798"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html#a49618fbb306a16f6f83effe930f0d185">04798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__end__addr3_1_1cvmx__endor__ofs__hmm__cbuf__end__addr3__s.html">cvmx_endor_ofs_hmm_cbuf_end_addr3_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html#a49618fbb306a16f6f83effe930f0d185">cnf71xx</a>;
<a name="l04799"></a>04799 };
<a name="l04800"></a><a class="code" href="cvmx-endor-defs_8h.html#a6e37f5f33571d16bca4a7c0c3242b32c">04800</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr3">cvmx_endor_ofs_hmm_cbuf_end_addr3</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__end__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_end_addr3">cvmx_endor_ofs_hmm_cbuf_end_addr3_t</a>;
<a name="l04801"></a>04801 <span class="comment"></span>
<a name="l04802"></a>04802 <span class="comment">/**</span>
<a name="l04803"></a>04803 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_start_addr0</span>
<a name="l04804"></a>04804 <span class="comment"> */</span>
<a name="l04805"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html">04805</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr0">cvmx_endor_ofs_hmm_cbuf_start_addr0</a> {
<a name="l04806"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html#ac1d788ae40636a1f53e1a64206931b1f">04806</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html#ac1d788ae40636a1f53e1a64206931b1f">u32</a>;
<a name="l04807"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html">04807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr0_s</a> {
<a name="l04808"></a>04808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04809"></a>04809 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#af27abf21d7ad7a282f64627c061ca3e9">reserved_24_31</a>               : 8;
<a name="l04810"></a>04810     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#ae922aca6adf8abcdd6ca5e19dfd7bade">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04811"></a>04811 <span class="preprocessor">#else</span>
<a name="l04812"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#ae922aca6adf8abcdd6ca5e19dfd7bade">04812</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#ae922aca6adf8abcdd6ca5e19dfd7bade">addr</a>                         : 24;
<a name="l04813"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#af27abf21d7ad7a282f64627c061ca3e9">04813</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html#af27abf21d7ad7a282f64627c061ca3e9">reserved_24_31</a>               : 8;
<a name="l04814"></a>04814 <span class="preprocessor">#endif</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html#a85f73cf6f1778df1d9dfe829797a1455">s</a>;
<a name="l04816"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html#aa25f8160b9e47b1f5b782d9c8a2f724b">04816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr0_1_1cvmx__endor__ofs__hmm__cbuf__start__addr0__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr0_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html#aa25f8160b9e47b1f5b782d9c8a2f724b">cnf71xx</a>;
<a name="l04817"></a>04817 };
<a name="l04818"></a><a class="code" href="cvmx-endor-defs_8h.html#a1aff61460e21f0d46e639f1322642a5a">04818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr0">cvmx_endor_ofs_hmm_cbuf_start_addr0</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr0.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr0">cvmx_endor_ofs_hmm_cbuf_start_addr0_t</a>;
<a name="l04819"></a>04819 <span class="comment"></span>
<a name="l04820"></a>04820 <span class="comment">/**</span>
<a name="l04821"></a>04821 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_start_addr1</span>
<a name="l04822"></a>04822 <span class="comment"> */</span>
<a name="l04823"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html">04823</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr1">cvmx_endor_ofs_hmm_cbuf_start_addr1</a> {
<a name="l04824"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html#a7cbd8c7fca36ca91ab194815282b2268">04824</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html#a7cbd8c7fca36ca91ab194815282b2268">u32</a>;
<a name="l04825"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html">04825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr1_s</a> {
<a name="l04826"></a>04826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04827"></a>04827 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a3012ac6f2fbc2d1d738ee628ceda83cc">reserved_24_31</a>               : 8;
<a name="l04828"></a>04828     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a48348a4e2058b96132ac9e945ab92fdd">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04829"></a>04829 <span class="preprocessor">#else</span>
<a name="l04830"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a48348a4e2058b96132ac9e945ab92fdd">04830</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a48348a4e2058b96132ac9e945ab92fdd">addr</a>                         : 24;
<a name="l04831"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a3012ac6f2fbc2d1d738ee628ceda83cc">04831</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html#a3012ac6f2fbc2d1d738ee628ceda83cc">reserved_24_31</a>               : 8;
<a name="l04832"></a>04832 <span class="preprocessor">#endif</span>
<a name="l04833"></a>04833 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html#a1f8ee3a8984cc365bb18e38e18113b6f">s</a>;
<a name="l04834"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html#aafe145ef3a985061e15607402c43aca3">04834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr1_1_1cvmx__endor__ofs__hmm__cbuf__start__addr1__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr1_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html#aafe145ef3a985061e15607402c43aca3">cnf71xx</a>;
<a name="l04835"></a>04835 };
<a name="l04836"></a><a class="code" href="cvmx-endor-defs_8h.html#a01e1d5c0932766c6baef948bd4eeac2f">04836</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr1">cvmx_endor_ofs_hmm_cbuf_start_addr1</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr1.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr1">cvmx_endor_ofs_hmm_cbuf_start_addr1_t</a>;
<a name="l04837"></a>04837 <span class="comment"></span>
<a name="l04838"></a>04838 <span class="comment">/**</span>
<a name="l04839"></a>04839 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_start_addr2</span>
<a name="l04840"></a>04840 <span class="comment"> */</span>
<a name="l04841"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html">04841</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr2">cvmx_endor_ofs_hmm_cbuf_start_addr2</a> {
<a name="l04842"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html#a766ba78e1282ff9d3c237c8777bfef96">04842</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html#a766ba78e1282ff9d3c237c8777bfef96">u32</a>;
<a name="l04843"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html">04843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr2_s</a> {
<a name="l04844"></a>04844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04845"></a>04845 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#af8232e49ac00359e8c7d75fb86b70175">reserved_24_31</a>               : 8;
<a name="l04846"></a>04846     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#ac2574c14048c12870aa929c436ea2583">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04847"></a>04847 <span class="preprocessor">#else</span>
<a name="l04848"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#ac2574c14048c12870aa929c436ea2583">04848</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#ac2574c14048c12870aa929c436ea2583">addr</a>                         : 24;
<a name="l04849"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#af8232e49ac00359e8c7d75fb86b70175">04849</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html#af8232e49ac00359e8c7d75fb86b70175">reserved_24_31</a>               : 8;
<a name="l04850"></a>04850 <span class="preprocessor">#endif</span>
<a name="l04851"></a>04851 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html#a6767915adc7f3a2e9ca5aa9d15436d40">s</a>;
<a name="l04852"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html#a84f678c8af647d5fe5ea4b3de1b4b203">04852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr2_1_1cvmx__endor__ofs__hmm__cbuf__start__addr2__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr2_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html#a84f678c8af647d5fe5ea4b3de1b4b203">cnf71xx</a>;
<a name="l04853"></a>04853 };
<a name="l04854"></a><a class="code" href="cvmx-endor-defs_8h.html#aa411219c3fb64d44ab16cf8f46bfd101">04854</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr2">cvmx_endor_ofs_hmm_cbuf_start_addr2</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr2.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr2">cvmx_endor_ofs_hmm_cbuf_start_addr2_t</a>;
<a name="l04855"></a>04855 <span class="comment"></span>
<a name="l04856"></a>04856 <span class="comment">/**</span>
<a name="l04857"></a>04857 <span class="comment"> * cvmx_endor_ofs_hmm_cbuf_start_addr3</span>
<a name="l04858"></a>04858 <span class="comment"> */</span>
<a name="l04859"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html">04859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr3">cvmx_endor_ofs_hmm_cbuf_start_addr3</a> {
<a name="l04860"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html#a066a6ef390c7582afb000cf7c8c90b40">04860</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html#a066a6ef390c7582afb000cf7c8c90b40">u32</a>;
<a name="l04861"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html">04861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr3_s</a> {
<a name="l04862"></a>04862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04863"></a>04863 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a0d30ef11d8979f26961cf6361a7fc196">reserved_24_31</a>               : 8;
<a name="l04864"></a>04864     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a32325faabb4a9c29f1bd0f517d8b16e0">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l04865"></a>04865 <span class="preprocessor">#else</span>
<a name="l04866"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a32325faabb4a9c29f1bd0f517d8b16e0">04866</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a32325faabb4a9c29f1bd0f517d8b16e0">addr</a>                         : 24;
<a name="l04867"></a><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a0d30ef11d8979f26961cf6361a7fc196">04867</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html#a0d30ef11d8979f26961cf6361a7fc196">reserved_24_31</a>               : 8;
<a name="l04868"></a>04868 <span class="preprocessor">#endif</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html#a3cae703cfee0a02e06ea37162afb7c69">s</a>;
<a name="l04870"></a><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html#a5261c31fb4558fbd142a617aee921bf7">04870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__cbuf__start__addr3_1_1cvmx__endor__ofs__hmm__cbuf__start__addr3__s.html">cvmx_endor_ofs_hmm_cbuf_start_addr3_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html#a5261c31fb4558fbd142a617aee921bf7">cnf71xx</a>;
<a name="l04871"></a>04871 };
<a name="l04872"></a><a class="code" href="cvmx-endor-defs_8h.html#ae96fc659064b0f3eb9dd2a190ae9f884">04872</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr3">cvmx_endor_ofs_hmm_cbuf_start_addr3</a> <a class="code" href="unioncvmx__endor__ofs__hmm__cbuf__start__addr3.html" title="cvmx_endor_ofs_hmm_cbuf_start_addr3">cvmx_endor_ofs_hmm_cbuf_start_addr3_t</a>;
<a name="l04873"></a>04873 <span class="comment"></span>
<a name="l04874"></a>04874 <span class="comment">/**</span>
<a name="l04875"></a>04875 <span class="comment"> * cvmx_endor_ofs_hmm_intr_clear</span>
<a name="l04876"></a>04876 <span class="comment"> */</span>
<a name="l04877"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html">04877</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html" title="cvmx_endor_ofs_hmm_intr_clear">cvmx_endor_ofs_hmm_intr_clear</a> {
<a name="l04878"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html#a60ff1dc99711a5ca9c0d74bb39c1a121">04878</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html#a60ff1dc99711a5ca9c0d74bb39c1a121">u32</a>;
<a name="l04879"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html">04879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html">cvmx_endor_ofs_hmm_intr_clear_s</a> {
<a name="l04880"></a>04880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04881"></a>04881 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a97d3edc895a7ece5de353afba43aa484">reserved_2_31</a>                : 30;
<a name="l04882"></a>04882     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a3ac536be913aa2903e156be5bbe3980d">xfer_q_empty</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04883"></a>04883     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#aea69fe52775b17132bf6b487285fcb71">xfer_complete</a>                : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04884"></a>04884 <span class="preprocessor">#else</span>
<a name="l04885"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#aea69fe52775b17132bf6b487285fcb71">04885</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#aea69fe52775b17132bf6b487285fcb71">xfer_complete</a>                : 1;
<a name="l04886"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a3ac536be913aa2903e156be5bbe3980d">04886</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a3ac536be913aa2903e156be5bbe3980d">xfer_q_empty</a>                 : 1;
<a name="l04887"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a97d3edc895a7ece5de353afba43aa484">04887</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html#a97d3edc895a7ece5de353afba43aa484">reserved_2_31</a>                : 30;
<a name="l04888"></a>04888 <span class="preprocessor">#endif</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html#a9ce0a1286724b2fb541e81b5b1aef8f5">s</a>;
<a name="l04890"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html#a03569fb717a485cfdc7785ab51eecc47">04890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__clear_1_1cvmx__endor__ofs__hmm__intr__clear__s.html">cvmx_endor_ofs_hmm_intr_clear_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html#a03569fb717a485cfdc7785ab51eecc47">cnf71xx</a>;
<a name="l04891"></a>04891 };
<a name="l04892"></a><a class="code" href="cvmx-endor-defs_8h.html#a2428c0f8c55e35bd95d306db662722f1">04892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html" title="cvmx_endor_ofs_hmm_intr_clear">cvmx_endor_ofs_hmm_intr_clear</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__clear.html" title="cvmx_endor_ofs_hmm_intr_clear">cvmx_endor_ofs_hmm_intr_clear_t</a>;
<a name="l04893"></a>04893 <span class="comment"></span>
<a name="l04894"></a>04894 <span class="comment">/**</span>
<a name="l04895"></a>04895 <span class="comment"> * cvmx_endor_ofs_hmm_intr_enb</span>
<a name="l04896"></a>04896 <span class="comment"> */</span>
<a name="l04897"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html">04897</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html" title="cvmx_endor_ofs_hmm_intr_enb">cvmx_endor_ofs_hmm_intr_enb</a> {
<a name="l04898"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html#aac20b959640710a3e001d86ba78b213e">04898</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html#aac20b959640710a3e001d86ba78b213e">u32</a>;
<a name="l04899"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html">04899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html">cvmx_endor_ofs_hmm_intr_enb_s</a> {
<a name="l04900"></a>04900 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04901"></a>04901 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#ad0bfbfcdf1975f3a078383b89ad8278f">reserved_2_31</a>                : 30;
<a name="l04902"></a>04902     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a8d80d9bb8c064d64045d6065e8c03c6e">xfer_q_empty</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04903"></a>04903     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a01d05a65ccd6d06def53457e3b566e63">xfer_complete</a>                : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04904"></a>04904 <span class="preprocessor">#else</span>
<a name="l04905"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a01d05a65ccd6d06def53457e3b566e63">04905</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a01d05a65ccd6d06def53457e3b566e63">xfer_complete</a>                : 1;
<a name="l04906"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a8d80d9bb8c064d64045d6065e8c03c6e">04906</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#a8d80d9bb8c064d64045d6065e8c03c6e">xfer_q_empty</a>                 : 1;
<a name="l04907"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#ad0bfbfcdf1975f3a078383b89ad8278f">04907</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html#ad0bfbfcdf1975f3a078383b89ad8278f">reserved_2_31</a>                : 30;
<a name="l04908"></a>04908 <span class="preprocessor">#endif</span>
<a name="l04909"></a>04909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html#a49f7b3d734679e4273e569b99f09cda7">s</a>;
<a name="l04910"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html#a2c29fde778fedfda9cc7eaf622520a89">04910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__enb_1_1cvmx__endor__ofs__hmm__intr__enb__s.html">cvmx_endor_ofs_hmm_intr_enb_s</a>  <a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html#a2c29fde778fedfda9cc7eaf622520a89">cnf71xx</a>;
<a name="l04911"></a>04911 };
<a name="l04912"></a><a class="code" href="cvmx-endor-defs_8h.html#a515ea7433d9e67664eb5e0274374d22b">04912</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html" title="cvmx_endor_ofs_hmm_intr_enb">cvmx_endor_ofs_hmm_intr_enb</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__enb.html" title="cvmx_endor_ofs_hmm_intr_enb">cvmx_endor_ofs_hmm_intr_enb_t</a>;
<a name="l04913"></a>04913 <span class="comment"></span>
<a name="l04914"></a>04914 <span class="comment">/**</span>
<a name="l04915"></a>04915 <span class="comment"> * cvmx_endor_ofs_hmm_intr_rstatus</span>
<a name="l04916"></a>04916 <span class="comment"> */</span>
<a name="l04917"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html">04917</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html" title="cvmx_endor_ofs_hmm_intr_rstatus">cvmx_endor_ofs_hmm_intr_rstatus</a> {
<a name="l04918"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html#a56d4a2fb0b2d1069869b8ede98a7f3b0">04918</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html#a56d4a2fb0b2d1069869b8ede98a7f3b0">u32</a>;
<a name="l04919"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html">04919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html">cvmx_endor_ofs_hmm_intr_rstatus_s</a> {
<a name="l04920"></a>04920 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04921"></a>04921 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a6e4c4cfc685741c12a9dbf770c94ebaa">reserved_2_31</a>                : 30;
<a name="l04922"></a>04922     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a1e1f46ae4a13723f69941fbb76d5806b">xfer_q_empty</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04923"></a>04923     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a9178c5390dc03de17efe072979b1a156">xfer_complete</a>                : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04924"></a>04924 <span class="preprocessor">#else</span>
<a name="l04925"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a9178c5390dc03de17efe072979b1a156">04925</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a9178c5390dc03de17efe072979b1a156">xfer_complete</a>                : 1;
<a name="l04926"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a1e1f46ae4a13723f69941fbb76d5806b">04926</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a1e1f46ae4a13723f69941fbb76d5806b">xfer_q_empty</a>                 : 1;
<a name="l04927"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a6e4c4cfc685741c12a9dbf770c94ebaa">04927</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html#a6e4c4cfc685741c12a9dbf770c94ebaa">reserved_2_31</a>                : 30;
<a name="l04928"></a>04928 <span class="preprocessor">#endif</span>
<a name="l04929"></a>04929 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html#ab9df5a2c065d97af561c822e050ab2e9">s</a>;
<a name="l04930"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html#adf41045cc7d86b6f531c27d9884f4bf8">04930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__rstatus_1_1cvmx__endor__ofs__hmm__intr__rstatus__s.html">cvmx_endor_ofs_hmm_intr_rstatus_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html#adf41045cc7d86b6f531c27d9884f4bf8">cnf71xx</a>;
<a name="l04931"></a>04931 };
<a name="l04932"></a><a class="code" href="cvmx-endor-defs_8h.html#a42ec89aabc1aba027d438581a5765fe7">04932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html" title="cvmx_endor_ofs_hmm_intr_rstatus">cvmx_endor_ofs_hmm_intr_rstatus</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__rstatus.html" title="cvmx_endor_ofs_hmm_intr_rstatus">cvmx_endor_ofs_hmm_intr_rstatus_t</a>;
<a name="l04933"></a>04933 <span class="comment"></span>
<a name="l04934"></a>04934 <span class="comment">/**</span>
<a name="l04935"></a>04935 <span class="comment"> * cvmx_endor_ofs_hmm_intr_status</span>
<a name="l04936"></a>04936 <span class="comment"> */</span>
<a name="l04937"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html">04937</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html" title="cvmx_endor_ofs_hmm_intr_status">cvmx_endor_ofs_hmm_intr_status</a> {
<a name="l04938"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html#a72252bdfb5a402a1798b6670193b4f52">04938</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html#a72252bdfb5a402a1798b6670193b4f52">u32</a>;
<a name="l04939"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html">04939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html">cvmx_endor_ofs_hmm_intr_status_s</a> {
<a name="l04940"></a>04940 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04941"></a>04941 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#aace0149ac87e0cf654ade16edf74b911">reserved_2_31</a>                : 30;
<a name="l04942"></a>04942     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#a7d2c14769a1dee0f0e06f8fedeba73e1">xfer_q_empty</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04943"></a>04943     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#ab258951ddad8fbf583c8b7207685a6ee">xfer_complete</a>                : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04944"></a>04944 <span class="preprocessor">#else</span>
<a name="l04945"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#ab258951ddad8fbf583c8b7207685a6ee">04945</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#ab258951ddad8fbf583c8b7207685a6ee">xfer_complete</a>                : 1;
<a name="l04946"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#a7d2c14769a1dee0f0e06f8fedeba73e1">04946</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#a7d2c14769a1dee0f0e06f8fedeba73e1">xfer_q_empty</a>                 : 1;
<a name="l04947"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#aace0149ac87e0cf654ade16edf74b911">04947</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html#aace0149ac87e0cf654ade16edf74b911">reserved_2_31</a>                : 30;
<a name="l04948"></a>04948 <span class="preprocessor">#endif</span>
<a name="l04949"></a>04949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html#a2d06f37f43dd68d930b380aa93b255b5">s</a>;
<a name="l04950"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html#a03a26d1fa7521fbed7f93b6f16ed6122">04950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__status_1_1cvmx__endor__ofs__hmm__intr__status__s.html">cvmx_endor_ofs_hmm_intr_status_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html#a03a26d1fa7521fbed7f93b6f16ed6122">cnf71xx</a>;
<a name="l04951"></a>04951 };
<a name="l04952"></a><a class="code" href="cvmx-endor-defs_8h.html#a39e52652fb609518a9931c45d3d8e378">04952</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html" title="cvmx_endor_ofs_hmm_intr_status">cvmx_endor_ofs_hmm_intr_status</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__status.html" title="cvmx_endor_ofs_hmm_intr_status">cvmx_endor_ofs_hmm_intr_status_t</a>;
<a name="l04953"></a>04953 <span class="comment"></span>
<a name="l04954"></a>04954 <span class="comment">/**</span>
<a name="l04955"></a>04955 <span class="comment"> * cvmx_endor_ofs_hmm_intr_test</span>
<a name="l04956"></a>04956 <span class="comment"> */</span>
<a name="l04957"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html">04957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html" title="cvmx_endor_ofs_hmm_intr_test">cvmx_endor_ofs_hmm_intr_test</a> {
<a name="l04958"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html#a5b87042810a8c8286a0990d689fd8ab7">04958</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html#a5b87042810a8c8286a0990d689fd8ab7">u32</a>;
<a name="l04959"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html">04959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html">cvmx_endor_ofs_hmm_intr_test_s</a> {
<a name="l04960"></a>04960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04961"></a>04961 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a6a999e82da73f992bc811298e09fdb44">reserved_2_31</a>                : 30;
<a name="l04962"></a>04962     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#aa2899159db8c54b790c9f0ec4a5926e4">xfer_q_empty</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04963"></a>04963     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a7971881b8cc9388d23fb4d6e69469a8e">xfer_complete</a>                : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04964"></a>04964 <span class="preprocessor">#else</span>
<a name="l04965"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a7971881b8cc9388d23fb4d6e69469a8e">04965</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a7971881b8cc9388d23fb4d6e69469a8e">xfer_complete</a>                : 1;
<a name="l04966"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#aa2899159db8c54b790c9f0ec4a5926e4">04966</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#aa2899159db8c54b790c9f0ec4a5926e4">xfer_q_empty</a>                 : 1;
<a name="l04967"></a><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a6a999e82da73f992bc811298e09fdb44">04967</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html#a6a999e82da73f992bc811298e09fdb44">reserved_2_31</a>                : 30;
<a name="l04968"></a>04968 <span class="preprocessor">#endif</span>
<a name="l04969"></a>04969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html#a14f60b73cf8c80c9c83aef522daceca9">s</a>;
<a name="l04970"></a><a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html#a82e7e0ebfaf1efceccb9bdd4f4e3d7c1">04970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__intr__test_1_1cvmx__endor__ofs__hmm__intr__test__s.html">cvmx_endor_ofs_hmm_intr_test_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html#a82e7e0ebfaf1efceccb9bdd4f4e3d7c1">cnf71xx</a>;
<a name="l04971"></a>04971 };
<a name="l04972"></a><a class="code" href="cvmx-endor-defs_8h.html#a27a1e08a54e758963c2aec533a54323a">04972</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html" title="cvmx_endor_ofs_hmm_intr_test">cvmx_endor_ofs_hmm_intr_test</a> <a class="code" href="unioncvmx__endor__ofs__hmm__intr__test.html" title="cvmx_endor_ofs_hmm_intr_test">cvmx_endor_ofs_hmm_intr_test_t</a>;
<a name="l04973"></a>04973 <span class="comment"></span>
<a name="l04974"></a>04974 <span class="comment">/**</span>
<a name="l04975"></a>04975 <span class="comment"> * cvmx_endor_ofs_hmm_mode</span>
<a name="l04976"></a>04976 <span class="comment"> */</span>
<a name="l04977"></a><a class="code" href="unioncvmx__endor__ofs__hmm__mode.html">04977</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__mode.html" title="cvmx_endor_ofs_hmm_mode">cvmx_endor_ofs_hmm_mode</a> {
<a name="l04978"></a><a class="code" href="unioncvmx__endor__ofs__hmm__mode.html#a8936a873aef2e2a997ee5978a4211b51">04978</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__mode.html#a8936a873aef2e2a997ee5978a4211b51">u32</a>;
<a name="l04979"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html">04979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html">cvmx_endor_ofs_hmm_mode_s</a> {
<a name="l04980"></a>04980 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04981"></a>04981 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a66f23b870041907dd31077a837a696a1">reserved_6_31</a>                : 26;
<a name="l04982"></a>04982     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a4ecb36c38d326d5331f535f43b06f7d7">itlv_bufmode</a>                 : 2;  <span class="comment">/**&lt; interleave buffer : 0==1:1, 1==2:1, 2==4:1 */</span>
<a name="l04983"></a>04983     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a31d587d68700ff8621b81c4d6d689b01">reserved_2_3</a>                 : 2;
<a name="l04984"></a>04984     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a5c04c7c7aa4fad1d2f81a993afe2e8c1">mem_clr_enb</a>                  : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04985"></a>04985     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#aaf573d07bedb1f0a3f3d2a27cceff66f">auto_clk_enb</a>                 : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l04986"></a>04986 <span class="preprocessor">#else</span>
<a name="l04987"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#aaf573d07bedb1f0a3f3d2a27cceff66f">04987</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#aaf573d07bedb1f0a3f3d2a27cceff66f">auto_clk_enb</a>                 : 1;
<a name="l04988"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a5c04c7c7aa4fad1d2f81a993afe2e8c1">04988</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a5c04c7c7aa4fad1d2f81a993afe2e8c1">mem_clr_enb</a>                  : 1;
<a name="l04989"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a31d587d68700ff8621b81c4d6d689b01">04989</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a31d587d68700ff8621b81c4d6d689b01">reserved_2_3</a>                 : 2;
<a name="l04990"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a4ecb36c38d326d5331f535f43b06f7d7">04990</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a4ecb36c38d326d5331f535f43b06f7d7">itlv_bufmode</a>                 : 2;
<a name="l04991"></a><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a66f23b870041907dd31077a837a696a1">04991</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html#a66f23b870041907dd31077a837a696a1">reserved_6_31</a>                : 26;
<a name="l04992"></a>04992 <span class="preprocessor">#endif</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__mode.html#aceb03ba327f7978805db2a3d9b251451">s</a>;
<a name="l04994"></a><a class="code" href="unioncvmx__endor__ofs__hmm__mode.html#ac605af4c3ea947321d1b1dbd0a28c105">04994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__mode_1_1cvmx__endor__ofs__hmm__mode__s.html">cvmx_endor_ofs_hmm_mode_s</a>      <a class="code" href="unioncvmx__endor__ofs__hmm__mode.html#ac605af4c3ea947321d1b1dbd0a28c105">cnf71xx</a>;
<a name="l04995"></a>04995 };
<a name="l04996"></a><a class="code" href="cvmx-endor-defs_8h.html#ab3e868b27d6867f39a6f0c3955343188">04996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__mode.html" title="cvmx_endor_ofs_hmm_mode">cvmx_endor_ofs_hmm_mode</a> <a class="code" href="unioncvmx__endor__ofs__hmm__mode.html" title="cvmx_endor_ofs_hmm_mode">cvmx_endor_ofs_hmm_mode_t</a>;
<a name="l04997"></a>04997 <span class="comment"></span>
<a name="l04998"></a>04998 <span class="comment">/**</span>
<a name="l04999"></a>04999 <span class="comment"> * cvmx_endor_ofs_hmm_start_addr0</span>
<a name="l05000"></a>05000 <span class="comment"> */</span>
<a name="l05001"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html">05001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html" title="cvmx_endor_ofs_hmm_start_addr0">cvmx_endor_ofs_hmm_start_addr0</a> {
<a name="l05002"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html#a9f0c209530a330186fc008042bc16bef">05002</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html#a9f0c209530a330186fc008042bc16bef">u32</a>;
<a name="l05003"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html">05003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html">cvmx_endor_ofs_hmm_start_addr0_s</a> {
<a name="l05004"></a>05004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05005"></a>05005 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#a06cda9f7d2f029438560d1ff08cc6d89">reserved_24_31</a>               : 8;
<a name="l05006"></a>05006     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#ae2fc51e387aee0bd7a9e733ecc9b4645">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l05007"></a>05007 <span class="preprocessor">#else</span>
<a name="l05008"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#ae2fc51e387aee0bd7a9e733ecc9b4645">05008</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#ae2fc51e387aee0bd7a9e733ecc9b4645">addr</a>                         : 24;
<a name="l05009"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#a06cda9f7d2f029438560d1ff08cc6d89">05009</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html#a06cda9f7d2f029438560d1ff08cc6d89">reserved_24_31</a>               : 8;
<a name="l05010"></a>05010 <span class="preprocessor">#endif</span>
<a name="l05011"></a>05011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html#a5c6f7dfe6bbb9313e0d0600c48b42629">s</a>;
<a name="l05012"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html#af1a5eb80bc0d6b649c88181fb06c7994">05012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr0_1_1cvmx__endor__ofs__hmm__start__addr0__s.html">cvmx_endor_ofs_hmm_start_addr0_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html#af1a5eb80bc0d6b649c88181fb06c7994">cnf71xx</a>;
<a name="l05013"></a>05013 };
<a name="l05014"></a><a class="code" href="cvmx-endor-defs_8h.html#ade3c87149e91dc4a63e6937bbf798ff7">05014</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html" title="cvmx_endor_ofs_hmm_start_addr0">cvmx_endor_ofs_hmm_start_addr0</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr0.html" title="cvmx_endor_ofs_hmm_start_addr0">cvmx_endor_ofs_hmm_start_addr0_t</a>;
<a name="l05015"></a>05015 <span class="comment"></span>
<a name="l05016"></a>05016 <span class="comment">/**</span>
<a name="l05017"></a>05017 <span class="comment"> * cvmx_endor_ofs_hmm_start_addr1</span>
<a name="l05018"></a>05018 <span class="comment"> */</span>
<a name="l05019"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html">05019</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html" title="cvmx_endor_ofs_hmm_start_addr1">cvmx_endor_ofs_hmm_start_addr1</a> {
<a name="l05020"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html#a1ee369b6861c44d758ab825b9ef5b054">05020</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html#a1ee369b6861c44d758ab825b9ef5b054">u32</a>;
<a name="l05021"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html">05021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html">cvmx_endor_ofs_hmm_start_addr1_s</a> {
<a name="l05022"></a>05022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a4a4500dfc0f258ea25d60e85eae43818">reserved_24_31</a>               : 8;
<a name="l05024"></a>05024     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a7a66602ab4b20a5c01e795c751bd6dd2">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l05025"></a>05025 <span class="preprocessor">#else</span>
<a name="l05026"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a7a66602ab4b20a5c01e795c751bd6dd2">05026</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a7a66602ab4b20a5c01e795c751bd6dd2">addr</a>                         : 24;
<a name="l05027"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a4a4500dfc0f258ea25d60e85eae43818">05027</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html#a4a4500dfc0f258ea25d60e85eae43818">reserved_24_31</a>               : 8;
<a name="l05028"></a>05028 <span class="preprocessor">#endif</span>
<a name="l05029"></a>05029 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html#a057088fc79d085f958c59cc64c6021ac">s</a>;
<a name="l05030"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html#ad044f8bc21dbc9a01a6c034393d960c6">05030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr1_1_1cvmx__endor__ofs__hmm__start__addr1__s.html">cvmx_endor_ofs_hmm_start_addr1_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html#ad044f8bc21dbc9a01a6c034393d960c6">cnf71xx</a>;
<a name="l05031"></a>05031 };
<a name="l05032"></a><a class="code" href="cvmx-endor-defs_8h.html#a9cce0902263f976f744170b242f7e3f7">05032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html" title="cvmx_endor_ofs_hmm_start_addr1">cvmx_endor_ofs_hmm_start_addr1</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr1.html" title="cvmx_endor_ofs_hmm_start_addr1">cvmx_endor_ofs_hmm_start_addr1_t</a>;
<a name="l05033"></a>05033 <span class="comment"></span>
<a name="l05034"></a>05034 <span class="comment">/**</span>
<a name="l05035"></a>05035 <span class="comment"> * cvmx_endor_ofs_hmm_start_addr2</span>
<a name="l05036"></a>05036 <span class="comment"> */</span>
<a name="l05037"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html">05037</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html" title="cvmx_endor_ofs_hmm_start_addr2">cvmx_endor_ofs_hmm_start_addr2</a> {
<a name="l05038"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html#a12b93f2de8937448390ff845c2057925">05038</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html#a12b93f2de8937448390ff845c2057925">u32</a>;
<a name="l05039"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html">05039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html">cvmx_endor_ofs_hmm_start_addr2_s</a> {
<a name="l05040"></a>05040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05041"></a>05041 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#a474547b3ffb4d347a3f39640b9e988e1">reserved_24_31</a>               : 8;
<a name="l05042"></a>05042     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#ab39eb378725c5f18b3cabe4b7e812eb1">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l05043"></a>05043 <span class="preprocessor">#else</span>
<a name="l05044"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#ab39eb378725c5f18b3cabe4b7e812eb1">05044</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#ab39eb378725c5f18b3cabe4b7e812eb1">addr</a>                         : 24;
<a name="l05045"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#a474547b3ffb4d347a3f39640b9e988e1">05045</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html#a474547b3ffb4d347a3f39640b9e988e1">reserved_24_31</a>               : 8;
<a name="l05046"></a>05046 <span class="preprocessor">#endif</span>
<a name="l05047"></a>05047 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html#ac5adc91bc99698f3661d608768544e34">s</a>;
<a name="l05048"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html#a7281ae8464ef60e4e60ae1b8931ffbfc">05048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr2_1_1cvmx__endor__ofs__hmm__start__addr2__s.html">cvmx_endor_ofs_hmm_start_addr2_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html#a7281ae8464ef60e4e60ae1b8931ffbfc">cnf71xx</a>;
<a name="l05049"></a>05049 };
<a name="l05050"></a><a class="code" href="cvmx-endor-defs_8h.html#a25b12ac5d68e93f2a2784eae2cc654dd">05050</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html" title="cvmx_endor_ofs_hmm_start_addr2">cvmx_endor_ofs_hmm_start_addr2</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr2.html" title="cvmx_endor_ofs_hmm_start_addr2">cvmx_endor_ofs_hmm_start_addr2_t</a>;
<a name="l05051"></a>05051 <span class="comment"></span>
<a name="l05052"></a>05052 <span class="comment">/**</span>
<a name="l05053"></a>05053 <span class="comment"> * cvmx_endor_ofs_hmm_start_addr3</span>
<a name="l05054"></a>05054 <span class="comment"> */</span>
<a name="l05055"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html">05055</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html" title="cvmx_endor_ofs_hmm_start_addr3">cvmx_endor_ofs_hmm_start_addr3</a> {
<a name="l05056"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html#a44c00ae3c3759ab956c9627e70c4f20a">05056</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html#a44c00ae3c3759ab956c9627e70c4f20a">u32</a>;
<a name="l05057"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html">05057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html">cvmx_endor_ofs_hmm_start_addr3_s</a> {
<a name="l05058"></a>05058 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05059"></a>05059 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a5f99e78932349fe31ab1f1ba5d4ff959">reserved_24_31</a>               : 8;
<a name="l05060"></a>05060     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a6487ada1c935b76b31d670247ef30b30">addr</a>                         : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l05061"></a>05061 <span class="preprocessor">#else</span>
<a name="l05062"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a6487ada1c935b76b31d670247ef30b30">05062</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a6487ada1c935b76b31d670247ef30b30">addr</a>                         : 24;
<a name="l05063"></a><a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a5f99e78932349fe31ab1f1ba5d4ff959">05063</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html#a5f99e78932349fe31ab1f1ba5d4ff959">reserved_24_31</a>               : 8;
<a name="l05064"></a>05064 <span class="preprocessor">#endif</span>
<a name="l05065"></a>05065 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html#a029f76ec40047f1342fb936d2b4c214b">s</a>;
<a name="l05066"></a><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html#a04f85ef00d7d4900ec30e2f9f7eac7ff">05066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__start__addr3_1_1cvmx__endor__ofs__hmm__start__addr3__s.html">cvmx_endor_ofs_hmm_start_addr3_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html#a04f85ef00d7d4900ec30e2f9f7eac7ff">cnf71xx</a>;
<a name="l05067"></a>05067 };
<a name="l05068"></a><a class="code" href="cvmx-endor-defs_8h.html#acace593d3607c936a39e2ef16e842253">05068</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html" title="cvmx_endor_ofs_hmm_start_addr3">cvmx_endor_ofs_hmm_start_addr3</a> <a class="code" href="unioncvmx__endor__ofs__hmm__start__addr3.html" title="cvmx_endor_ofs_hmm_start_addr3">cvmx_endor_ofs_hmm_start_addr3_t</a>;
<a name="l05069"></a>05069 <span class="comment"></span>
<a name="l05070"></a>05070 <span class="comment">/**</span>
<a name="l05071"></a>05071 <span class="comment"> * cvmx_endor_ofs_hmm_status</span>
<a name="l05072"></a>05072 <span class="comment"> */</span>
<a name="l05073"></a><a class="code" href="unioncvmx__endor__ofs__hmm__status.html">05073</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__status.html" title="cvmx_endor_ofs_hmm_status">cvmx_endor_ofs_hmm_status</a> {
<a name="l05074"></a><a class="code" href="unioncvmx__endor__ofs__hmm__status.html#a37321a9af444efa15ad047cfbfab7adb">05074</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__status.html#a37321a9af444efa15ad047cfbfab7adb">u32</a>;
<a name="l05075"></a><a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html">05075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html">cvmx_endor_ofs_hmm_status_s</a> {
<a name="l05076"></a>05076 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05077"></a>05077 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html#a26132962cedbae7a9e8b8f4f3adcaccc">reserved_0_31</a>                : 32;
<a name="l05078"></a>05078 <span class="preprocessor">#else</span>
<a name="l05079"></a><a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html#a26132962cedbae7a9e8b8f4f3adcaccc">05079</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html#a26132962cedbae7a9e8b8f4f3adcaccc">reserved_0_31</a>                : 32;
<a name="l05080"></a>05080 <span class="preprocessor">#endif</span>
<a name="l05081"></a>05081 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__status.html#a210b1c1a1ff2f2508fa0ff5590518067">s</a>;
<a name="l05082"></a><a class="code" href="unioncvmx__endor__ofs__hmm__status.html#a39560c2fe1ff4f7dcaa565a364af234b">05082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__status_1_1cvmx__endor__ofs__hmm__status__s.html">cvmx_endor_ofs_hmm_status_s</a>    <a class="code" href="unioncvmx__endor__ofs__hmm__status.html#a39560c2fe1ff4f7dcaa565a364af234b">cnf71xx</a>;
<a name="l05083"></a>05083 };
<a name="l05084"></a><a class="code" href="cvmx-endor-defs_8h.html#ab2469a165968f9a8e343b049f9a1a201">05084</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__status.html" title="cvmx_endor_ofs_hmm_status">cvmx_endor_ofs_hmm_status</a> <a class="code" href="unioncvmx__endor__ofs__hmm__status.html" title="cvmx_endor_ofs_hmm_status">cvmx_endor_ofs_hmm_status_t</a>;
<a name="l05085"></a>05085 <span class="comment"></span>
<a name="l05086"></a>05086 <span class="comment">/**</span>
<a name="l05087"></a>05087 <span class="comment"> * cvmx_endor_ofs_hmm_xfer_cnt</span>
<a name="l05088"></a>05088 <span class="comment"> */</span>
<a name="l05089"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html">05089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html" title="cvmx_endor_ofs_hmm_xfer_cnt">cvmx_endor_ofs_hmm_xfer_cnt</a> {
<a name="l05090"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html#afe1f8e1b303eeac943c120157210d775">05090</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html#afe1f8e1b303eeac943c120157210d775">u32</a>;
<a name="l05091"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html">05091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html">cvmx_endor_ofs_hmm_xfer_cnt_s</a> {
<a name="l05092"></a>05092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05093"></a>05093 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a70ffdaabc6740ca2dba6a066bc697b4a">xfer_comp_intr</a>               : 1;  <span class="comment">/**&lt; transfer complete interrupt. */</span>
<a name="l05094"></a>05094     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a25ceeeb9ac26951855117729c0ffdf10">slice_mode</a>                   : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l05095"></a>05095     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a03aa202202cd40b3ad4d045e02a83cf5">cbuf_mode</a>                    : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l05096"></a>05096     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#ac6254d4593694326710861da0f1b71b3">reserved_16_28</a>               : 13;
<a name="l05097"></a>05097     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a9947c7911e22093019d57482711be8a3">wordcnt</a>                      : 16; <span class="comment">/**&lt; word count. */</span>
<a name="l05098"></a>05098 <span class="preprocessor">#else</span>
<a name="l05099"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a9947c7911e22093019d57482711be8a3">05099</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a9947c7911e22093019d57482711be8a3">wordcnt</a>                      : 16;
<a name="l05100"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#ac6254d4593694326710861da0f1b71b3">05100</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#ac6254d4593694326710861da0f1b71b3">reserved_16_28</a>               : 13;
<a name="l05101"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a03aa202202cd40b3ad4d045e02a83cf5">05101</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a03aa202202cd40b3ad4d045e02a83cf5">cbuf_mode</a>                    : 1;
<a name="l05102"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a25ceeeb9ac26951855117729c0ffdf10">05102</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a25ceeeb9ac26951855117729c0ffdf10">slice_mode</a>                   : 1;
<a name="l05103"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a70ffdaabc6740ca2dba6a066bc697b4a">05103</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html#a70ffdaabc6740ca2dba6a066bc697b4a">xfer_comp_intr</a>               : 1;
<a name="l05104"></a>05104 <span class="preprocessor">#endif</span>
<a name="l05105"></a>05105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html#a4de6c2d140dfc583964738ec764fe0ef">s</a>;
<a name="l05106"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html#a7124ab6a4dd81b4dd1a95979bca834fe">05106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__cnt_1_1cvmx__endor__ofs__hmm__xfer__cnt__s.html">cvmx_endor_ofs_hmm_xfer_cnt_s</a>  <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html#a7124ab6a4dd81b4dd1a95979bca834fe">cnf71xx</a>;
<a name="l05107"></a>05107 };
<a name="l05108"></a><a class="code" href="cvmx-endor-defs_8h.html#a717c9da8cb7a16cb9313f4ba2a55a194">05108</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html" title="cvmx_endor_ofs_hmm_xfer_cnt">cvmx_endor_ofs_hmm_xfer_cnt</a> <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__cnt.html" title="cvmx_endor_ofs_hmm_xfer_cnt">cvmx_endor_ofs_hmm_xfer_cnt_t</a>;
<a name="l05109"></a>05109 <span class="comment"></span>
<a name="l05110"></a>05110 <span class="comment">/**</span>
<a name="l05111"></a>05111 <span class="comment"> * cvmx_endor_ofs_hmm_xfer_q_status</span>
<a name="l05112"></a>05112 <span class="comment"> */</span>
<a name="l05113"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html">05113</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html" title="cvmx_endor_ofs_hmm_xfer_q_status">cvmx_endor_ofs_hmm_xfer_q_status</a> {
<a name="l05114"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html#a2827fcd9a65366e5483bfc8b94d16f05">05114</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html#a2827fcd9a65366e5483bfc8b94d16f05">u32</a>;
<a name="l05115"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html">05115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html">cvmx_endor_ofs_hmm_xfer_q_status_s</a> {
<a name="l05116"></a>05116 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05117"></a>05117 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html#add5640b4b1ade90b0243c3d774df22b8">status</a>                       : 32; <span class="comment">/**&lt; number of slots to queue buffer transaction. */</span>
<a name="l05118"></a>05118 <span class="preprocessor">#else</span>
<a name="l05119"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html#add5640b4b1ade90b0243c3d774df22b8">05119</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html#add5640b4b1ade90b0243c3d774df22b8">status</a>                       : 32;
<a name="l05120"></a>05120 <span class="preprocessor">#endif</span>
<a name="l05121"></a>05121 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html#a077168cacb279c58608f93f8e83030da">s</a>;
<a name="l05122"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html#a80535e3ed8d71b740a148f4b85bdfabc">05122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__q__status_1_1cvmx__endor__ofs__hmm__xfer__q__status__s.html">cvmx_endor_ofs_hmm_xfer_q_status_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html#a80535e3ed8d71b740a148f4b85bdfabc">cnf71xx</a>;
<a name="l05123"></a>05123 };
<a name="l05124"></a><a class="code" href="cvmx-endor-defs_8h.html#a8d90fd183491e23fa360ee6c34391b2e">05124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html" title="cvmx_endor_ofs_hmm_xfer_q_status">cvmx_endor_ofs_hmm_xfer_q_status</a> <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__q__status.html" title="cvmx_endor_ofs_hmm_xfer_q_status">cvmx_endor_ofs_hmm_xfer_q_status_t</a>;
<a name="l05125"></a>05125 <span class="comment"></span>
<a name="l05126"></a>05126 <span class="comment">/**</span>
<a name="l05127"></a>05127 <span class="comment"> * cvmx_endor_ofs_hmm_xfer_start</span>
<a name="l05128"></a>05128 <span class="comment"> */</span>
<a name="l05129"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html">05129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html" title="cvmx_endor_ofs_hmm_xfer_start">cvmx_endor_ofs_hmm_xfer_start</a> {
<a name="l05130"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html#ad4e0aa79d69adc4530e56e1365ad873b">05130</a>     uint32_t <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html#ad4e0aa79d69adc4530e56e1365ad873b">u32</a>;
<a name="l05131"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html">05131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html">cvmx_endor_ofs_hmm_xfer_start_s</a> {
<a name="l05132"></a>05132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a6fbc1b469a1e974a83b97fc36f06fe0b">reserved_1_31</a>                : 31;
<a name="l05134"></a>05134     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a2d59eefb019cf839035c10d7a7a55611">start</a>                        : 1;  <span class="comment">/**&lt; reserved. */</span>
<a name="l05135"></a>05135 <span class="preprocessor">#else</span>
<a name="l05136"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a2d59eefb019cf839035c10d7a7a55611">05136</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a2d59eefb019cf839035c10d7a7a55611">start</a>                        : 1;
<a name="l05137"></a><a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a6fbc1b469a1e974a83b97fc36f06fe0b">05137</a>     uint32_t <a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html#a6fbc1b469a1e974a83b97fc36f06fe0b">reserved_1_31</a>                : 31;
<a name="l05138"></a>05138 <span class="preprocessor">#endif</span>
<a name="l05139"></a>05139 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html#a1a94ec094118f95c277e574968bf8f38">s</a>;
<a name="l05140"></a><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html#a921e97f968c5651852f8e8cc19471825">05140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__ofs__hmm__xfer__start_1_1cvmx__endor__ofs__hmm__xfer__start__s.html">cvmx_endor_ofs_hmm_xfer_start_s</a> <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html#a921e97f968c5651852f8e8cc19471825">cnf71xx</a>;
<a name="l05141"></a>05141 };
<a name="l05142"></a><a class="code" href="cvmx-endor-defs_8h.html#a0697295ffda9223f64cd9646792537bf">05142</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html" title="cvmx_endor_ofs_hmm_xfer_start">cvmx_endor_ofs_hmm_xfer_start</a> <a class="code" href="unioncvmx__endor__ofs__hmm__xfer__start.html" title="cvmx_endor_ofs_hmm_xfer_start">cvmx_endor_ofs_hmm_xfer_start_t</a>;
<a name="l05143"></a>05143 <span class="comment"></span>
<a name="l05144"></a>05144 <span class="comment">/**</span>
<a name="l05145"></a>05145 <span class="comment"> * cvmx_endor_rfif_1pps_gen_cfg</span>
<a name="l05146"></a>05146 <span class="comment"> */</span>
<a name="l05147"></a><a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html">05147</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html" title="cvmx_endor_rfif_1pps_gen_cfg">cvmx_endor_rfif_1pps_gen_cfg</a> {
<a name="l05148"></a><a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html#ab59a27961c254f76aa9a6d7466780a1a">05148</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html#ab59a27961c254f76aa9a6d7466780a1a">u32</a>;
<a name="l05149"></a><a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html">05149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html">cvmx_endor_rfif_1pps_gen_cfg_s</a> {
<a name="l05150"></a>05150 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05151"></a>05151 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a38e4957b8e1288ba8371319f6c4c6738">reserved_1_31</a>                : 31;
<a name="l05152"></a>05152     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a53bede6108d0593d8c73a83c7fc2cc2e">ena</a>                          : 1;  <span class="comment">/**&lt; Enable 1PPS Generation and Tracking</span>
<a name="l05153"></a>05153 <span class="comment">                                                         - 0: 1PPS signal not tracked or generated</span>
<a name="l05154"></a>05154 <span class="comment">                                                         - 1: 1PPS signal generated and tracked */</span>
<a name="l05155"></a>05155 <span class="preprocessor">#else</span>
<a name="l05156"></a><a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a53bede6108d0593d8c73a83c7fc2cc2e">05156</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a53bede6108d0593d8c73a83c7fc2cc2e">ena</a>                          : 1;
<a name="l05157"></a><a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a38e4957b8e1288ba8371319f6c4c6738">05157</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html#a38e4957b8e1288ba8371319f6c4c6738">reserved_1_31</a>                : 31;
<a name="l05158"></a>05158 <span class="preprocessor">#endif</span>
<a name="l05159"></a>05159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html#ade3ab77f6dd455268acc1089dccaa19e">s</a>;
<a name="l05160"></a><a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html#a4a58f26b9667eeeead1d11c8c94fa7a3">05160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__gen__cfg_1_1cvmx__endor__rfif__1pps__gen__cfg__s.html">cvmx_endor_rfif_1pps_gen_cfg_s</a> <a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html#a4a58f26b9667eeeead1d11c8c94fa7a3">cnf71xx</a>;
<a name="l05161"></a>05161 };
<a name="l05162"></a><a class="code" href="cvmx-endor-defs_8h.html#a4ab6240eecdc9fe11f51270a887d62c4">05162</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html" title="cvmx_endor_rfif_1pps_gen_cfg">cvmx_endor_rfif_1pps_gen_cfg</a> <a class="code" href="unioncvmx__endor__rfif__1pps__gen__cfg.html" title="cvmx_endor_rfif_1pps_gen_cfg">cvmx_endor_rfif_1pps_gen_cfg_t</a>;
<a name="l05163"></a>05163 <span class="comment"></span>
<a name="l05164"></a>05164 <span class="comment">/**</span>
<a name="l05165"></a>05165 <span class="comment"> * cvmx_endor_rfif_1pps_sample_cnt_offset</span>
<a name="l05166"></a>05166 <span class="comment"> */</span>
<a name="l05167"></a><a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html">05167</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html" title="cvmx_endor_rfif_1pps_sample_cnt_offset">cvmx_endor_rfif_1pps_sample_cnt_offset</a> {
<a name="l05168"></a><a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html#afcea89e0c41745d2e4d6c0e7f41d9780">05168</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html#afcea89e0c41745d2e4d6c0e7f41d9780">u32</a>;
<a name="l05169"></a><a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html">05169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html">cvmx_endor_rfif_1pps_sample_cnt_offset_s</a> {
<a name="l05170"></a>05170 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05171"></a>05171 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#af7a1ea75edf30ec8792663fb788a6b3d">reserved_20_31</a>               : 12;
<a name="l05172"></a>05172     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#aae3b879ea5980c18780e6050083ea5bc">offset</a>                       : 20; <span class="comment">/**&lt; This register holds the sample count at which the 1PPS</span>
<a name="l05173"></a>05173 <span class="comment">                                                         was received.</span>
<a name="l05174"></a>05174 <span class="comment">                                                         Upon reset, the sample counter starts at 0 when the</span>
<a name="l05175"></a>05175 <span class="comment">                                                         first 1PPS is received and then increments to wrap</span>
<a name="l05176"></a>05176 <span class="comment">                                                         around at FRAME_L-1. At each subsequent 1PPS, a</span>
<a name="l05177"></a>05177 <span class="comment">                                                         snapshot of the sample counter is taken and the count</span>
<a name="l05178"></a>05178 <span class="comment">                                                         is made available via this register. This enables</span>
<a name="l05179"></a>05179 <span class="comment">                                                         software to monitor the RF clock drift relative to</span>
<a name="l05180"></a>05180 <span class="comment">                                                         the 1PPS. */</span>
<a name="l05181"></a>05181 <span class="preprocessor">#else</span>
<a name="l05182"></a><a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#aae3b879ea5980c18780e6050083ea5bc">05182</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#aae3b879ea5980c18780e6050083ea5bc">offset</a>                       : 20;
<a name="l05183"></a><a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#af7a1ea75edf30ec8792663fb788a6b3d">05183</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html#af7a1ea75edf30ec8792663fb788a6b3d">reserved_20_31</a>               : 12;
<a name="l05184"></a>05184 <span class="preprocessor">#endif</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html#a7bad556987c830063c6cfffebb6d924f">s</a>;
<a name="l05186"></a><a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html#afd81a691a3d034527d839fa0b186b4f4">05186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__sample__cnt__offset_1_1cvmx__endor__rfif__1pps__sample__cnt__offset__s.html">cvmx_endor_rfif_1pps_sample_cnt_offset_s</a> <a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html#afd81a691a3d034527d839fa0b186b4f4">cnf71xx</a>;
<a name="l05187"></a>05187 };
<a name="l05188"></a><a class="code" href="cvmx-endor-defs_8h.html#a5ebe48a3aeb57a7694177ea412dccbd9">05188</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html" title="cvmx_endor_rfif_1pps_sample_cnt_offset">cvmx_endor_rfif_1pps_sample_cnt_offset</a> <a class="code" href="unioncvmx__endor__rfif__1pps__sample__cnt__offset.html" title="cvmx_endor_rfif_1pps_sample_cnt_offset">cvmx_endor_rfif_1pps_sample_cnt_offset_t</a>;
<a name="l05189"></a>05189 <span class="comment"></span>
<a name="l05190"></a>05190 <span class="comment">/**</span>
<a name="l05191"></a>05191 <span class="comment"> * cvmx_endor_rfif_1pps_verif_gen_en</span>
<a name="l05192"></a>05192 <span class="comment"> */</span>
<a name="l05193"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html">05193</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html" title="cvmx_endor_rfif_1pps_verif_gen_en">cvmx_endor_rfif_1pps_verif_gen_en</a> {
<a name="l05194"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html#a19d29cb20f7797ac186173e61c9beac7">05194</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html#a19d29cb20f7797ac186173e61c9beac7">u32</a>;
<a name="l05195"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html">05195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html">cvmx_endor_rfif_1pps_verif_gen_en_s</a> {
<a name="l05196"></a>05196 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05197"></a>05197 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#a9cb211ea44939e1a9cb68e15a2043c00">reserved_1_31</a>                : 31;
<a name="l05198"></a>05198     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#afe43168e73ba07f9de774fce10846d60">ena</a>                          : 1;  <span class="comment">/**&lt; 1PPS generation for verification purposes</span>
<a name="l05199"></a>05199 <span class="comment">                                                         - 0: Disabled (default)</span>
<a name="l05200"></a>05200 <span class="comment">                                                         - 1: Enabled</span>
<a name="l05201"></a>05201 <span class="comment">                                                          Note the external 1PPS is not considered, when this bit</span>
<a name="l05202"></a>05202 <span class="comment">                                                          is set to 1. */</span>
<a name="l05203"></a>05203 <span class="preprocessor">#else</span>
<a name="l05204"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#afe43168e73ba07f9de774fce10846d60">05204</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#afe43168e73ba07f9de774fce10846d60">ena</a>                          : 1;
<a name="l05205"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#a9cb211ea44939e1a9cb68e15a2043c00">05205</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html#a9cb211ea44939e1a9cb68e15a2043c00">reserved_1_31</a>                : 31;
<a name="l05206"></a>05206 <span class="preprocessor">#endif</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html#adfa65c0e78bf4f6cfba538063c74cc26">s</a>;
<a name="l05208"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html#a8c10e7ff4fd48f771365289ca2f8412a">05208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__verif__gen__en_1_1cvmx__endor__rfif__1pps__verif__gen__en__s.html">cvmx_endor_rfif_1pps_verif_gen_en_s</a> <a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html#a8c10e7ff4fd48f771365289ca2f8412a">cnf71xx</a>;
<a name="l05209"></a>05209 };
<a name="l05210"></a><a class="code" href="cvmx-endor-defs_8h.html#ab8c7baed517ed7ceed994317a65e0bff">05210</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html" title="cvmx_endor_rfif_1pps_verif_gen_en">cvmx_endor_rfif_1pps_verif_gen_en</a> <a class="code" href="unioncvmx__endor__rfif__1pps__verif__gen__en.html" title="cvmx_endor_rfif_1pps_verif_gen_en">cvmx_endor_rfif_1pps_verif_gen_en_t</a>;
<a name="l05211"></a>05211 <span class="comment"></span>
<a name="l05212"></a>05212 <span class="comment">/**</span>
<a name="l05213"></a>05213 <span class="comment"> * cvmx_endor_rfif_1pps_verif_scnt</span>
<a name="l05214"></a>05214 <span class="comment"> */</span>
<a name="l05215"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html">05215</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html" title="cvmx_endor_rfif_1pps_verif_scnt">cvmx_endor_rfif_1pps_verif_scnt</a> {
<a name="l05216"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html#a2748f171934b0cd4e01b22b8909db196">05216</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html#a2748f171934b0cd4e01b22b8909db196">u32</a>;
<a name="l05217"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html">05217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html">cvmx_endor_rfif_1pps_verif_scnt_s</a> {
<a name="l05218"></a>05218 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05219"></a>05219 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#a7e7c6a42e90cc978c862bdcb9e653911">reserved_20_31</a>               : 12;
<a name="l05220"></a>05220     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#af6768af61b2cca4738036c154c1baffc">cnt</a>                          : 20; <span class="comment">/**&lt; Sample count at which the 1PPS is generated for</span>
<a name="l05221"></a>05221 <span class="comment">                                                         verification purposes. */</span>
<a name="l05222"></a>05222 <span class="preprocessor">#else</span>
<a name="l05223"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#af6768af61b2cca4738036c154c1baffc">05223</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#af6768af61b2cca4738036c154c1baffc">cnt</a>                          : 20;
<a name="l05224"></a><a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#a7e7c6a42e90cc978c862bdcb9e653911">05224</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html#a7e7c6a42e90cc978c862bdcb9e653911">reserved_20_31</a>               : 12;
<a name="l05225"></a>05225 <span class="preprocessor">#endif</span>
<a name="l05226"></a>05226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html#a84b18369e9ffea66bd9acd18faab5316">s</a>;
<a name="l05227"></a><a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html#a8faa3b739a486f7ed2fdff756b788033">05227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__1pps__verif__scnt_1_1cvmx__endor__rfif__1pps__verif__scnt__s.html">cvmx_endor_rfif_1pps_verif_scnt_s</a> <a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html#a8faa3b739a486f7ed2fdff756b788033">cnf71xx</a>;
<a name="l05228"></a>05228 };
<a name="l05229"></a><a class="code" href="cvmx-endor-defs_8h.html#accae00d6df565ffaf16a603b53d1a316">05229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html" title="cvmx_endor_rfif_1pps_verif_scnt">cvmx_endor_rfif_1pps_verif_scnt</a> <a class="code" href="unioncvmx__endor__rfif__1pps__verif__scnt.html" title="cvmx_endor_rfif_1pps_verif_scnt">cvmx_endor_rfif_1pps_verif_scnt_t</a>;
<a name="l05230"></a>05230 <span class="comment"></span>
<a name="l05231"></a>05231 <span class="comment">/**</span>
<a name="l05232"></a>05232 <span class="comment"> * cvmx_endor_rfif_conf</span>
<a name="l05233"></a>05233 <span class="comment"> */</span>
<a name="l05234"></a><a class="code" href="unioncvmx__endor__rfif__conf.html">05234</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__conf.html" title="cvmx_endor_rfif_conf">cvmx_endor_rfif_conf</a> {
<a name="l05235"></a><a class="code" href="unioncvmx__endor__rfif__conf.html#a471cec3b4c2df590a4b21ce51857be1d">05235</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__conf.html#a471cec3b4c2df590a4b21ce51857be1d">u32</a>;
<a name="l05236"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html">cvmx_endor_rfif_conf_s</a> {
<a name="l05237"></a>05237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2edad14358b7c39cba2607dabb75d9d6">reserved_18_31</a>               : 14;
<a name="l05239"></a>05239     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#aee2e7f863bc21a12c38ec9aee4a9b0fa">loopback</a>                     : 1;  <span class="comment">/**&lt; FDD loop back mode</span>
<a name="l05240"></a>05240 <span class="comment">                                                         - 0: Not in loopback mode(default)</span>
<a name="l05241"></a>05241 <span class="comment">                                                         - 1: loops back the tx ouput to the rx input inside the</span>
<a name="l05242"></a>05242 <span class="comment">                                                          rf_if */</span>
<a name="l05243"></a>05243     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#ad39e7daf45f5e565b8b9199b77ac8c35">mol</a>                          : 1;  <span class="comment">/**&lt; Manual Override Lock */</span>
<a name="l05244"></a>05244     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a9b85b664010accc0afe697069a139833">upd_style</a>                    : 1;  <span class="comment">/**&lt; TX and RX Windows parameters update style (default:0)</span>
<a name="l05245"></a>05245 <span class="comment">                                                         - 0: updated as written to the register (on the fly)</span>
<a name="l05246"></a>05246 <span class="comment">                                                          (not fully verified but kept in case limitations are</span>
<a name="l05247"></a>05247 <span class="comment">                                                          found with the other update scheme.)</span>
<a name="l05248"></a>05248 <span class="comment">                                                         - 1: updated at the specified time by registers 00F and</span>
<a name="l05249"></a>05249 <span class="comment">                                                          90F.</span>
<a name="l05250"></a>05250 <span class="comment">                                                          Note the frame length is updated after the last TX</span>
<a name="l05251"></a>05251 <span class="comment">                                                          window.</span>
<a name="l05252"></a>05252 <span class="comment">                                                         - 1: eNB, enables using 1PPS synchronization scheme. */</span>
<a name="l05253"></a>05253     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a794d8493cb70a55a3dfc416085919ab1">diversity</a>                    : 1;  <span class="comment">/**&lt; RX diversity disable (Used to support FDD SISO with CLK</span>
<a name="l05254"></a>05254 <span class="comment">                                                          4X)</span>
<a name="l05255"></a>05255 <span class="comment">                                                         - 0: Data gets written to the diversity FIFO in MIMO mode</span>
<a name="l05256"></a>05256 <span class="comment">                                                          (default).</span>
<a name="l05257"></a>05257 <span class="comment">                                                         - 1: No data written to the diversity FIFO in MIMO mode. */</span>
<a name="l05258"></a>05258     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a5a207bd0fb8a78a89a7278db24d33053">duplex</a>                       : 1;  <span class="comment">/**&lt; Division Duplex Mode</span>
<a name="l05259"></a>05259 <span class="comment">                                                         - 0: TDD (default)</span>
<a name="l05260"></a>05260 <span class="comment">                                                         - 1: FDD */</span>
<a name="l05261"></a>05261     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a75ea4006642759c514d1eda5475919c0">prod_type</a>                    : 1;  <span class="comment">/**&lt; Product Type</span>
<a name="l05262"></a>05262 <span class="comment">                                                         - 0: UE (default), enables using sync and timing advance</span>
<a name="l05263"></a>05263 <span class="comment">                                                          synchronization schemes. */</span>
<a name="l05264"></a>05264     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7b1e52d9a1d62d346fb7f87849d15a88">txnrx_ctrl</a>                   : 1;  <span class="comment">/**&lt; RFIC IF TXnRX signal pulse control. Changing the value</span>
<a name="l05265"></a>05265 <span class="comment">                                                         of this bit generates a pulse on the TXNRX signal of</span>
<a name="l05266"></a>05266 <span class="comment">                                                         the RFIC interface. This feature is enabled when bit</span>
<a name="l05267"></a>05267 <span class="comment">                                                         9 has already been asserted. */</span>
<a name="l05268"></a>05268     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a1f979759745a7849344dec526f73c77b">ena_ctrl</a>                     : 1;  <span class="comment">/**&lt; RFIC IF ENABLE signal pulse control. Changing the value</span>
<a name="l05269"></a>05269 <span class="comment">                                                         of this bit generates a pulse on the ENABLE signal of</span>
<a name="l05270"></a>05270 <span class="comment">                                                         the RFIC interface. This feature is enabled when bit 9</span>
<a name="l05271"></a>05271 <span class="comment">                                                         has already been asserted. */</span>
<a name="l05272"></a>05272     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4baf17438e87492c7c89988338d20f5a">man_ctrl</a>                     : 1;  <span class="comment">/**&lt; RF IC Manual Control Enable. Setting this bit to 1</span>
<a name="l05273"></a>05273 <span class="comment">                                                         enables manual control of the TXNRX and ENABLE signals.</span>
<a name="l05274"></a>05274 <span class="comment">                                                         When set to 0 (default), the TXNRX and ENABLE signals</span>
<a name="l05275"></a>05275 <span class="comment">                                                         are automatically controlled when opening and closing</span>
<a name="l05276"></a>05276 <span class="comment">                                                         RX/TX windows. The manual mode is used to initialize</span>
<a name="l05277"></a>05277 <span class="comment">                                                         the RFIC in alert mode. */</span>
<a name="l05278"></a>05278     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#af11ad6e575a2f5eadb5aa32ac5e4ab24">dsp_rx_int_en</a>                : 1;  <span class="comment">/**&lt; DSP RX interrupt mask enable</span>
<a name="l05279"></a>05279 <span class="comment">                                                         - 0: DSP RX receives interrupts</span>
<a name="l05280"></a>05280 <span class="comment">                                                         - 1: DSP RX doesn&apos;t receive interrupts, needs to poll</span>
<a name="l05281"></a>05281 <span class="comment">                                                          ISRs */</span>
<a name="l05282"></a>05282     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#afad1fc67b6c3c13331ad3397a994634f">adi_en</a>                       : 1;  <span class="comment">/**&lt; ADI enable signal pulsed or leveled behavior</span>
<a name="l05283"></a>05283 <span class="comment">                                                         - 0: pulsed</span>
<a name="l05284"></a>05284 <span class="comment">                                                         - 1: leveled */</span>
<a name="l05285"></a>05285     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2958d7984dd431ee1a1f154cc80d9d24">clr_fifo_of</a>                  : 1;  <span class="comment">/**&lt; Clear RX FIFO overflow flag. */</span>
<a name="l05286"></a>05286     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a057842479f1335876b96af2739e7ee39">clr_fifo_ur</a>                  : 1;  <span class="comment">/**&lt; Clear RX FIFO under run flag. */</span>
<a name="l05287"></a>05287     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7765ad97ecb8bbd5c213b1c6acec452c">wavesat_mode</a>                 : 1;  <span class="comment">/**&lt; AD9361 wavesat mode, where enable becomes rx_control</span>
<a name="l05288"></a>05288 <span class="comment">                                                          and txnrx becomes tx_control. The wavesat mode permits</span>
<a name="l05289"></a>05289 <span class="comment">                                                          an independent control of the rx and tx data flows.</span>
<a name="l05290"></a>05290 <span class="comment">                                                         - 0: wavesat mode</span>
<a name="l05291"></a>05291 <span class="comment">                                                         - 1: regular mode */</span>
<a name="l05292"></a>05292     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4b9908a72b15fb59474e9c1b42bad312">flush</a>                        : 1;  <span class="comment">/**&lt; Flush RX FIFO auto clear register. */</span>
<a name="l05293"></a>05293     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a83655f36e7e893f2be34de63a505e448">inv</a>                          : 1;  <span class="comment">/**&lt; Data inversion (bit 0 becomes bit 11, bit 1 becomes 10) */</span>
<a name="l05294"></a>05294     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a45764b3824ce165f0006c209b610a773">mode</a>                         : 1;  <span class="comment">/**&lt; 0: SISO 1: MIMO */</span>
<a name="l05295"></a>05295     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a98ef45911d0fbaab6ac28de3866493e4">enable</a>                       : 1;  <span class="comment">/**&lt; 1=enable, 0=disabled */</span>
<a name="l05296"></a>05296 <span class="preprocessor">#else</span>
<a name="l05297"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a98ef45911d0fbaab6ac28de3866493e4">05297</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a98ef45911d0fbaab6ac28de3866493e4">enable</a>                       : 1;
<a name="l05298"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a45764b3824ce165f0006c209b610a773">05298</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a45764b3824ce165f0006c209b610a773">mode</a>                         : 1;
<a name="l05299"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a83655f36e7e893f2be34de63a505e448">05299</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a83655f36e7e893f2be34de63a505e448">inv</a>                          : 1;
<a name="l05300"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4b9908a72b15fb59474e9c1b42bad312">05300</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4b9908a72b15fb59474e9c1b42bad312">flush</a>                        : 1;
<a name="l05301"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7765ad97ecb8bbd5c213b1c6acec452c">05301</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7765ad97ecb8bbd5c213b1c6acec452c">wavesat_mode</a>                 : 1;
<a name="l05302"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a057842479f1335876b96af2739e7ee39">05302</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a057842479f1335876b96af2739e7ee39">clr_fifo_ur</a>                  : 1;
<a name="l05303"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2958d7984dd431ee1a1f154cc80d9d24">05303</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2958d7984dd431ee1a1f154cc80d9d24">clr_fifo_of</a>                  : 1;
<a name="l05304"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#afad1fc67b6c3c13331ad3397a994634f">05304</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#afad1fc67b6c3c13331ad3397a994634f">adi_en</a>                       : 1;
<a name="l05305"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#af11ad6e575a2f5eadb5aa32ac5e4ab24">05305</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#af11ad6e575a2f5eadb5aa32ac5e4ab24">dsp_rx_int_en</a>                : 1;
<a name="l05306"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4baf17438e87492c7c89988338d20f5a">05306</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a4baf17438e87492c7c89988338d20f5a">man_ctrl</a>                     : 1;
<a name="l05307"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a1f979759745a7849344dec526f73c77b">05307</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a1f979759745a7849344dec526f73c77b">ena_ctrl</a>                     : 1;
<a name="l05308"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7b1e52d9a1d62d346fb7f87849d15a88">05308</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a7b1e52d9a1d62d346fb7f87849d15a88">txnrx_ctrl</a>                   : 1;
<a name="l05309"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a75ea4006642759c514d1eda5475919c0">05309</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a75ea4006642759c514d1eda5475919c0">prod_type</a>                    : 1;
<a name="l05310"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a5a207bd0fb8a78a89a7278db24d33053">05310</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a5a207bd0fb8a78a89a7278db24d33053">duplex</a>                       : 1;
<a name="l05311"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a794d8493cb70a55a3dfc416085919ab1">05311</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a794d8493cb70a55a3dfc416085919ab1">diversity</a>                    : 1;
<a name="l05312"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a9b85b664010accc0afe697069a139833">05312</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a9b85b664010accc0afe697069a139833">upd_style</a>                    : 1;
<a name="l05313"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#ad39e7daf45f5e565b8b9199b77ac8c35">05313</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#ad39e7daf45f5e565b8b9199b77ac8c35">mol</a>                          : 1;
<a name="l05314"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#aee2e7f863bc21a12c38ec9aee4a9b0fa">05314</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#aee2e7f863bc21a12c38ec9aee4a9b0fa">loopback</a>                     : 1;
<a name="l05315"></a><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2edad14358b7c39cba2607dabb75d9d6">05315</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html#a2edad14358b7c39cba2607dabb75d9d6">reserved_18_31</a>               : 14;
<a name="l05316"></a>05316 <span class="preprocessor">#endif</span>
<a name="l05317"></a>05317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__conf.html#af6a62d36babefb8576570aa35977a31c">s</a>;
<a name="l05318"></a><a class="code" href="unioncvmx__endor__rfif__conf.html#a62e2d0a43409a94376033067ae6dbbdf">05318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__conf_1_1cvmx__endor__rfif__conf__s.html">cvmx_endor_rfif_conf_s</a>         <a class="code" href="unioncvmx__endor__rfif__conf.html#a62e2d0a43409a94376033067ae6dbbdf">cnf71xx</a>;
<a name="l05319"></a>05319 };
<a name="l05320"></a><a class="code" href="cvmx-endor-defs_8h.html#a7a54e9c6b06dc556f32b950511e641fc">05320</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__conf.html" title="cvmx_endor_rfif_conf">cvmx_endor_rfif_conf</a> <a class="code" href="unioncvmx__endor__rfif__conf.html" title="cvmx_endor_rfif_conf">cvmx_endor_rfif_conf_t</a>;
<a name="l05321"></a>05321 <span class="comment"></span>
<a name="l05322"></a>05322 <span class="comment">/**</span>
<a name="l05323"></a>05323 <span class="comment"> * cvmx_endor_rfif_conf2</span>
<a name="l05324"></a>05324 <span class="comment"> */</span>
<a name="l05325"></a><a class="code" href="unioncvmx__endor__rfif__conf2.html">05325</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__conf2.html" title="cvmx_endor_rfif_conf2">cvmx_endor_rfif_conf2</a> {
<a name="l05326"></a><a class="code" href="unioncvmx__endor__rfif__conf2.html#a45dd16db22d3a6e908cd7eae347aedb1">05326</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__conf2.html#a45dd16db22d3a6e908cd7eae347aedb1">u32</a>;
<a name="l05327"></a><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html">05327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html">cvmx_endor_rfif_conf2_s</a> {
<a name="l05328"></a>05328 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05329"></a>05329 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#af5bf32afb74a3d3b46f45ca14da66f31">reserved_3_31</a>                : 29;
<a name="l05330"></a>05330     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#ab1b5f2539a9a3be30bbce7521c4705b5">latency</a>                      : 1;  <span class="comment">/**&lt; RF DATA variable latency</span>
<a name="l05331"></a>05331 <span class="comment">                                                         - 0: fixed latency (prior to AD9163)</span>
<a name="l05332"></a>05332 <span class="comment">                                                         - 1: variable latency (starting with the AD9361) */</span>
<a name="l05333"></a>05333     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#a419a9b029f96f2cbfa0eb9ddac6c58c2">iq_cfg</a>                       : 1;  <span class="comment">/**&lt; IQ port configuration</span>
<a name="l05334"></a>05334 <span class="comment">                                                         - 0: Single port (10Mhz BW and less)</span>
<a name="l05335"></a>05335 <span class="comment">                                                         - 1: Dual ports (more then 10Mhz BW) */</span>
<a name="l05336"></a>05336     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#adc2bc8fc8ac11bc3068ecb359bec78b0">behavior</a>                     : 1;  <span class="comment">/**&lt; RX and TX FRAME signals behavior:</span>
<a name="l05337"></a>05337 <span class="comment">                                                         - 0: Pulsed every frame</span>
<a name="l05338"></a>05338 <span class="comment">                                                         - 1: Leveled during the whole RX and TX periods */</span>
<a name="l05339"></a>05339 <span class="preprocessor">#else</span>
<a name="l05340"></a><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#adc2bc8fc8ac11bc3068ecb359bec78b0">05340</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#adc2bc8fc8ac11bc3068ecb359bec78b0">behavior</a>                     : 1;
<a name="l05341"></a><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#a419a9b029f96f2cbfa0eb9ddac6c58c2">05341</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#a419a9b029f96f2cbfa0eb9ddac6c58c2">iq_cfg</a>                       : 1;
<a name="l05342"></a><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#ab1b5f2539a9a3be30bbce7521c4705b5">05342</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#ab1b5f2539a9a3be30bbce7521c4705b5">latency</a>                      : 1;
<a name="l05343"></a><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#af5bf32afb74a3d3b46f45ca14da66f31">05343</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html#af5bf32afb74a3d3b46f45ca14da66f31">reserved_3_31</a>                : 29;
<a name="l05344"></a>05344 <span class="preprocessor">#endif</span>
<a name="l05345"></a>05345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__conf2.html#a57c41cc3af42e7d88d78c28b9dbec4ab">s</a>;
<a name="l05346"></a><a class="code" href="unioncvmx__endor__rfif__conf2.html#af9abd17d04cd75de91ba3b75ca59c457">05346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__conf2_1_1cvmx__endor__rfif__conf2__s.html">cvmx_endor_rfif_conf2_s</a>        <a class="code" href="unioncvmx__endor__rfif__conf2.html#af9abd17d04cd75de91ba3b75ca59c457">cnf71xx</a>;
<a name="l05347"></a>05347 };
<a name="l05348"></a><a class="code" href="cvmx-endor-defs_8h.html#a1a89bfe2ca4722a01b7e9bf16f0f5b87">05348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__conf2.html" title="cvmx_endor_rfif_conf2">cvmx_endor_rfif_conf2</a> <a class="code" href="unioncvmx__endor__rfif__conf2.html" title="cvmx_endor_rfif_conf2">cvmx_endor_rfif_conf2_t</a>;
<a name="l05349"></a>05349 <span class="comment"></span>
<a name="l05350"></a>05350 <span class="comment">/**</span>
<a name="l05351"></a>05351 <span class="comment"> * cvmx_endor_rfif_dsp1_gpio</span>
<a name="l05352"></a>05352 <span class="comment"> */</span>
<a name="l05353"></a><a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html">05353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html" title="cvmx_endor_rfif_dsp1_gpio">cvmx_endor_rfif_dsp1_gpio</a> {
<a name="l05354"></a><a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html#adac35b7c183e295f3179898b77da2a66">05354</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html#adac35b7c183e295f3179898b77da2a66">u32</a>;
<a name="l05355"></a><a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html">05355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html">cvmx_endor_rfif_dsp1_gpio_s</a> {
<a name="l05356"></a>05356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05357"></a>05357 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a0e70dd1ebb5dd649e98e1db1fd8b0a14">reserved_4_31</a>                : 28;
<a name="l05358"></a>05358     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a4ccd69634002ffa572f8ae5acc414c0e">val</a>                          : 4;  <span class="comment">/**&lt; Values to output to the DSP1_GPIO ports */</span>
<a name="l05359"></a>05359 <span class="preprocessor">#else</span>
<a name="l05360"></a><a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a4ccd69634002ffa572f8ae5acc414c0e">05360</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a4ccd69634002ffa572f8ae5acc414c0e">val</a>                          : 4;
<a name="l05361"></a><a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a0e70dd1ebb5dd649e98e1db1fd8b0a14">05361</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html#a0e70dd1ebb5dd649e98e1db1fd8b0a14">reserved_4_31</a>                : 28;
<a name="l05362"></a>05362 <span class="preprocessor">#endif</span>
<a name="l05363"></a>05363 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html#affef1fe44f18a9fd848209a188fec976">s</a>;
<a name="l05364"></a><a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html#ae657e4238c1586328d2b81e17833d10e">05364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp1__gpio_1_1cvmx__endor__rfif__dsp1__gpio__s.html">cvmx_endor_rfif_dsp1_gpio_s</a>    <a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html#ae657e4238c1586328d2b81e17833d10e">cnf71xx</a>;
<a name="l05365"></a>05365 };
<a name="l05366"></a><a class="code" href="cvmx-endor-defs_8h.html#a5d828ef9f6df11ba2094b073c1faea59">05366</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html" title="cvmx_endor_rfif_dsp1_gpio">cvmx_endor_rfif_dsp1_gpio</a> <a class="code" href="unioncvmx__endor__rfif__dsp1__gpio.html" title="cvmx_endor_rfif_dsp1_gpio">cvmx_endor_rfif_dsp1_gpio_t</a>;
<a name="l05367"></a>05367 <span class="comment"></span>
<a name="l05368"></a>05368 <span class="comment">/**</span>
<a name="l05369"></a>05369 <span class="comment"> * cvmx_endor_rfif_dsp_rx_his</span>
<a name="l05370"></a>05370 <span class="comment"> */</span>
<a name="l05371"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html">05371</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html" title="cvmx_endor_rfif_dsp_rx_his">cvmx_endor_rfif_dsp_rx_his</a> {
<a name="l05372"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html#a3a87428bfd31d65e1ced6b215a177d89">05372</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html#a3a87428bfd31d65e1ced6b215a177d89">u32</a>;
<a name="l05373"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html">05373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html">cvmx_endor_rfif_dsp_rx_his_s</a> {
<a name="l05374"></a>05374 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05375"></a>05375 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html#aacfd9a35e19fde48f64142a926b29f54">reserved_0_31</a>                : 32;
<a name="l05376"></a>05376 <span class="preprocessor">#else</span>
<a name="l05377"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html#aacfd9a35e19fde48f64142a926b29f54">05377</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html#aacfd9a35e19fde48f64142a926b29f54">reserved_0_31</a>                : 32;
<a name="l05378"></a>05378 <span class="preprocessor">#endif</span>
<a name="l05379"></a>05379 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html#a62bbf48101dbbbb1b1829d54240cb1ef">s</a>;
<a name="l05380"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html#a6b1a669b46426a08f4673e9116ef24c4">05380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp__rx__his_1_1cvmx__endor__rfif__dsp__rx__his__s.html">cvmx_endor_rfif_dsp_rx_his_s</a>   <a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html#a6b1a669b46426a08f4673e9116ef24c4">cnf71xx</a>;
<a name="l05381"></a>05381 };
<a name="l05382"></a><a class="code" href="cvmx-endor-defs_8h.html#acebb6a15eda34fec2a62d93f106f4c1f">05382</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html" title="cvmx_endor_rfif_dsp_rx_his">cvmx_endor_rfif_dsp_rx_his</a> <a class="code" href="unioncvmx__endor__rfif__dsp__rx__his.html" title="cvmx_endor_rfif_dsp_rx_his">cvmx_endor_rfif_dsp_rx_his_t</a>;
<a name="l05383"></a>05383 <span class="comment"></span>
<a name="l05384"></a>05384 <span class="comment">/**</span>
<a name="l05385"></a>05385 <span class="comment"> * cvmx_endor_rfif_dsp_rx_ism</span>
<a name="l05386"></a>05386 <span class="comment"> */</span>
<a name="l05387"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html">05387</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html" title="cvmx_endor_rfif_dsp_rx_ism">cvmx_endor_rfif_dsp_rx_ism</a> {
<a name="l05388"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html#a3f8fe3b409c21c6d46e4eeeb76036214">05388</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html#a3f8fe3b409c21c6d46e4eeeb76036214">u32</a>;
<a name="l05389"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html">05389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html">cvmx_endor_rfif_dsp_rx_ism_s</a> {
<a name="l05390"></a>05390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05391"></a>05391 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0539902c186cd0e30b578123883008a5">reserved_24_31</a>               : 8;
<a name="l05392"></a>05392     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a2d327019178ddab9fcacd5e3a21343b9">ena</a>                          : 8;  <span class="comment">/**&lt; Enable interrupt bits. Set to each bit to 1 to enable</span>
<a name="l05393"></a>05393 <span class="comment">                                                         the interrupts listed in the table below. The default</span>
<a name="l05394"></a>05394 <span class="comment">                                                         value is 0x0. */</span>
<a name="l05395"></a>05395     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0a9f6ecd224869e2f5b286718174b5de">reserved_0_15</a>                : 16;
<a name="l05396"></a>05396 <span class="preprocessor">#else</span>
<a name="l05397"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0a9f6ecd224869e2f5b286718174b5de">05397</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0a9f6ecd224869e2f5b286718174b5de">reserved_0_15</a>                : 16;
<a name="l05398"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a2d327019178ddab9fcacd5e3a21343b9">05398</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a2d327019178ddab9fcacd5e3a21343b9">ena</a>                          : 8;
<a name="l05399"></a><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0539902c186cd0e30b578123883008a5">05399</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html#a0539902c186cd0e30b578123883008a5">reserved_24_31</a>               : 8;
<a name="l05400"></a>05400 <span class="preprocessor">#endif</span>
<a name="l05401"></a>05401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html#a840e7af131256cc0b6890bf7759b978c">s</a>;
<a name="l05402"></a><a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html#ab9966df261e793f8ce0a832579aeebe2">05402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__dsp__rx__ism_1_1cvmx__endor__rfif__dsp__rx__ism__s.html">cvmx_endor_rfif_dsp_rx_ism_s</a>   <a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html#ab9966df261e793f8ce0a832579aeebe2">cnf71xx</a>;
<a name="l05403"></a>05403 };
<a name="l05404"></a><a class="code" href="cvmx-endor-defs_8h.html#afc19f3aebe002243476085acd0987cc0">05404</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html" title="cvmx_endor_rfif_dsp_rx_ism">cvmx_endor_rfif_dsp_rx_ism</a> <a class="code" href="unioncvmx__endor__rfif__dsp__rx__ism.html" title="cvmx_endor_rfif_dsp_rx_ism">cvmx_endor_rfif_dsp_rx_ism_t</a>;
<a name="l05405"></a>05405 <span class="comment"></span>
<a name="l05406"></a>05406 <span class="comment">/**</span>
<a name="l05407"></a>05407 <span class="comment"> * cvmx_endor_rfif_firs_enable</span>
<a name="l05408"></a>05408 <span class="comment"> */</span>
<a name="l05409"></a><a class="code" href="unioncvmx__endor__rfif__firs__enable.html">05409</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__firs__enable.html" title="cvmx_endor_rfif_firs_enable">cvmx_endor_rfif_firs_enable</a> {
<a name="l05410"></a><a class="code" href="unioncvmx__endor__rfif__firs__enable.html#ac6841c1403b5a918a3df76ee8d3b5d0c">05410</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__firs__enable.html#ac6841c1403b5a918a3df76ee8d3b5d0c">u32</a>;
<a name="l05411"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html">05411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html">cvmx_endor_rfif_firs_enable_s</a> {
<a name="l05412"></a>05412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05413"></a>05413 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#ac380899b7eb1bf3e881eaaac0fce61cb">reserved_4_31</a>                : 28;
<a name="l05414"></a>05414     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3f940fe1bc99d6e71e2801e3bd6cd1c2">tx_div_fil</a>                   : 1;  <span class="comment">/**&lt; TX DIV filtering control bit</span>
<a name="l05415"></a>05415 <span class="comment">                                                         - 0: TX DIV filtering disabled</span>
<a name="l05416"></a>05416 <span class="comment">                                                         - 1: TX DIV filtering enabled */</span>
<a name="l05417"></a>05417     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3e172290cc9248394bdd93fe713f2e5f">tx_fil</a>                       : 1;  <span class="comment">/**&lt; TX filtering control bit</span>
<a name="l05418"></a>05418 <span class="comment">                                                         - 0: TX filtering disabled</span>
<a name="l05419"></a>05419 <span class="comment">                                                         - 1: TX filtering enabled */</span>
<a name="l05420"></a>05420     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3ae48a84c04eed04ca58dabe18882b90">rx_dif_fil</a>                   : 1;  <span class="comment">/**&lt; RX DIV filtering control bit</span>
<a name="l05421"></a>05421 <span class="comment">                                                         - 0: RX DIV filtering disabled</span>
<a name="l05422"></a>05422 <span class="comment">                                                         - 1: RX DIV filtering enabled */</span>
<a name="l05423"></a>05423     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a4eecec6090c5cca3daa500e21e8723af">rx_fil</a>                       : 1;  <span class="comment">/**&lt; RX filtering control bit</span>
<a name="l05424"></a>05424 <span class="comment">                                                         - 0: RX filtering disabled</span>
<a name="l05425"></a>05425 <span class="comment">                                                         - 1: RX filtering enabled */</span>
<a name="l05426"></a>05426 <span class="preprocessor">#else</span>
<a name="l05427"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a4eecec6090c5cca3daa500e21e8723af">05427</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a4eecec6090c5cca3daa500e21e8723af">rx_fil</a>                       : 1;
<a name="l05428"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3ae48a84c04eed04ca58dabe18882b90">05428</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3ae48a84c04eed04ca58dabe18882b90">rx_dif_fil</a>                   : 1;
<a name="l05429"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3e172290cc9248394bdd93fe713f2e5f">05429</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3e172290cc9248394bdd93fe713f2e5f">tx_fil</a>                       : 1;
<a name="l05430"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3f940fe1bc99d6e71e2801e3bd6cd1c2">05430</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#a3f940fe1bc99d6e71e2801e3bd6cd1c2">tx_div_fil</a>                   : 1;
<a name="l05431"></a><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#ac380899b7eb1bf3e881eaaac0fce61cb">05431</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html#ac380899b7eb1bf3e881eaaac0fce61cb">reserved_4_31</a>                : 28;
<a name="l05432"></a>05432 <span class="preprocessor">#endif</span>
<a name="l05433"></a>05433 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__firs__enable.html#ade100f189c869e243d544650ea270a7c">s</a>;
<a name="l05434"></a><a class="code" href="unioncvmx__endor__rfif__firs__enable.html#ab1b7d3a8d31e9254011215061d6a834f">05434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__firs__enable_1_1cvmx__endor__rfif__firs__enable__s.html">cvmx_endor_rfif_firs_enable_s</a>  <a class="code" href="unioncvmx__endor__rfif__firs__enable.html#ab1b7d3a8d31e9254011215061d6a834f">cnf71xx</a>;
<a name="l05435"></a>05435 };
<a name="l05436"></a><a class="code" href="cvmx-endor-defs_8h.html#a9829a1915719d637abcd4d2bb30a0435">05436</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__firs__enable.html" title="cvmx_endor_rfif_firs_enable">cvmx_endor_rfif_firs_enable</a> <a class="code" href="unioncvmx__endor__rfif__firs__enable.html" title="cvmx_endor_rfif_firs_enable">cvmx_endor_rfif_firs_enable_t</a>;
<a name="l05437"></a>05437 <span class="comment"></span>
<a name="l05438"></a>05438 <span class="comment">/**</span>
<a name="l05439"></a>05439 <span class="comment"> * cvmx_endor_rfif_frame_cnt</span>
<a name="l05440"></a>05440 <span class="comment"> */</span>
<a name="l05441"></a><a class="code" href="unioncvmx__endor__rfif__frame__cnt.html">05441</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__frame__cnt.html" title="cvmx_endor_rfif_frame_cnt">cvmx_endor_rfif_frame_cnt</a> {
<a name="l05442"></a><a class="code" href="unioncvmx__endor__rfif__frame__cnt.html#a30f4645eebb7580f1f016a3a18ad9955">05442</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__frame__cnt.html#a30f4645eebb7580f1f016a3a18ad9955">u32</a>;
<a name="l05443"></a><a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html">05443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html">cvmx_endor_rfif_frame_cnt_s</a> {
<a name="l05444"></a>05444 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05445"></a>05445 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a484f7d06493f7da0d18ee564a316ac1f">reserved_20_31</a>               : 12;
<a name="l05446"></a>05446     uint32_t <a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a4bdd1b48468e5bb039174e807c96cc44">cnt</a>                          : 20; <span class="comment">/**&lt; Frame count (value wraps around 2**16) */</span>
<a name="l05447"></a>05447 <span class="preprocessor">#else</span>
<a name="l05448"></a><a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a4bdd1b48468e5bb039174e807c96cc44">05448</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a4bdd1b48468e5bb039174e807c96cc44">cnt</a>                          : 20;
<a name="l05449"></a><a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a484f7d06493f7da0d18ee564a316ac1f">05449</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html#a484f7d06493f7da0d18ee564a316ac1f">reserved_20_31</a>               : 12;
<a name="l05450"></a>05450 <span class="preprocessor">#endif</span>
<a name="l05451"></a>05451 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__frame__cnt.html#a903bf1b99f27e454364a1c08e18b49d2">s</a>;
<a name="l05452"></a><a class="code" href="unioncvmx__endor__rfif__frame__cnt.html#a6fdd205c5a1a0c9d6da0c04ac4f310c6">05452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__frame__cnt_1_1cvmx__endor__rfif__frame__cnt__s.html">cvmx_endor_rfif_frame_cnt_s</a>    <a class="code" href="unioncvmx__endor__rfif__frame__cnt.html#a6fdd205c5a1a0c9d6da0c04ac4f310c6">cnf71xx</a>;
<a name="l05453"></a>05453 };
<a name="l05454"></a><a class="code" href="cvmx-endor-defs_8h.html#a7fdd6d6ad242000913d7c37bbe638c15">05454</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__frame__cnt.html" title="cvmx_endor_rfif_frame_cnt">cvmx_endor_rfif_frame_cnt</a> <a class="code" href="unioncvmx__endor__rfif__frame__cnt.html" title="cvmx_endor_rfif_frame_cnt">cvmx_endor_rfif_frame_cnt_t</a>;
<a name="l05455"></a>05455 <span class="comment"></span>
<a name="l05456"></a>05456 <span class="comment">/**</span>
<a name="l05457"></a>05457 <span class="comment"> * cvmx_endor_rfif_frame_l</span>
<a name="l05458"></a>05458 <span class="comment"> */</span>
<a name="l05459"></a><a class="code" href="unioncvmx__endor__rfif__frame__l.html">05459</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__frame__l.html" title="cvmx_endor_rfif_frame_l">cvmx_endor_rfif_frame_l</a> {
<a name="l05460"></a><a class="code" href="unioncvmx__endor__rfif__frame__l.html#a06f80740319cf036d64a7c4d834e3068">05460</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__frame__l.html#a06f80740319cf036d64a7c4d834e3068">u32</a>;
<a name="l05461"></a><a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html">05461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html">cvmx_endor_rfif_frame_l_s</a> {
<a name="l05462"></a>05462 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05463"></a>05463 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#a7bf7318c490d6d87a25b6ad683b5461b">reserved_20_31</a>               : 12;
<a name="l05464"></a>05464     uint32_t <a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#aec7ac7626a0a42a30bbeae22b156f282">length</a>                       : 20; <span class="comment">/**&lt; Frame length in terms of RF clock cycles:</span>
<a name="l05465"></a>05465 <span class="comment">                                                         RFIC in single port modes</span>
<a name="l05466"></a>05466 <span class="comment">                                                         TDD SISO ? FRAME_L = num_samples</span>
<a name="l05467"></a>05467 <span class="comment">                                                         TDD MIMO ? FRAME_L = num_samples * 2</span>
<a name="l05468"></a>05468 <span class="comment">                                                         FDD SISO ? FRAME_L = num_samples * 2</span>
<a name="l05469"></a>05469 <span class="comment">                                                         FDD MIMO ? FRAME_L = num_samples * 4</span>
<a name="l05470"></a>05470 <span class="comment">                                                         RFIC in dual ports modes</span>
<a name="l05471"></a>05471 <span class="comment">                                                         TDD SISO ? FRAME_L = num_samples * 0.5</span>
<a name="l05472"></a>05472 <span class="comment">                                                         TDD MIMO ? FRAME_L = num_samples</span>
<a name="l05473"></a>05473 <span class="comment">                                                         FDD SISO ? FRAME_L = num_samples</span>
<a name="l05474"></a>05474 <span class="comment">                                                         FDD MIMO ? FRAME_L = num_samples * 2 */</span>
<a name="l05475"></a>05475 <span class="preprocessor">#else</span>
<a name="l05476"></a><a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#aec7ac7626a0a42a30bbeae22b156f282">05476</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#aec7ac7626a0a42a30bbeae22b156f282">length</a>                       : 20;
<a name="l05477"></a><a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#a7bf7318c490d6d87a25b6ad683b5461b">05477</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html#a7bf7318c490d6d87a25b6ad683b5461b">reserved_20_31</a>               : 12;
<a name="l05478"></a>05478 <span class="preprocessor">#endif</span>
<a name="l05479"></a>05479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__frame__l.html#abc841e4df2654a8fccb1240e0674900b">s</a>;
<a name="l05480"></a><a class="code" href="unioncvmx__endor__rfif__frame__l.html#a8d2e7afd777f7a016d4aeb82f2396ea5">05480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__frame__l_1_1cvmx__endor__rfif__frame__l__s.html">cvmx_endor_rfif_frame_l_s</a>      <a class="code" href="unioncvmx__endor__rfif__frame__l.html#a8d2e7afd777f7a016d4aeb82f2396ea5">cnf71xx</a>;
<a name="l05481"></a>05481 };
<a name="l05482"></a><a class="code" href="cvmx-endor-defs_8h.html#a611690a7073800e41e6cb4f92ebe6dee">05482</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__frame__l.html" title="cvmx_endor_rfif_frame_l">cvmx_endor_rfif_frame_l</a> <a class="code" href="unioncvmx__endor__rfif__frame__l.html" title="cvmx_endor_rfif_frame_l">cvmx_endor_rfif_frame_l_t</a>;
<a name="l05483"></a>05483 <span class="comment"></span>
<a name="l05484"></a>05484 <span class="comment">/**</span>
<a name="l05485"></a>05485 <span class="comment"> * cvmx_endor_rfif_gpio_#</span>
<a name="l05486"></a>05486 <span class="comment"> */</span>
<a name="l05487"></a><a class="code" href="unioncvmx__endor__rfif__gpio__x.html">05487</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__gpio__x.html" title="cvmx_endor_rfif_gpio_#">cvmx_endor_rfif_gpio_x</a> {
<a name="l05488"></a><a class="code" href="unioncvmx__endor__rfif__gpio__x.html#ad7bcc307f8fda3bdd3d8a9ee2e7f0eb0">05488</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__gpio__x.html#ad7bcc307f8fda3bdd3d8a9ee2e7f0eb0">u32</a>;
<a name="l05489"></a><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html">05489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html">cvmx_endor_rfif_gpio_x_s</a> {
<a name="l05490"></a>05490 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05491"></a>05491 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a5871d5098e6e4da80f449cb604ebd40a">reserved_24_31</a>               : 8;
<a name="l05492"></a>05492     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#afa347ff64b4c0f8c7a01edeeec9847ba">fall_val</a>                     : 11; <span class="comment">/**&lt; Signed value (lead/lag) on falling edge of level signal */</span>
<a name="l05493"></a>05493     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a756f19eda31764eb97cf7cc6fe2505a1">rise_val</a>                     : 11; <span class="comment">/**&lt; Signed value (lead/lag) on rising edge of level signal */</span>
<a name="l05494"></a>05494     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#aefb1937a63b6d4d8ce72fb41ddd12a9a">src</a>                          : 2;  <span class="comment">/**&lt; Signal active high source:</span>
<a name="l05495"></a>05495 <span class="comment">                                                         - 00: idle</span>
<a name="l05496"></a>05496 <span class="comment">                                                         - 01: RX</span>
<a name="l05497"></a>05497 <span class="comment">                                                         - 10: TX</span>
<a name="l05498"></a>05498 <span class="comment">                                                         - 11: idle */</span>
<a name="l05499"></a>05499 <span class="preprocessor">#else</span>
<a name="l05500"></a><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#aefb1937a63b6d4d8ce72fb41ddd12a9a">05500</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#aefb1937a63b6d4d8ce72fb41ddd12a9a">src</a>                          : 2;
<a name="l05501"></a><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a756f19eda31764eb97cf7cc6fe2505a1">05501</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a756f19eda31764eb97cf7cc6fe2505a1">rise_val</a>                     : 11;
<a name="l05502"></a><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#afa347ff64b4c0f8c7a01edeeec9847ba">05502</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#afa347ff64b4c0f8c7a01edeeec9847ba">fall_val</a>                     : 11;
<a name="l05503"></a><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a5871d5098e6e4da80f449cb604ebd40a">05503</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html#a5871d5098e6e4da80f449cb604ebd40a">reserved_24_31</a>               : 8;
<a name="l05504"></a>05504 <span class="preprocessor">#endif</span>
<a name="l05505"></a>05505 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__gpio__x.html#abe814ca1a1bccf3507d1ae01db9ba6f0">s</a>;
<a name="l05506"></a><a class="code" href="unioncvmx__endor__rfif__gpio__x.html#a74b61490967790ac727168d0d294cbe7">05506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__gpio__x_1_1cvmx__endor__rfif__gpio__x__s.html">cvmx_endor_rfif_gpio_x_s</a>       <a class="code" href="unioncvmx__endor__rfif__gpio__x.html#a74b61490967790ac727168d0d294cbe7">cnf71xx</a>;
<a name="l05507"></a>05507 };
<a name="l05508"></a><a class="code" href="cvmx-endor-defs_8h.html#a049811cbdead53f6e2cdcbb32bfd5acb">05508</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__gpio__x.html" title="cvmx_endor_rfif_gpio_#">cvmx_endor_rfif_gpio_x</a> <a class="code" href="unioncvmx__endor__rfif__gpio__x.html" title="cvmx_endor_rfif_gpio_#">cvmx_endor_rfif_gpio_x_t</a>;
<a name="l05509"></a>05509 <span class="comment"></span>
<a name="l05510"></a>05510 <span class="comment">/**</span>
<a name="l05511"></a>05511 <span class="comment"> * cvmx_endor_rfif_max_sample_adj</span>
<a name="l05512"></a>05512 <span class="comment"> */</span>
<a name="l05513"></a><a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html">05513</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html" title="cvmx_endor_rfif_max_sample_adj">cvmx_endor_rfif_max_sample_adj</a> {
<a name="l05514"></a><a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html#a9ea8110030f45faf147073a0034dec0d">05514</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html#a9ea8110030f45faf147073a0034dec0d">u32</a>;
<a name="l05515"></a><a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html">05515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html">cvmx_endor_rfif_max_sample_adj_s</a> {
<a name="l05516"></a>05516 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05517"></a>05517 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#a4950d5a6084f95372662b20733c77be6">reserved_10_31</a>               : 22;
<a name="l05518"></a>05518     uint32_t <a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#ab937d32187c3a7059cc9afccb4fa3649">num</a>                          : 10; <span class="comment">/**&lt; Indicates the maximum number of samples that can be</span>
<a name="l05519"></a>05519 <span class="comment">                                                         adjusted per frame. Note the value to be programmed</span>
<a name="l05520"></a>05520 <span class="comment">                                                         varies with the mode of operation as follow:</span>
<a name="l05521"></a>05521 <span class="comment">                                                         MAX_SAMPLE_ADJ  = num_samples*MIMO*FDD*DP</span>
<a name="l05522"></a>05522 <span class="comment">                                                         Where:</span>
<a name="l05523"></a>05523 <span class="comment">                                                         MIMO = 2 in MIMO mode and 1 otherwise.</span>
<a name="l05524"></a>05524 <span class="comment">                                                         FDD = 2 in FDD mode and 1 otherwise.</span>
<a name="l05525"></a>05525 <span class="comment">                                                         DP = 0.5 in RF IF Dual Port mode, 1 otherwise. */</span>
<a name="l05526"></a>05526 <span class="preprocessor">#else</span>
<a name="l05527"></a><a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#ab937d32187c3a7059cc9afccb4fa3649">05527</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#ab937d32187c3a7059cc9afccb4fa3649">num</a>                          : 10;
<a name="l05528"></a><a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#a4950d5a6084f95372662b20733c77be6">05528</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html#a4950d5a6084f95372662b20733c77be6">reserved_10_31</a>               : 22;
<a name="l05529"></a>05529 <span class="preprocessor">#endif</span>
<a name="l05530"></a>05530 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html#afd4519764016b8bccc0295f427869bbe">s</a>;
<a name="l05531"></a><a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html#a4d911369849c0eab27849d3cbc0c6b0b">05531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__max__sample__adj_1_1cvmx__endor__rfif__max__sample__adj__s.html">cvmx_endor_rfif_max_sample_adj_s</a> <a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html#a4d911369849c0eab27849d3cbc0c6b0b">cnf71xx</a>;
<a name="l05532"></a>05532 };
<a name="l05533"></a><a class="code" href="cvmx-endor-defs_8h.html#ad9f6f8c3d9f1192360d27e992d534682">05533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html" title="cvmx_endor_rfif_max_sample_adj">cvmx_endor_rfif_max_sample_adj</a> <a class="code" href="unioncvmx__endor__rfif__max__sample__adj.html" title="cvmx_endor_rfif_max_sample_adj">cvmx_endor_rfif_max_sample_adj_t</a>;
<a name="l05534"></a>05534 <span class="comment"></span>
<a name="l05535"></a>05535 <span class="comment">/**</span>
<a name="l05536"></a>05536 <span class="comment"> * cvmx_endor_rfif_min_sample_adj</span>
<a name="l05537"></a>05537 <span class="comment"> */</span>
<a name="l05538"></a><a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html">05538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html" title="cvmx_endor_rfif_min_sample_adj">cvmx_endor_rfif_min_sample_adj</a> {
<a name="l05539"></a><a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html#a66b2848699ac2072c03517e349c12005">05539</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html#a66b2848699ac2072c03517e349c12005">u32</a>;
<a name="l05540"></a><a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html">05540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html">cvmx_endor_rfif_min_sample_adj_s</a> {
<a name="l05541"></a>05541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05542"></a>05542 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#a8e25344f967425ebe05b7f301bc82f3d">reserved_10_31</a>               : 22;
<a name="l05543"></a>05543     uint32_t <a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#adf363a4334a0fdf185138764ed8f2031">num</a>                          : 10; <span class="comment">/**&lt; Indicates the minimum number of samples that can be</span>
<a name="l05544"></a>05544 <span class="comment">                                                         adjusted per frame. Note the value to be programmed</span>
<a name="l05545"></a>05545 <span class="comment">                                                         varies with the mode of operation as follow:</span>
<a name="l05546"></a>05546 <span class="comment">                                                         MIN_SAMPLE_ADJ  = num_samples*MIMO*FDD*DP</span>
<a name="l05547"></a>05547 <span class="comment">                                                         Where:</span>
<a name="l05548"></a>05548 <span class="comment">                                                         MIMO = 2 in MIMO mode and 1 otherwise.</span>
<a name="l05549"></a>05549 <span class="comment">                                                         FDD = 2 in FDD mode and 1 otherwise.</span>
<a name="l05550"></a>05550 <span class="comment">                                                         DP = 0.5 in RF IF Dual Port mode, 1 otherwise. */</span>
<a name="l05551"></a>05551 <span class="preprocessor">#else</span>
<a name="l05552"></a><a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#adf363a4334a0fdf185138764ed8f2031">05552</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#adf363a4334a0fdf185138764ed8f2031">num</a>                          : 10;
<a name="l05553"></a><a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#a8e25344f967425ebe05b7f301bc82f3d">05553</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html#a8e25344f967425ebe05b7f301bc82f3d">reserved_10_31</a>               : 22;
<a name="l05554"></a>05554 <span class="preprocessor">#endif</span>
<a name="l05555"></a>05555 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html#aa27ad0dd8d30bba9a17f39a8aead9de6">s</a>;
<a name="l05556"></a><a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html#a454863458a46e28c1444668b0ce0c9b9">05556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__min__sample__adj_1_1cvmx__endor__rfif__min__sample__adj__s.html">cvmx_endor_rfif_min_sample_adj_s</a> <a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html#a454863458a46e28c1444668b0ce0c9b9">cnf71xx</a>;
<a name="l05557"></a>05557 };
<a name="l05558"></a><a class="code" href="cvmx-endor-defs_8h.html#a99166688607eaafa07e12931343c5d0b">05558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html" title="cvmx_endor_rfif_min_sample_adj">cvmx_endor_rfif_min_sample_adj</a> <a class="code" href="unioncvmx__endor__rfif__min__sample__adj.html" title="cvmx_endor_rfif_min_sample_adj">cvmx_endor_rfif_min_sample_adj_t</a>;
<a name="l05559"></a>05559 <span class="comment"></span>
<a name="l05560"></a>05560 <span class="comment">/**</span>
<a name="l05561"></a>05561 <span class="comment"> * cvmx_endor_rfif_num_rx_win</span>
<a name="l05562"></a>05562 <span class="comment"> */</span>
<a name="l05563"></a><a class="code" href="unioncvmx__endor__rfif__num__rx__win.html">05563</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__num__rx__win.html" title="cvmx_endor_rfif_num_rx_win">cvmx_endor_rfif_num_rx_win</a> {
<a name="l05564"></a><a class="code" href="unioncvmx__endor__rfif__num__rx__win.html#ae72e6fa360ba4c3ab2f77aa1c8053449">05564</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__num__rx__win.html#ae72e6fa360ba4c3ab2f77aa1c8053449">u32</a>;
<a name="l05565"></a><a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html">05565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html">cvmx_endor_rfif_num_rx_win_s</a> {
<a name="l05566"></a>05566 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05567"></a>05567 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#a655a6e9d4a24d0c158099141ec6e01ab">reserved_3_31</a>                : 29;
<a name="l05568"></a>05568     uint32_t <a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#ae0c386fac8701753a53084937d16aa1d">num</a>                          : 3;  <span class="comment">/**&lt; Number of RX windows</span>
<a name="l05569"></a>05569 <span class="comment">                                                         - 0: No RX window</span>
<a name="l05570"></a>05570 <span class="comment">                                                         - 1: One RX window</span>
<a name="l05571"></a>05571 <span class="comment">                                                          - ...</span>
<a name="l05572"></a>05572 <span class="comment">                                                         - 4: Four RX windows</span>
<a name="l05573"></a>05573 <span class="comment">                                                          Other: Not defined */</span>
<a name="l05574"></a>05574 <span class="preprocessor">#else</span>
<a name="l05575"></a><a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#ae0c386fac8701753a53084937d16aa1d">05575</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#ae0c386fac8701753a53084937d16aa1d">num</a>                          : 3;
<a name="l05576"></a><a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#a655a6e9d4a24d0c158099141ec6e01ab">05576</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html#a655a6e9d4a24d0c158099141ec6e01ab">reserved_3_31</a>                : 29;
<a name="l05577"></a>05577 <span class="preprocessor">#endif</span>
<a name="l05578"></a>05578 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__num__rx__win.html#a1f2c3100fc1fa024c09da73544285817">s</a>;
<a name="l05579"></a><a class="code" href="unioncvmx__endor__rfif__num__rx__win.html#ae626eb9e792bac48c9633cdf8a42f98c">05579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__num__rx__win_1_1cvmx__endor__rfif__num__rx__win__s.html">cvmx_endor_rfif_num_rx_win_s</a>   <a class="code" href="unioncvmx__endor__rfif__num__rx__win.html#ae626eb9e792bac48c9633cdf8a42f98c">cnf71xx</a>;
<a name="l05580"></a>05580 };
<a name="l05581"></a><a class="code" href="cvmx-endor-defs_8h.html#aabef572c01662cd082928b08287d41f7">05581</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__num__rx__win.html" title="cvmx_endor_rfif_num_rx_win">cvmx_endor_rfif_num_rx_win</a> <a class="code" href="unioncvmx__endor__rfif__num__rx__win.html" title="cvmx_endor_rfif_num_rx_win">cvmx_endor_rfif_num_rx_win_t</a>;
<a name="l05582"></a>05582 <span class="comment"></span>
<a name="l05583"></a>05583 <span class="comment">/**</span>
<a name="l05584"></a>05584 <span class="comment"> * cvmx_endor_rfif_pwm_enable</span>
<a name="l05585"></a>05585 <span class="comment"> */</span>
<a name="l05586"></a><a class="code" href="unioncvmx__endor__rfif__pwm__enable.html">05586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__enable.html" title="cvmx_endor_rfif_pwm_enable">cvmx_endor_rfif_pwm_enable</a> {
<a name="l05587"></a><a class="code" href="unioncvmx__endor__rfif__pwm__enable.html#a6d438ffdcdea61a86b6f84f636bbdf92">05587</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__pwm__enable.html#a6d438ffdcdea61a86b6f84f636bbdf92">u32</a>;
<a name="l05588"></a><a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html">05588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html">cvmx_endor_rfif_pwm_enable_s</a> {
<a name="l05589"></a>05589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05590"></a>05590 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#aad14c9b53de7d73d5343f6a120d6a9b8">reserved_1_31</a>                : 31;
<a name="l05591"></a>05591     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#a57fbaea4f4f48d6db2d568e5a909357f">ena</a>                          : 1;  <span class="comment">/**&lt; PWM signal generation enable:</span>
<a name="l05592"></a>05592 <span class="comment">                                                         - 1: PWM enabled</span>
<a name="l05593"></a>05593 <span class="comment">                                                         - 0: PWM disabled (default) */</span>
<a name="l05594"></a>05594 <span class="preprocessor">#else</span>
<a name="l05595"></a><a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#a57fbaea4f4f48d6db2d568e5a909357f">05595</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#a57fbaea4f4f48d6db2d568e5a909357f">ena</a>                          : 1;
<a name="l05596"></a><a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#aad14c9b53de7d73d5343f6a120d6a9b8">05596</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html#aad14c9b53de7d73d5343f6a120d6a9b8">reserved_1_31</a>                : 31;
<a name="l05597"></a>05597 <span class="preprocessor">#endif</span>
<a name="l05598"></a>05598 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__pwm__enable.html#ac5942f9d0754aa749a984d5ed5afa1e7">s</a>;
<a name="l05599"></a><a class="code" href="unioncvmx__endor__rfif__pwm__enable.html#a73f2ef922c9fc6e309432f83119bb216">05599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__enable_1_1cvmx__endor__rfif__pwm__enable__s.html">cvmx_endor_rfif_pwm_enable_s</a>   <a class="code" href="unioncvmx__endor__rfif__pwm__enable.html#a73f2ef922c9fc6e309432f83119bb216">cnf71xx</a>;
<a name="l05600"></a>05600 };
<a name="l05601"></a><a class="code" href="cvmx-endor-defs_8h.html#a1fabada9b788834e9ffd93076b222afb">05601</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__enable.html" title="cvmx_endor_rfif_pwm_enable">cvmx_endor_rfif_pwm_enable</a> <a class="code" href="unioncvmx__endor__rfif__pwm__enable.html" title="cvmx_endor_rfif_pwm_enable">cvmx_endor_rfif_pwm_enable_t</a>;
<a name="l05602"></a>05602 <span class="comment"></span>
<a name="l05603"></a>05603 <span class="comment">/**</span>
<a name="l05604"></a>05604 <span class="comment"> * cvmx_endor_rfif_pwm_high_time</span>
<a name="l05605"></a>05605 <span class="comment"> */</span>
<a name="l05606"></a><a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html">05606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html" title="cvmx_endor_rfif_pwm_high_time">cvmx_endor_rfif_pwm_high_time</a> {
<a name="l05607"></a><a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html#ac3a6a874f333ef3775047233f2e086f0">05607</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html#ac3a6a874f333ef3775047233f2e086f0">u32</a>;
<a name="l05608"></a><a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html">05608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html">cvmx_endor_rfif_pwm_high_time_s</a> {
<a name="l05609"></a>05609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05610"></a>05610 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a5596148f202fea9c962ef13dc3fd364f">reserved_24_31</a>               : 8;
<a name="l05611"></a>05611     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a45bf001f122c4e55775c47cf21dd2806">hi_time</a>                      : 24; <span class="comment">/**&lt; PWM high time. The default is 0h00FFFF cycles. Program</span>
<a name="l05612"></a>05612 <span class="comment">                                                         to n for n+1 high cycles. */</span>
<a name="l05613"></a>05613 <span class="preprocessor">#else</span>
<a name="l05614"></a><a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a45bf001f122c4e55775c47cf21dd2806">05614</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a45bf001f122c4e55775c47cf21dd2806">hi_time</a>                      : 24;
<a name="l05615"></a><a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a5596148f202fea9c962ef13dc3fd364f">05615</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html#a5596148f202fea9c962ef13dc3fd364f">reserved_24_31</a>               : 8;
<a name="l05616"></a>05616 <span class="preprocessor">#endif</span>
<a name="l05617"></a>05617 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html#a22120bc5469dd1187dfdd8a6689c70b8">s</a>;
<a name="l05618"></a><a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html#a93b3cf97c12645dfc75a671d7bcab1f2">05618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__high__time_1_1cvmx__endor__rfif__pwm__high__time__s.html">cvmx_endor_rfif_pwm_high_time_s</a> <a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html#a93b3cf97c12645dfc75a671d7bcab1f2">cnf71xx</a>;
<a name="l05619"></a>05619 };
<a name="l05620"></a><a class="code" href="cvmx-endor-defs_8h.html#a3de770db008dadae4db4ed7fad57a89e">05620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html" title="cvmx_endor_rfif_pwm_high_time">cvmx_endor_rfif_pwm_high_time</a> <a class="code" href="unioncvmx__endor__rfif__pwm__high__time.html" title="cvmx_endor_rfif_pwm_high_time">cvmx_endor_rfif_pwm_high_time_t</a>;
<a name="l05621"></a>05621 <span class="comment"></span>
<a name="l05622"></a>05622 <span class="comment">/**</span>
<a name="l05623"></a>05623 <span class="comment"> * cvmx_endor_rfif_pwm_low_time</span>
<a name="l05624"></a>05624 <span class="comment"> */</span>
<a name="l05625"></a><a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html">05625</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html" title="cvmx_endor_rfif_pwm_low_time">cvmx_endor_rfif_pwm_low_time</a> {
<a name="l05626"></a><a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html#a4bec8c7f10943e5382114d3040513ec1">05626</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html#a4bec8c7f10943e5382114d3040513ec1">u32</a>;
<a name="l05627"></a><a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html">05627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html">cvmx_endor_rfif_pwm_low_time_s</a> {
<a name="l05628"></a>05628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05629"></a>05629 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab0fcfc07db5defccd4324dcf2aecaa8e">reserved_24_31</a>               : 8;
<a name="l05630"></a>05630     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab6f9ba77b4cc31f1c173930a930a0ea6">lo_time</a>                      : 24; <span class="comment">/**&lt; PWM low time. The default is 0h00FFFF cycles. Program</span>
<a name="l05631"></a>05631 <span class="comment">                                                         to n for n+1 low cycles. */</span>
<a name="l05632"></a>05632 <span class="preprocessor">#else</span>
<a name="l05633"></a><a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab6f9ba77b4cc31f1c173930a930a0ea6">05633</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab6f9ba77b4cc31f1c173930a930a0ea6">lo_time</a>                      : 24;
<a name="l05634"></a><a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab0fcfc07db5defccd4324dcf2aecaa8e">05634</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html#ab0fcfc07db5defccd4324dcf2aecaa8e">reserved_24_31</a>               : 8;
<a name="l05635"></a>05635 <span class="preprocessor">#endif</span>
<a name="l05636"></a>05636 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html#ae97087a4ad3bf5bde93655340d3ddb01">s</a>;
<a name="l05637"></a><a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html#abca9d04534fadde0c38f690f3f953ec3">05637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__pwm__low__time_1_1cvmx__endor__rfif__pwm__low__time__s.html">cvmx_endor_rfif_pwm_low_time_s</a> <a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html#abca9d04534fadde0c38f690f3f953ec3">cnf71xx</a>;
<a name="l05638"></a>05638 };
<a name="l05639"></a><a class="code" href="cvmx-endor-defs_8h.html#aaba3dc9885b572ed4881baf2415df56b">05639</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html" title="cvmx_endor_rfif_pwm_low_time">cvmx_endor_rfif_pwm_low_time</a> <a class="code" href="unioncvmx__endor__rfif__pwm__low__time.html" title="cvmx_endor_rfif_pwm_low_time">cvmx_endor_rfif_pwm_low_time_t</a>;
<a name="l05640"></a>05640 <span class="comment"></span>
<a name="l05641"></a>05641 <span class="comment">/**</span>
<a name="l05642"></a>05642 <span class="comment"> * cvmx_endor_rfif_rd_timer64_lsb</span>
<a name="l05643"></a>05643 <span class="comment"> */</span>
<a name="l05644"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html">05644</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html" title="cvmx_endor_rfif_rd_timer64_lsb">cvmx_endor_rfif_rd_timer64_lsb</a> {
<a name="l05645"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html#a9de1063a124d589f8c450daea6027600">05645</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html#a9de1063a124d589f8c450daea6027600">u32</a>;
<a name="l05646"></a><a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html">05646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html">cvmx_endor_rfif_rd_timer64_lsb_s</a> {
<a name="l05647"></a>05647 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05648"></a>05648 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html#a2ffe9e0748f27a10930430d3a3bbf672">val</a>                          : 32; <span class="comment">/**&lt; 64-bit timer initial value of the 32 LSB.</span>
<a name="l05649"></a>05649 <span class="comment">                                                         Note the value written in WR_TIMER64_LSB is not</span>
<a name="l05650"></a>05650 <span class="comment">                                                         propagating until the timer64 is enabled. */</span>
<a name="l05651"></a>05651 <span class="preprocessor">#else</span>
<a name="l05652"></a><a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html#a2ffe9e0748f27a10930430d3a3bbf672">05652</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html#a2ffe9e0748f27a10930430d3a3bbf672">val</a>                          : 32;
<a name="l05653"></a>05653 <span class="preprocessor">#endif</span>
<a name="l05654"></a>05654 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html#af8c5078a3ddff697aabfb850cb62eb09">s</a>;
<a name="l05655"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html#a550cb99f4902117f8df7c2b15a0377fc">05655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rd__timer64__lsb_1_1cvmx__endor__rfif__rd__timer64__lsb__s.html">cvmx_endor_rfif_rd_timer64_lsb_s</a> <a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html#a550cb99f4902117f8df7c2b15a0377fc">cnf71xx</a>;
<a name="l05656"></a>05656 };
<a name="l05657"></a><a class="code" href="cvmx-endor-defs_8h.html#a55812473b2be0e8ea9996267b012eaad">05657</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html" title="cvmx_endor_rfif_rd_timer64_lsb">cvmx_endor_rfif_rd_timer64_lsb</a> <a class="code" href="unioncvmx__endor__rfif__rd__timer64__lsb.html" title="cvmx_endor_rfif_rd_timer64_lsb">cvmx_endor_rfif_rd_timer64_lsb_t</a>;
<a name="l05658"></a>05658 <span class="comment"></span>
<a name="l05659"></a>05659 <span class="comment">/**</span>
<a name="l05660"></a>05660 <span class="comment"> * cvmx_endor_rfif_rd_timer64_msb</span>
<a name="l05661"></a>05661 <span class="comment"> */</span>
<a name="l05662"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html">05662</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html" title="cvmx_endor_rfif_rd_timer64_msb">cvmx_endor_rfif_rd_timer64_msb</a> {
<a name="l05663"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html#a27705aa6a55c6f95e70ea7e2f99e7c35">05663</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html#a27705aa6a55c6f95e70ea7e2f99e7c35">u32</a>;
<a name="l05664"></a><a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html">cvmx_endor_rfif_rd_timer64_msb_s</a> {
<a name="l05665"></a>05665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05666"></a>05666 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html#aec4959fcfe9c7e3ab590b756d847ad2c">val</a>                          : 32; <span class="comment">/**&lt; 64-bit timer initial value of the 32 MSB.</span>
<a name="l05667"></a>05667 <span class="comment">                                                         Note the value written in WR_TIMER64_MSB is not</span>
<a name="l05668"></a>05668 <span class="comment">                                                         propagating until the timer64 is enabled. */</span>
<a name="l05669"></a>05669 <span class="preprocessor">#else</span>
<a name="l05670"></a><a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html#aec4959fcfe9c7e3ab590b756d847ad2c">05670</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html#aec4959fcfe9c7e3ab590b756d847ad2c">val</a>                          : 32;
<a name="l05671"></a>05671 <span class="preprocessor">#endif</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html#a39d7e79f9d1ff8cafa3dd0c4dd0a789e">s</a>;
<a name="l05673"></a><a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html#a3b7baad9eeb75f94c45ace66ac919643">05673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rd__timer64__msb_1_1cvmx__endor__rfif__rd__timer64__msb__s.html">cvmx_endor_rfif_rd_timer64_msb_s</a> <a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html#a3b7baad9eeb75f94c45ace66ac919643">cnf71xx</a>;
<a name="l05674"></a>05674 };
<a name="l05675"></a><a class="code" href="cvmx-endor-defs_8h.html#add72c1d3396c2867ea27821a0561797b">05675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html" title="cvmx_endor_rfif_rd_timer64_msb">cvmx_endor_rfif_rd_timer64_msb</a> <a class="code" href="unioncvmx__endor__rfif__rd__timer64__msb.html" title="cvmx_endor_rfif_rd_timer64_msb">cvmx_endor_rfif_rd_timer64_msb_t</a>;
<a name="l05676"></a>05676 <span class="comment"></span>
<a name="l05677"></a>05677 <span class="comment">/**</span>
<a name="l05678"></a>05678 <span class="comment"> * cvmx_endor_rfif_real_time_timer</span>
<a name="l05679"></a>05679 <span class="comment"> */</span>
<a name="l05680"></a><a class="code" href="unioncvmx__endor__rfif__real__time__timer.html">05680</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__real__time__timer.html" title="cvmx_endor_rfif_real_time_timer">cvmx_endor_rfif_real_time_timer</a> {
<a name="l05681"></a><a class="code" href="unioncvmx__endor__rfif__real__time__timer.html#a5c456dfdbb0c2e0dc81b6f5a6127a4b3">05681</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__real__time__timer.html#a5c456dfdbb0c2e0dc81b6f5a6127a4b3">u32</a>;
<a name="l05682"></a><a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html">05682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html">cvmx_endor_rfif_real_time_timer_s</a> {
<a name="l05683"></a>05683 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05684"></a>05684 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html#a621d34f59fa16a0ac63213e40dbad278">timer</a>                        : 32; <span class="comment">/**&lt; The full 32 bits of the real time timer fed from a core</span>
<a name="l05685"></a>05685 <span class="comment">                                                         clock based counter. */</span>
<a name="l05686"></a>05686 <span class="preprocessor">#else</span>
<a name="l05687"></a><a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html#a621d34f59fa16a0ac63213e40dbad278">05687</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html#a621d34f59fa16a0ac63213e40dbad278">timer</a>                        : 32;
<a name="l05688"></a>05688 <span class="preprocessor">#endif</span>
<a name="l05689"></a>05689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__real__time__timer.html#ab8ba1800328a16ad8bac0e06d89fda3a">s</a>;
<a name="l05690"></a><a class="code" href="unioncvmx__endor__rfif__real__time__timer.html#ae6661e61f61b2453926fce25ff92f086">05690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__real__time__timer_1_1cvmx__endor__rfif__real__time__timer__s.html">cvmx_endor_rfif_real_time_timer_s</a> <a class="code" href="unioncvmx__endor__rfif__real__time__timer.html#ae6661e61f61b2453926fce25ff92f086">cnf71xx</a>;
<a name="l05691"></a>05691 };
<a name="l05692"></a><a class="code" href="cvmx-endor-defs_8h.html#a2994bf3eda5b952702ff1a2b53d49da0">05692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__real__time__timer.html" title="cvmx_endor_rfif_real_time_timer">cvmx_endor_rfif_real_time_timer</a> <a class="code" href="unioncvmx__endor__rfif__real__time__timer.html" title="cvmx_endor_rfif_real_time_timer">cvmx_endor_rfif_real_time_timer_t</a>;
<a name="l05693"></a>05693 <span class="comment"></span>
<a name="l05694"></a>05694 <span class="comment">/**</span>
<a name="l05695"></a>05695 <span class="comment"> * cvmx_endor_rfif_rf_clk_timer</span>
<a name="l05696"></a>05696 <span class="comment"> */</span>
<a name="l05697"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html">05697</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html" title="cvmx_endor_rfif_rf_clk_timer">cvmx_endor_rfif_rf_clk_timer</a> {
<a name="l05698"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html#a7e2660e0bda2661b9d748f5d41630290">05698</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html#a7e2660e0bda2661b9d748f5d41630290">u32</a>;
<a name="l05699"></a><a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html">05699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html">cvmx_endor_rfif_rf_clk_timer_s</a> {
<a name="l05700"></a>05700 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05701"></a>05701 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html#ae6ca3f662014486998234c25f05a41c9">timer</a>                        : 32; <span class="comment">/**&lt; Timer running off the RF CLK.</span>
<a name="l05702"></a>05702 <span class="comment">                                                         1- The counter is disabled by default;</span>
<a name="l05703"></a>05703 <span class="comment">                                                         2- The counter is enabled by writing 1 to register 066;</span>
<a name="l05704"></a>05704 <span class="comment">                                                         3- The counter waits for the 1PPS to start incrementing</span>
<a name="l05705"></a>05705 <span class="comment">                                                         4- The 1PPS is received and the counter starts</span>
<a name="l05706"></a>05706 <span class="comment">                                                         incrementing;</span>
<a name="l05707"></a>05707 <span class="comment">                                                         5- The counter is reset after receiving the 30th 1PPS</span>
<a name="l05708"></a>05708 <span class="comment">                                                         (after 30 seconds);</span>
<a name="l05709"></a>05709 <span class="comment">                                                         6- The counter keeps incrementing and is reset as in 5,</span>
<a name="l05710"></a>05710 <span class="comment">                                                         unless it is disabled. */</span>
<a name="l05711"></a>05711 <span class="preprocessor">#else</span>
<a name="l05712"></a><a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html#ae6ca3f662014486998234c25f05a41c9">05712</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html#ae6ca3f662014486998234c25f05a41c9">timer</a>                        : 32;
<a name="l05713"></a>05713 <span class="preprocessor">#endif</span>
<a name="l05714"></a>05714 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html#ab8f74eb6c79884bf9700420ff3dc50b2">s</a>;
<a name="l05715"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html#a54206b08c0d53ac9bec134e59f403efb">05715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rf__clk__timer_1_1cvmx__endor__rfif__rf__clk__timer__s.html">cvmx_endor_rfif_rf_clk_timer_s</a> <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html#a54206b08c0d53ac9bec134e59f403efb">cnf71xx</a>;
<a name="l05716"></a>05716 };
<a name="l05717"></a><a class="code" href="cvmx-endor-defs_8h.html#af2c9ba18628f1289d6b041560452bc3e">05717</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html" title="cvmx_endor_rfif_rf_clk_timer">cvmx_endor_rfif_rf_clk_timer</a> <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer.html" title="cvmx_endor_rfif_rf_clk_timer">cvmx_endor_rfif_rf_clk_timer_t</a>;
<a name="l05718"></a>05718 <span class="comment"></span>
<a name="l05719"></a>05719 <span class="comment">/**</span>
<a name="l05720"></a>05720 <span class="comment"> * cvmx_endor_rfif_rf_clk_timer_en</span>
<a name="l05721"></a>05721 <span class="comment"> */</span>
<a name="l05722"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html">05722</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html" title="cvmx_endor_rfif_rf_clk_timer_en">cvmx_endor_rfif_rf_clk_timer_en</a> {
<a name="l05723"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html#ad590df9bbecb4ac15cc09356cb32d846">05723</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html#ad590df9bbecb4ac15cc09356cb32d846">u32</a>;
<a name="l05724"></a><a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html">05724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html">cvmx_endor_rfif_rf_clk_timer_en_s</a> {
<a name="l05725"></a>05725 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05726"></a>05726 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#abf0adbab9cb3a17d4cb37a1b791a55e4">reserved_1_31</a>                : 31;
<a name="l05727"></a>05727     uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#a5a2f9fc5cd1d7dcb24adc2c0fbf86ce6">ena</a>                          : 1;  <span class="comment">/**&lt; RF CLK based timer enable</span>
<a name="l05728"></a>05728 <span class="comment">                                                         - 0: Disabled</span>
<a name="l05729"></a>05729 <span class="comment">                                                         - 1: Enabled */</span>
<a name="l05730"></a>05730 <span class="preprocessor">#else</span>
<a name="l05731"></a><a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#a5a2f9fc5cd1d7dcb24adc2c0fbf86ce6">05731</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#a5a2f9fc5cd1d7dcb24adc2c0fbf86ce6">ena</a>                          : 1;
<a name="l05732"></a><a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#abf0adbab9cb3a17d4cb37a1b791a55e4">05732</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html#abf0adbab9cb3a17d4cb37a1b791a55e4">reserved_1_31</a>                : 31;
<a name="l05733"></a>05733 <span class="preprocessor">#endif</span>
<a name="l05734"></a>05734 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html#a3f84131aee0e702e9b499ea95e77fc68">s</a>;
<a name="l05735"></a><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html#abd257d9a9c603e5eddfe6a2ff4aed67f">05735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rf__clk__timer__en_1_1cvmx__endor__rfif__rf__clk__timer__en__s.html">cvmx_endor_rfif_rf_clk_timer_en_s</a> <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html#abd257d9a9c603e5eddfe6a2ff4aed67f">cnf71xx</a>;
<a name="l05736"></a>05736 };
<a name="l05737"></a><a class="code" href="cvmx-endor-defs_8h.html#a5062e09a514350bde33a9d508f80f397">05737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html" title="cvmx_endor_rfif_rf_clk_timer_en">cvmx_endor_rfif_rf_clk_timer_en</a> <a class="code" href="unioncvmx__endor__rfif__rf__clk__timer__en.html" title="cvmx_endor_rfif_rf_clk_timer_en">cvmx_endor_rfif_rf_clk_timer_en_t</a>;
<a name="l05738"></a>05738 <span class="comment"></span>
<a name="l05739"></a>05739 <span class="comment">/**</span>
<a name="l05740"></a>05740 <span class="comment"> * cvmx_endor_rfif_rx_correct_adj</span>
<a name="l05741"></a>05741 <span class="comment"> */</span>
<a name="l05742"></a><a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html">05742</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html" title="cvmx_endor_rfif_rx_correct_adj">cvmx_endor_rfif_rx_correct_adj</a> {
<a name="l05743"></a><a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html#a99d783ed74778c739dac5dd5251c5dfa">05743</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html#a99d783ed74778c739dac5dd5251c5dfa">u32</a>;
<a name="l05744"></a><a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html">05744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html">cvmx_endor_rfif_rx_correct_adj_s</a> {
<a name="l05745"></a>05745 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05746"></a>05746 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#aa7e31fc53afee6b17a71c9492d8c976f">reserved_4_31</a>                : 28;
<a name="l05747"></a>05747     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#a8dc36f85b072083da6ec913fa43450dd">offset</a>                       : 4;  <span class="comment">/**&lt; Indicates the sample counter offset for the last sample</span>
<a name="l05748"></a>05748 <span class="comment">                                                         flag insertion, which determines when the rx samples</span>
<a name="l05749"></a>05749 <span class="comment">                                                         are dropped or added. This register can take values</span>
<a name="l05750"></a>05750 <span class="comment">                                                         from 0 to 15 and should be configured as follow:</span>
<a name="l05751"></a>05751 <span class="comment">                                                         4, when MIN_SAMPLE_ADJ = 1</span>
<a name="l05752"></a>05752 <span class="comment">                                                         5 , when MIN_SAMPLE_ADJ = 2</span>
<a name="l05753"></a>05753 <span class="comment">                                                         6 , when MIN_SAMPLE_ADJ = 4 */</span>
<a name="l05754"></a>05754 <span class="preprocessor">#else</span>
<a name="l05755"></a><a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#a8dc36f85b072083da6ec913fa43450dd">05755</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#a8dc36f85b072083da6ec913fa43450dd">offset</a>                       : 4;
<a name="l05756"></a><a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#aa7e31fc53afee6b17a71c9492d8c976f">05756</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html#aa7e31fc53afee6b17a71c9492d8c976f">reserved_4_31</a>                : 28;
<a name="l05757"></a>05757 <span class="preprocessor">#endif</span>
<a name="l05758"></a>05758 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html#aaa67566454b6bc874c8064f12ad85c37">s</a>;
<a name="l05759"></a><a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html#a417597418013c5f8d634a14a4e0280ea">05759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__correct__adj_1_1cvmx__endor__rfif__rx__correct__adj__s.html">cvmx_endor_rfif_rx_correct_adj_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html#a417597418013c5f8d634a14a4e0280ea">cnf71xx</a>;
<a name="l05760"></a>05760 };
<a name="l05761"></a><a class="code" href="cvmx-endor-defs_8h.html#a83e7e8507a21d5a766307600e95512b6">05761</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html" title="cvmx_endor_rfif_rx_correct_adj">cvmx_endor_rfif_rx_correct_adj</a> <a class="code" href="unioncvmx__endor__rfif__rx__correct__adj.html" title="cvmx_endor_rfif_rx_correct_adj">cvmx_endor_rfif_rx_correct_adj_t</a>;
<a name="l05762"></a>05762 <span class="comment"></span>
<a name="l05763"></a>05763 <span class="comment">/**</span>
<a name="l05764"></a>05764 <span class="comment"> * cvmx_endor_rfif_rx_div_status</span>
<a name="l05765"></a>05765 <span class="comment"> *</span>
<a name="l05766"></a>05766 <span class="comment"> * Notes:</span>
<a name="l05767"></a>05767 <span class="comment"> * In TDD Mode, bits 15:12 are DDR state machine status.</span>
<a name="l05768"></a>05768 <span class="comment"> *</span>
<a name="l05769"></a>05769 <span class="comment"> */</span>
<a name="l05770"></a><a class="code" href="unioncvmx__endor__rfif__rx__div__status.html">05770</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__div__status.html" title="cvmx_endor_rfif_rx_div_status">cvmx_endor_rfif_rx_div_status</a> {
<a name="l05771"></a><a class="code" href="unioncvmx__endor__rfif__rx__div__status.html#a7515803829e21d4807afc7a6b0b5ddc2">05771</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__div__status.html#a7515803829e21d4807afc7a6b0b5ddc2">u32</a>;
<a name="l05772"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html">05772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html">cvmx_endor_rfif_rx_div_status_s</a> {
<a name="l05773"></a>05773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05774"></a>05774 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a6f165f3d171eade569e87b952cb9006c">reserved_23_31</a>               : 9;
<a name="l05775"></a>05775     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a8c627eb7f1250ba12d299234ea83e4ca">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state) */</span>
<a name="l05776"></a>05776     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#ab1a3d49ef44fbca155e5664bb43591b3">sync_late</a>                    : 1;  <span class="comment">/**&lt; Sync late (Used for UE products). */</span>
<a name="l05777"></a>05777     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a0a7df95886637eeaee6f140834ec8388">reserved_19_20</a>               : 2;
<a name="l05778"></a>05778     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a982c364c67f08a6b94698b66d49d324d">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Threshold Reached (RX/RX_div/TX) */</span>
<a name="l05779"></a>05779     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a25666e31fa12a2dce989140a936f7d3d">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow */</span>
<a name="l05780"></a>05780     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a57deb4a266bd73cad6652fd14d0e68c1">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO underrun */</span>
<a name="l05781"></a>05781     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#aee1dfdba5fcbee45bfe0ab9e64706582">tx_sm</a>                        : 2;  <span class="comment">/**&lt; TX state machine status */</span>
<a name="l05782"></a>05782     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a27792175b22f9098366449caba4a7aa6">rx_sm</a>                        : 2;  <span class="comment">/**&lt; RX state machine status */</span>
<a name="l05783"></a>05783     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a04b2eb5183edf6a90a63a7926bf566dd">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; HAB request manager SM</span>
<a name="l05784"></a>05784 <span class="comment">                                                         - 0: idle</span>
<a name="l05785"></a>05785 <span class="comment">                                                         - 1: wait_cs</span>
<a name="l05786"></a>05786 <span class="comment">                                                         - 2: Term</span>
<a name="l05787"></a>05787 <span class="comment">                                                         - 3: rd_fifo(RX)/ write fifo(TX)</span>
<a name="l05788"></a>05788 <span class="comment">                                                         - 4: wait_th</span>
<a name="l05789"></a>05789 <span class="comment">                                                          Others: not used */</span>
<a name="l05790"></a>05790     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#acefc833f374b239b696f7e6e92a392e9">reserved_0_7</a>                 : 8;
<a name="l05791"></a>05791 <span class="preprocessor">#else</span>
<a name="l05792"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#acefc833f374b239b696f7e6e92a392e9">05792</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#acefc833f374b239b696f7e6e92a392e9">reserved_0_7</a>                 : 8;
<a name="l05793"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a04b2eb5183edf6a90a63a7926bf566dd">05793</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a04b2eb5183edf6a90a63a7926bf566dd">hab_req_sm</a>                   : 4;
<a name="l05794"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a27792175b22f9098366449caba4a7aa6">05794</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a27792175b22f9098366449caba4a7aa6">rx_sm</a>                        : 2;
<a name="l05795"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#aee1dfdba5fcbee45bfe0ab9e64706582">05795</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#aee1dfdba5fcbee45bfe0ab9e64706582">tx_sm</a>                        : 2;
<a name="l05796"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a57deb4a266bd73cad6652fd14d0e68c1">05796</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a57deb4a266bd73cad6652fd14d0e68c1">fifo_ur</a>                      : 1;
<a name="l05797"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a25666e31fa12a2dce989140a936f7d3d">05797</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a25666e31fa12a2dce989140a936f7d3d">fifo_of</a>                      : 1;
<a name="l05798"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a982c364c67f08a6b94698b66d49d324d">05798</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a982c364c67f08a6b94698b66d49d324d">thresh_rch</a>                   : 1;
<a name="l05799"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a0a7df95886637eeaee6f140834ec8388">05799</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a0a7df95886637eeaee6f140834ec8388">reserved_19_20</a>               : 2;
<a name="l05800"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#ab1a3d49ef44fbca155e5664bb43591b3">05800</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#ab1a3d49ef44fbca155e5664bb43591b3">sync_late</a>                    : 1;
<a name="l05801"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a8c627eb7f1250ba12d299234ea83e4ca">05801</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a8c627eb7f1250ba12d299234ea83e4ca">rfic_ena</a>                     : 1;
<a name="l05802"></a><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a6f165f3d171eade569e87b952cb9006c">05802</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html#a6f165f3d171eade569e87b952cb9006c">reserved_23_31</a>               : 9;
<a name="l05803"></a>05803 <span class="preprocessor">#endif</span>
<a name="l05804"></a>05804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__div__status.html#ac288291e3dbd50b84b1ef5fd12391c98">s</a>;
<a name="l05805"></a><a class="code" href="unioncvmx__endor__rfif__rx__div__status.html#ad48f22166d5bd9e25c63e74242f742a9">05805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__div__status_1_1cvmx__endor__rfif__rx__div__status__s.html">cvmx_endor_rfif_rx_div_status_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__div__status.html#ad48f22166d5bd9e25c63e74242f742a9">cnf71xx</a>;
<a name="l05806"></a>05806 };
<a name="l05807"></a><a class="code" href="cvmx-endor-defs_8h.html#a8bbea7844fec9667a75486dc6b6194ec">05807</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__div__status.html" title="cvmx_endor_rfif_rx_div_status">cvmx_endor_rfif_rx_div_status</a> <a class="code" href="unioncvmx__endor__rfif__rx__div__status.html" title="cvmx_endor_rfif_rx_div_status">cvmx_endor_rfif_rx_div_status_t</a>;
<a name="l05808"></a>05808 <span class="comment"></span>
<a name="l05809"></a>05809 <span class="comment">/**</span>
<a name="l05810"></a>05810 <span class="comment"> * cvmx_endor_rfif_rx_fifo_cnt</span>
<a name="l05811"></a>05811 <span class="comment"> */</span>
<a name="l05812"></a><a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html">05812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html" title="cvmx_endor_rfif_rx_fifo_cnt">cvmx_endor_rfif_rx_fifo_cnt</a> {
<a name="l05813"></a><a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html#a9ab2a1b5e3478c4a1a0e3637a0efce30">05813</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html#a9ab2a1b5e3478c4a1a0e3637a0efce30">u32</a>;
<a name="l05814"></a><a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html">05814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html">cvmx_endor_rfif_rx_fifo_cnt_s</a> {
<a name="l05815"></a>05815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05816"></a>05816 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a137bff900fc9c31c67c5a18f10d0eb4c">reserved_13_31</a>               : 19;
<a name="l05817"></a>05817     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a6043b9657cc24ea10171c63eba4d5f65">cnt</a>                          : 13; <span class="comment">/**&lt; RX FIFO fill level. This register can take values</span>
<a name="l05818"></a>05818 <span class="comment">                                                         between 0 and 5136. */</span>
<a name="l05819"></a>05819 <span class="preprocessor">#else</span>
<a name="l05820"></a><a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a6043b9657cc24ea10171c63eba4d5f65">05820</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a6043b9657cc24ea10171c63eba4d5f65">cnt</a>                          : 13;
<a name="l05821"></a><a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a137bff900fc9c31c67c5a18f10d0eb4c">05821</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html#a137bff900fc9c31c67c5a18f10d0eb4c">reserved_13_31</a>               : 19;
<a name="l05822"></a>05822 <span class="preprocessor">#endif</span>
<a name="l05823"></a>05823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html#a510a6c1b18651c5873a8e953fbd164f5">s</a>;
<a name="l05824"></a><a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html#ab7d4671e8717bc12d7a48b771af624fd">05824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__fifo__cnt_1_1cvmx__endor__rfif__rx__fifo__cnt__s.html">cvmx_endor_rfif_rx_fifo_cnt_s</a>  <a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html#ab7d4671e8717bc12d7a48b771af624fd">cnf71xx</a>;
<a name="l05825"></a>05825 };
<a name="l05826"></a><a class="code" href="cvmx-endor-defs_8h.html#a6f0332b5e20aed432267367e53663a51">05826</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html" title="cvmx_endor_rfif_rx_fifo_cnt">cvmx_endor_rfif_rx_fifo_cnt</a> <a class="code" href="unioncvmx__endor__rfif__rx__fifo__cnt.html" title="cvmx_endor_rfif_rx_fifo_cnt">cvmx_endor_rfif_rx_fifo_cnt_t</a>;
<a name="l05827"></a>05827 <span class="comment"></span>
<a name="l05828"></a>05828 <span class="comment">/**</span>
<a name="l05829"></a>05829 <span class="comment"> * cvmx_endor_rfif_rx_if_cfg</span>
<a name="l05830"></a>05830 <span class="comment"> */</span>
<a name="l05831"></a><a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html">05831</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html" title="cvmx_endor_rfif_rx_if_cfg">cvmx_endor_rfif_rx_if_cfg</a> {
<a name="l05832"></a><a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html#a62463051b59e72c96ca1841144ed46a2">05832</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html#a62463051b59e72c96ca1841144ed46a2">u32</a>;
<a name="l05833"></a><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html">05833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html">cvmx_endor_rfif_rx_if_cfg_s</a> {
<a name="l05834"></a>05834 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05835"></a>05835 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a01f2d4ddbb8184f605701a07f135622c">reserved_6_31</a>                : 26;
<a name="l05836"></a>05836     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#add07c0e9dcd8bbdeca947a85fdb01cab">eorl</a>                         : 1;  <span class="comment">/**&lt; Early or Late TX_FRAME</span>
<a name="l05837"></a>05837 <span class="comment">                                                         - 0: The TX_FRAME asserts after the tx_lead and deasserts</span>
<a name="l05838"></a>05838 <span class="comment">                                                          before the tx_lag</span>
<a name="l05839"></a>05839 <span class="comment">                                                         - 1: The TX_FRAME asserts (3:0) cycles after the</span>
<a name="l05840"></a>05840 <span class="comment">                                                          TX_ON/ENABLE and deasserts (3:0) cycles after the</span>
<a name="l05841"></a>05841 <span class="comment">                                                          TX_ON/ENABLE signal. */</span>
<a name="l05842"></a>05842     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a9fece239579e1e50eb7f3bb1f1bf622b">half_lat</a>                     : 1;  <span class="comment">/**&lt; Half cycle latency</span>
<a name="l05843"></a>05843 <span class="comment">                                                         - 0: Captures I and Q on the falling and rising edge of</span>
<a name="l05844"></a>05844 <span class="comment">                                                          the clock respectively.</span>
<a name="l05845"></a>05845 <span class="comment">                                                         - 1: Captures I and Q on the rising and falling edge of</span>
<a name="l05846"></a>05846 <span class="comment">                                                          the clock respectively. */</span>
<a name="l05847"></a>05847     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a3b92a042bdd62d200a3601d7da5499a1">cap_lat</a>                      : 4;  <span class="comment">/**&lt; Enable to capture latency</span>
<a name="l05848"></a>05848 <span class="comment">                                                          The data from the RF IC starts and stops being captured</span>
<a name="l05849"></a>05849 <span class="comment">                                                          a number of cycles after the enable pulse.</span>
<a name="l05850"></a>05850 <span class="comment">                                                         - 0: Invalid</span>
<a name="l05851"></a>05851 <span class="comment">                                                         - 1: One cycle latency</span>
<a name="l05852"></a>05852 <span class="comment">                                                         - 2: Two cycles of latency</span>
<a name="l05853"></a>05853 <span class="comment">                                                         - 3: Three cycles of latency</span>
<a name="l05854"></a>05854 <span class="comment">                                                          - ...</span>
<a name="l05855"></a>05855 <span class="comment">                                                          - 15: Seven cycles of latency */</span>
<a name="l05856"></a>05856 <span class="preprocessor">#else</span>
<a name="l05857"></a><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a3b92a042bdd62d200a3601d7da5499a1">05857</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a3b92a042bdd62d200a3601d7da5499a1">cap_lat</a>                      : 4;
<a name="l05858"></a><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a9fece239579e1e50eb7f3bb1f1bf622b">05858</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a9fece239579e1e50eb7f3bb1f1bf622b">half_lat</a>                     : 1;
<a name="l05859"></a><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#add07c0e9dcd8bbdeca947a85fdb01cab">05859</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#add07c0e9dcd8bbdeca947a85fdb01cab">eorl</a>                         : 1;
<a name="l05860"></a><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a01f2d4ddbb8184f605701a07f135622c">05860</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html#a01f2d4ddbb8184f605701a07f135622c">reserved_6_31</a>                : 26;
<a name="l05861"></a>05861 <span class="preprocessor">#endif</span>
<a name="l05862"></a>05862 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html#a65d0d91bb0ac4ab41f95693389a799d6">s</a>;
<a name="l05863"></a><a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html#a81703174fac0e022a42c3bd4a6722f07">05863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__if__cfg_1_1cvmx__endor__rfif__rx__if__cfg__s.html">cvmx_endor_rfif_rx_if_cfg_s</a>    <a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html#a81703174fac0e022a42c3bd4a6722f07">cnf71xx</a>;
<a name="l05864"></a>05864 };
<a name="l05865"></a><a class="code" href="cvmx-endor-defs_8h.html#af1af0d45628b5231b63ec6386dd5f691">05865</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html" title="cvmx_endor_rfif_rx_if_cfg">cvmx_endor_rfif_rx_if_cfg</a> <a class="code" href="unioncvmx__endor__rfif__rx__if__cfg.html" title="cvmx_endor_rfif_rx_if_cfg">cvmx_endor_rfif_rx_if_cfg_t</a>;
<a name="l05866"></a>05866 <span class="comment"></span>
<a name="l05867"></a>05867 <span class="comment">/**</span>
<a name="l05868"></a>05868 <span class="comment"> * cvmx_endor_rfif_rx_lead_lag</span>
<a name="l05869"></a>05869 <span class="comment"> */</span>
<a name="l05870"></a><a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html">05870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html" title="cvmx_endor_rfif_rx_lead_lag">cvmx_endor_rfif_rx_lead_lag</a> {
<a name="l05871"></a><a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html#a94683e1ff2af46b35be5775666cb90ab">05871</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html#a94683e1ff2af46b35be5775666cb90ab">u32</a>;
<a name="l05872"></a><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html">05872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html">cvmx_endor_rfif_rx_lead_lag_s</a> {
<a name="l05873"></a>05873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05874"></a>05874 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#a44aeaf581815bb6da5dbb3e994d3d28e">reserved_24_31</a>               : 8;
<a name="l05875"></a>05875     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#abc394f03d201ad6220c5c1e34508e5df">lag</a>                          : 12; <span class="comment">/**&lt; unsigned value (lag) on end of window */</span>
<a name="l05876"></a>05876     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#ad9308ccedc7cb93a17128cd9e7008e56">lead</a>                         : 12; <span class="comment">/**&lt; unsigned value (lead) on beginning of window */</span>
<a name="l05877"></a>05877 <span class="preprocessor">#else</span>
<a name="l05878"></a><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#ad9308ccedc7cb93a17128cd9e7008e56">05878</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#ad9308ccedc7cb93a17128cd9e7008e56">lead</a>                         : 12;
<a name="l05879"></a><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#abc394f03d201ad6220c5c1e34508e5df">05879</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#abc394f03d201ad6220c5c1e34508e5df">lag</a>                          : 12;
<a name="l05880"></a><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#a44aeaf581815bb6da5dbb3e994d3d28e">05880</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html#a44aeaf581815bb6da5dbb3e994d3d28e">reserved_24_31</a>               : 8;
<a name="l05881"></a>05881 <span class="preprocessor">#endif</span>
<a name="l05882"></a>05882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html#a79d163bcb07be5fc2ae73fb254d03709">s</a>;
<a name="l05883"></a><a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html#a8081e45924469f86e2dba043c70e0e4f">05883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__lead__lag_1_1cvmx__endor__rfif__rx__lead__lag__s.html">cvmx_endor_rfif_rx_lead_lag_s</a>  <a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html#a8081e45924469f86e2dba043c70e0e4f">cnf71xx</a>;
<a name="l05884"></a>05884 };
<a name="l05885"></a><a class="code" href="cvmx-endor-defs_8h.html#a970e85dd0f3cfcc82bdf4a8311407791">05885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html" title="cvmx_endor_rfif_rx_lead_lag">cvmx_endor_rfif_rx_lead_lag</a> <a class="code" href="unioncvmx__endor__rfif__rx__lead__lag.html" title="cvmx_endor_rfif_rx_lead_lag">cvmx_endor_rfif_rx_lead_lag_t</a>;
<a name="l05886"></a>05886 <span class="comment"></span>
<a name="l05887"></a>05887 <span class="comment">/**</span>
<a name="l05888"></a>05888 <span class="comment"> * cvmx_endor_rfif_rx_load_cfg</span>
<a name="l05889"></a>05889 <span class="comment"> */</span>
<a name="l05890"></a><a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html">05890</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html" title="cvmx_endor_rfif_rx_load_cfg">cvmx_endor_rfif_rx_load_cfg</a> {
<a name="l05891"></a><a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html#ac77c99b392847cfa664ca7ed24589db7">05891</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html#ac77c99b392847cfa664ca7ed24589db7">u32</a>;
<a name="l05892"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html">05892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html">cvmx_endor_rfif_rx_load_cfg_s</a> {
<a name="l05893"></a>05893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05894"></a>05894 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a472ae90f1a44842a3804b355f48a374c">reserved_13_31</a>               : 19;
<a name="l05895"></a>05895     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae21579ca6b2c1830509f1c855a0ccf9d">hidden</a>                       : 1;  <span class="comment">/**&lt; Hidden bit set to 1 during synthesis</span>
<a name="l05896"></a>05896 <span class="comment">                                                         (set_case_analysis) if only one destination can be</span>
<a name="l05897"></a>05897 <span class="comment">                                                         programmed at a time. In this case there is no need to</span>
<a name="l05898"></a>05898 <span class="comment">                                                         gate the VLD with the RDYs, to ease timing closure. */</span>
<a name="l05899"></a>05899     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a77b75da8246ff63f68b6e3f6e94767ee">reserved_9_11</a>                : 3;
<a name="l05900"></a>05900     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a5c3251655f5a3c77c59ce061458249ec">alt_ant</a>                      : 1;  <span class="comment">/**&lt; Send data alternating antenna 0 (first) and antenna 1</span>
<a name="l05901"></a>05901 <span class="comment">                                                         (second) data on the RX HMI interface when set to 1.</span>
<a name="l05902"></a>05902 <span class="comment">                                                         By default, only the data from antenna 0 is sent on</span>
<a name="l05903"></a>05903 <span class="comment">                                                         this interface. */</span>
<a name="l05904"></a>05904     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a1016422462d5ec5ae0a30122b81f5678">reserved_3_7</a>                 : 5;
<a name="l05905"></a>05905     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae1c7d4f86c0d00844c67781e29b8bada">exe3</a>                         : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l05906"></a>05906 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l05907"></a>05907 <span class="comment">                                                         RX_TRANSFER_SIZE) from the FIFO to destination 3. */</span>
<a name="l05908"></a>05908     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#af64a883db4fde46807df2a43e64d871d">exe2</a>                         : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l05909"></a>05909 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l05910"></a>05910 <span class="comment">                                                         RX_TRANSFER_SIZE) from the FIFO to destination 2. */</span>
<a name="l05911"></a>05911     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ade4ae84c7f6e8c0f65c06838458aef7a">exe1</a>                         : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l05912"></a>05912 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l05913"></a>05913 <span class="comment">                                                         RX_TRANSFER_SIZE) from the FIFO to destination 1. */</span>
<a name="l05914"></a>05914 <span class="preprocessor">#else</span>
<a name="l05915"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ade4ae84c7f6e8c0f65c06838458aef7a">05915</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ade4ae84c7f6e8c0f65c06838458aef7a">exe1</a>                         : 1;
<a name="l05916"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#af64a883db4fde46807df2a43e64d871d">05916</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#af64a883db4fde46807df2a43e64d871d">exe2</a>                         : 1;
<a name="l05917"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae1c7d4f86c0d00844c67781e29b8bada">05917</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae1c7d4f86c0d00844c67781e29b8bada">exe3</a>                         : 1;
<a name="l05918"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a1016422462d5ec5ae0a30122b81f5678">05918</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a1016422462d5ec5ae0a30122b81f5678">reserved_3_7</a>                 : 5;
<a name="l05919"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a5c3251655f5a3c77c59ce061458249ec">05919</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a5c3251655f5a3c77c59ce061458249ec">alt_ant</a>                      : 1;
<a name="l05920"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a77b75da8246ff63f68b6e3f6e94767ee">05920</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a77b75da8246ff63f68b6e3f6e94767ee">reserved_9_11</a>                : 3;
<a name="l05921"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae21579ca6b2c1830509f1c855a0ccf9d">05921</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#ae21579ca6b2c1830509f1c855a0ccf9d">hidden</a>                       : 1;
<a name="l05922"></a><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a472ae90f1a44842a3804b355f48a374c">05922</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html#a472ae90f1a44842a3804b355f48a374c">reserved_13_31</a>               : 19;
<a name="l05923"></a>05923 <span class="preprocessor">#endif</span>
<a name="l05924"></a>05924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html#a4245f65f72be4dfa5f02f7faf69b9f66">s</a>;
<a name="l05925"></a><a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html#ad793406ef3765220e0d7746d0f0d8c64">05925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__load__cfg_1_1cvmx__endor__rfif__rx__load__cfg__s.html">cvmx_endor_rfif_rx_load_cfg_s</a>  <a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html#ad793406ef3765220e0d7746d0f0d8c64">cnf71xx</a>;
<a name="l05926"></a>05926 };
<a name="l05927"></a><a class="code" href="cvmx-endor-defs_8h.html#a24fd365928a67cfcb158ce21e7c7fed0">05927</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html" title="cvmx_endor_rfif_rx_load_cfg">cvmx_endor_rfif_rx_load_cfg</a> <a class="code" href="unioncvmx__endor__rfif__rx__load__cfg.html" title="cvmx_endor_rfif_rx_load_cfg">cvmx_endor_rfif_rx_load_cfg_t</a>;
<a name="l05928"></a>05928 <span class="comment"></span>
<a name="l05929"></a>05929 <span class="comment">/**</span>
<a name="l05930"></a>05930 <span class="comment"> * cvmx_endor_rfif_rx_offset</span>
<a name="l05931"></a>05931 <span class="comment"> */</span>
<a name="l05932"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset.html">05932</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__offset.html" title="cvmx_endor_rfif_rx_offset">cvmx_endor_rfif_rx_offset</a> {
<a name="l05933"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset.html#ae8886f7aef2f22944ece9bc9b82cd982">05933</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__offset.html#ae8886f7aef2f22944ece9bc9b82cd982">u32</a>;
<a name="l05934"></a><a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html">05934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html">cvmx_endor_rfif_rx_offset_s</a> {
<a name="l05935"></a>05935 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05936"></a>05936 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#aba877b6b0c291c6f19bfd1d9ae16ac10">reserved_20_31</a>               : 12;
<a name="l05937"></a>05937     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#a0810045261d1ac643eff42a70d5222e3">offset</a>                       : 20; <span class="comment">/**&lt; Indicates the number of RF clock cycles after the</span>
<a name="l05938"></a>05938 <span class="comment">                                                         GPS/ETH 1PPS is received before the start of the RX</span>
<a name="l05939"></a>05939 <span class="comment">                                                         frame. See description Figure 44. */</span>
<a name="l05940"></a>05940 <span class="preprocessor">#else</span>
<a name="l05941"></a><a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#a0810045261d1ac643eff42a70d5222e3">05941</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#a0810045261d1ac643eff42a70d5222e3">offset</a>                       : 20;
<a name="l05942"></a><a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#aba877b6b0c291c6f19bfd1d9ae16ac10">05942</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html#aba877b6b0c291c6f19bfd1d9ae16ac10">reserved_20_31</a>               : 12;
<a name="l05943"></a>05943 <span class="preprocessor">#endif</span>
<a name="l05944"></a>05944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__offset.html#a9c51b32ffe54dc4ae5522c823e131d06">s</a>;
<a name="l05945"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset.html#a546452cdb201dfb5b94cdb006f530137">05945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__offset_1_1cvmx__endor__rfif__rx__offset__s.html">cvmx_endor_rfif_rx_offset_s</a>    <a class="code" href="unioncvmx__endor__rfif__rx__offset.html#a546452cdb201dfb5b94cdb006f530137">cnf71xx</a>;
<a name="l05946"></a>05946 };
<a name="l05947"></a><a class="code" href="cvmx-endor-defs_8h.html#af25d0f75e2cef06ee5c3e7fe69640b70">05947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__offset.html" title="cvmx_endor_rfif_rx_offset">cvmx_endor_rfif_rx_offset</a> <a class="code" href="unioncvmx__endor__rfif__rx__offset.html" title="cvmx_endor_rfif_rx_offset">cvmx_endor_rfif_rx_offset_t</a>;
<a name="l05948"></a>05948 <span class="comment"></span>
<a name="l05949"></a>05949 <span class="comment">/**</span>
<a name="l05950"></a>05950 <span class="comment"> * cvmx_endor_rfif_rx_offset_adj_scnt</span>
<a name="l05951"></a>05951 <span class="comment"> */</span>
<a name="l05952"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html">05952</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html" title="cvmx_endor_rfif_rx_offset_adj_scnt">cvmx_endor_rfif_rx_offset_adj_scnt</a> {
<a name="l05953"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html#aa131e5e4baf99c18bb25973b85ff3c96">05953</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html#aa131e5e4baf99c18bb25973b85ff3c96">u32</a>;
<a name="l05954"></a><a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html">05954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html">cvmx_endor_rfif_rx_offset_adj_scnt_s</a> {
<a name="l05955"></a>05955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05956"></a>05956 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#ace66abb92d95cbd8fb1ddcb2e8c52018">reserved_20_31</a>               : 12;
<a name="l05957"></a>05957     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#af29d9edb56caa1f3694883d2530056dc">cnt</a>                          : 20; <span class="comment">/**&lt; Indicates the RX sample count at which the 1PPS</span>
<a name="l05958"></a>05958 <span class="comment">                                                         incremental adjustments will be applied. */</span>
<a name="l05959"></a>05959 <span class="preprocessor">#else</span>
<a name="l05960"></a><a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#af29d9edb56caa1f3694883d2530056dc">05960</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#af29d9edb56caa1f3694883d2530056dc">cnt</a>                          : 20;
<a name="l05961"></a><a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#ace66abb92d95cbd8fb1ddcb2e8c52018">05961</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html#ace66abb92d95cbd8fb1ddcb2e8c52018">reserved_20_31</a>               : 12;
<a name="l05962"></a>05962 <span class="preprocessor">#endif</span>
<a name="l05963"></a>05963 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html#a0402b800ff02fff2cc9d582d0d0bd548">s</a>;
<a name="l05964"></a><a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html#a71fdd15efea972867f0744bd09077ad0">05964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__offset__adj__scnt_1_1cvmx__endor__rfif__rx__offset__adj__scnt__s.html">cvmx_endor_rfif_rx_offset_adj_scnt_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html#a71fdd15efea972867f0744bd09077ad0">cnf71xx</a>;
<a name="l05965"></a>05965 };
<a name="l05966"></a><a class="code" href="cvmx-endor-defs_8h.html#af9e41de7bda38d4a7e0f678a460b4063">05966</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html" title="cvmx_endor_rfif_rx_offset_adj_scnt">cvmx_endor_rfif_rx_offset_adj_scnt</a> <a class="code" href="unioncvmx__endor__rfif__rx__offset__adj__scnt.html" title="cvmx_endor_rfif_rx_offset_adj_scnt">cvmx_endor_rfif_rx_offset_adj_scnt_t</a>;
<a name="l05967"></a>05967 <span class="comment"></span>
<a name="l05968"></a>05968 <span class="comment">/**</span>
<a name="l05969"></a>05969 <span class="comment"> * cvmx_endor_rfif_rx_status</span>
<a name="l05970"></a>05970 <span class="comment"> *</span>
<a name="l05971"></a>05971 <span class="comment"> * Notes:</span>
<a name="l05972"></a>05972 <span class="comment"> * In TDD Mode, bits 15:12 are DDR state machine status.</span>
<a name="l05973"></a>05973 <span class="comment"> *</span>
<a name="l05974"></a>05974 <span class="comment"> */</span>
<a name="l05975"></a><a class="code" href="unioncvmx__endor__rfif__rx__status.html">05975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__status.html" title="cvmx_endor_rfif_rx_status">cvmx_endor_rfif_rx_status</a> {
<a name="l05976"></a><a class="code" href="unioncvmx__endor__rfif__rx__status.html#a81478905dce002900d1a0b741b99b86a">05976</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__status.html#a81478905dce002900d1a0b741b99b86a">u32</a>;
<a name="l05977"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html">05977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html">cvmx_endor_rfif_rx_status_s</a> {
<a name="l05978"></a>05978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05979"></a>05979 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a4dd0dc8ae67f119e8dc8804b3599e28d">reserved_23_31</a>               : 9;
<a name="l05980"></a>05980     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a03b30658f8278cb5ffc8ea74b08cb7a0">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state) */</span>
<a name="l05981"></a>05981     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a33240b215afb95af4a66bbb1834e9d76">sync_late</a>                    : 1;  <span class="comment">/**&lt; Sync late (Used for UE products). */</span>
<a name="l05982"></a>05982     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad38b9dcbf736c73318c9a65e8546e0c9">reserved_19_20</a>               : 2;
<a name="l05983"></a>05983     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a478664755e4c1cacab1ee22f7d9bb4e9">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Threshold Reached (RX/RX_div/TX) */</span>
<a name="l05984"></a>05984     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6a0624e6c5f8cca341623fb4b348dde6">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow */</span>
<a name="l05985"></a>05985     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ac1f48941fac8137ef7f43ebd0c7fbf04">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO underrun */</span>
<a name="l05986"></a>05986     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a98471ac019d15a762107d392ba94593d">tx_sm</a>                        : 2;  <span class="comment">/**&lt; TX state machine status */</span>
<a name="l05987"></a>05987     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6e4eace5633659b5ff86e56b87cf4ba1">rx_sm</a>                        : 2;  <span class="comment">/**&lt; RX state machine status */</span>
<a name="l05988"></a>05988     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad3491514fbc4f86ff89e0f8485c87799">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; HAB request manager SM</span>
<a name="l05989"></a>05989 <span class="comment">                                                         - 0: idle</span>
<a name="l05990"></a>05990 <span class="comment">                                                         - 1: wait_cs</span>
<a name="l05991"></a>05991 <span class="comment">                                                         - 2: Term</span>
<a name="l05992"></a>05992 <span class="comment">                                                         - 3: rd_fifo(RX)/ write fifo(TX)</span>
<a name="l05993"></a>05993 <span class="comment">                                                         - 4: wait_th</span>
<a name="l05994"></a>05994 <span class="comment">                                                          Others: not used */</span>
<a name="l05995"></a>05995     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a3c87f2070021f0e72ec02816f57c9d6c">reserved_0_7</a>                 : 8;
<a name="l05996"></a>05996 <span class="preprocessor">#else</span>
<a name="l05997"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a3c87f2070021f0e72ec02816f57c9d6c">05997</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a3c87f2070021f0e72ec02816f57c9d6c">reserved_0_7</a>                 : 8;
<a name="l05998"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad3491514fbc4f86ff89e0f8485c87799">05998</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad3491514fbc4f86ff89e0f8485c87799">hab_req_sm</a>                   : 4;
<a name="l05999"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6e4eace5633659b5ff86e56b87cf4ba1">05999</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6e4eace5633659b5ff86e56b87cf4ba1">rx_sm</a>                        : 2;
<a name="l06000"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a98471ac019d15a762107d392ba94593d">06000</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a98471ac019d15a762107d392ba94593d">tx_sm</a>                        : 2;
<a name="l06001"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ac1f48941fac8137ef7f43ebd0c7fbf04">06001</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ac1f48941fac8137ef7f43ebd0c7fbf04">fifo_ur</a>                      : 1;
<a name="l06002"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6a0624e6c5f8cca341623fb4b348dde6">06002</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a6a0624e6c5f8cca341623fb4b348dde6">fifo_of</a>                      : 1;
<a name="l06003"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a478664755e4c1cacab1ee22f7d9bb4e9">06003</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a478664755e4c1cacab1ee22f7d9bb4e9">thresh_rch</a>                   : 1;
<a name="l06004"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad38b9dcbf736c73318c9a65e8546e0c9">06004</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#ad38b9dcbf736c73318c9a65e8546e0c9">reserved_19_20</a>               : 2;
<a name="l06005"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a33240b215afb95af4a66bbb1834e9d76">06005</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a33240b215afb95af4a66bbb1834e9d76">sync_late</a>                    : 1;
<a name="l06006"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a03b30658f8278cb5ffc8ea74b08cb7a0">06006</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a03b30658f8278cb5ffc8ea74b08cb7a0">rfic_ena</a>                     : 1;
<a name="l06007"></a><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a4dd0dc8ae67f119e8dc8804b3599e28d">06007</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html#a4dd0dc8ae67f119e8dc8804b3599e28d">reserved_23_31</a>               : 9;
<a name="l06008"></a>06008 <span class="preprocessor">#endif</span>
<a name="l06009"></a>06009 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__status.html#a8e634b903b81494b4e4719cb44268ecc">s</a>;
<a name="l06010"></a><a class="code" href="unioncvmx__endor__rfif__rx__status.html#a24a52b49998709b4bb55799a17a249d7">06010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__status_1_1cvmx__endor__rfif__rx__status__s.html">cvmx_endor_rfif_rx_status_s</a>    <a class="code" href="unioncvmx__endor__rfif__rx__status.html#a24a52b49998709b4bb55799a17a249d7">cnf71xx</a>;
<a name="l06011"></a>06011 };
<a name="l06012"></a><a class="code" href="cvmx-endor-defs_8h.html#aa9942632c36ef96f19c9637d8d1b5060">06012</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__status.html" title="cvmx_endor_rfif_rx_status">cvmx_endor_rfif_rx_status</a> <a class="code" href="unioncvmx__endor__rfif__rx__status.html" title="cvmx_endor_rfif_rx_status">cvmx_endor_rfif_rx_status_t</a>;
<a name="l06013"></a>06013 <span class="comment"></span>
<a name="l06014"></a>06014 <span class="comment">/**</span>
<a name="l06015"></a>06015 <span class="comment"> * cvmx_endor_rfif_rx_sync_scnt</span>
<a name="l06016"></a>06016 <span class="comment"> */</span>
<a name="l06017"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html">06017</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html" title="cvmx_endor_rfif_rx_sync_scnt">cvmx_endor_rfif_rx_sync_scnt</a> {
<a name="l06018"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html#a35cfad189abe1db1b8803a693447d168">06018</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html#a35cfad189abe1db1b8803a693447d168">u32</a>;
<a name="l06019"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html">06019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html">cvmx_endor_rfif_rx_sync_scnt_s</a> {
<a name="l06020"></a>06020 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06021"></a>06021 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a8d3a7518c099d20ae70f0838cb417f33">reserved_20_31</a>               : 12;
<a name="l06022"></a>06022     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a873505170a2ef2804d72444a7d79bf99">cnt</a>                          : 20; <span class="comment">/**&lt; Sample count at which the start of frame reference will</span>
<a name="l06023"></a>06023 <span class="comment">                                                         be modified as described with register 0x30. */</span>
<a name="l06024"></a>06024 <span class="preprocessor">#else</span>
<a name="l06025"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a873505170a2ef2804d72444a7d79bf99">06025</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a873505170a2ef2804d72444a7d79bf99">cnt</a>                          : 20;
<a name="l06026"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a8d3a7518c099d20ae70f0838cb417f33">06026</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html#a8d3a7518c099d20ae70f0838cb417f33">reserved_20_31</a>               : 12;
<a name="l06027"></a>06027 <span class="preprocessor">#endif</span>
<a name="l06028"></a>06028 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html#a96d9f90320a7d607c87f2f429cd1db4a">s</a>;
<a name="l06029"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html#a61318135b8ab4889ab5b72be839d4655">06029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__sync__scnt_1_1cvmx__endor__rfif__rx__sync__scnt__s.html">cvmx_endor_rfif_rx_sync_scnt_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html#a61318135b8ab4889ab5b72be839d4655">cnf71xx</a>;
<a name="l06030"></a>06030 };
<a name="l06031"></a><a class="code" href="cvmx-endor-defs_8h.html#a53bb001180d1ed96538c8ab416ad8877">06031</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html" title="cvmx_endor_rfif_rx_sync_scnt">cvmx_endor_rfif_rx_sync_scnt</a> <a class="code" href="unioncvmx__endor__rfif__rx__sync__scnt.html" title="cvmx_endor_rfif_rx_sync_scnt">cvmx_endor_rfif_rx_sync_scnt_t</a>;
<a name="l06032"></a>06032 <span class="comment"></span>
<a name="l06033"></a>06033 <span class="comment">/**</span>
<a name="l06034"></a>06034 <span class="comment"> * cvmx_endor_rfif_rx_sync_value</span>
<a name="l06035"></a>06035 <span class="comment"> */</span>
<a name="l06036"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html">06036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html" title="cvmx_endor_rfif_rx_sync_value">cvmx_endor_rfif_rx_sync_value</a> {
<a name="l06037"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html#a6caacd94d98428c94ce7522ccb6100c8">06037</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html#a6caacd94d98428c94ce7522ccb6100c8">u32</a>;
<a name="l06038"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html">06038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html">cvmx_endor_rfif_rx_sync_value_s</a> {
<a name="l06039"></a>06039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06040"></a>06040 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#ae1bb8a72893f6064bd1c7932970b558f">reserved_20_31</a>               : 12;
<a name="l06041"></a>06041     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#a886dbdc6b28994683320194abe84aa6d">val</a>                          : 20; <span class="comment">/**&lt; RX Synchronization offset value. This register</span>
<a name="l06042"></a>06042 <span class="comment">                                                         indicates the sample number at which the start of frame</span>
<a name="l06043"></a>06043 <span class="comment">                                                         must be moved to. This value must be smaller than</span>
<a name="l06044"></a>06044 <span class="comment">                                                         FRAME_L, but it cannot be negative. See below how the</span>
<a name="l06045"></a>06045 <span class="comment">                                                         sample count gets updated based on registers 0x30 and</span>
<a name="l06046"></a>06046 <span class="comment">                                                         0x31 at sample count RX_SYNC_VALUE.</span>
<a name="l06047"></a>06047 <span class="comment">                                                         If RX_SYNC_SCNT &gt;= RX_SYNC_VALUE</span>
<a name="l06048"></a>06048 <span class="comment">                                                         sample_count = RX_SYNC_SCNT ? RX_SYNC_VALUE + 1</span>
<a name="l06049"></a>06049 <span class="comment">                                                         Else</span>
<a name="l06050"></a>06050 <span class="comment">                                                         sample_count = RX_SYNC_SCNT + FRAME_L ?</span>
<a name="l06051"></a>06051 <span class="comment">                                                         RX_SYNC_VALUE + 1</span>
<a name="l06052"></a>06052 <span class="comment">                                                         Note this is not used for eNB products, only for UE</span>
<a name="l06053"></a>06053 <span class="comment">                                                         products.</span>
<a name="l06054"></a>06054 <span class="comment">                                                         Note this register is cleared after the correction is</span>
<a name="l06055"></a>06055 <span class="comment">                                                         applied. */</span>
<a name="l06056"></a>06056 <span class="preprocessor">#else</span>
<a name="l06057"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#a886dbdc6b28994683320194abe84aa6d">06057</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#a886dbdc6b28994683320194abe84aa6d">val</a>                          : 20;
<a name="l06058"></a><a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#ae1bb8a72893f6064bd1c7932970b558f">06058</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html#ae1bb8a72893f6064bd1c7932970b558f">reserved_20_31</a>               : 12;
<a name="l06059"></a>06059 <span class="preprocessor">#endif</span>
<a name="l06060"></a>06060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html#a17c87f485a05195f49bde178eb14f09f">s</a>;
<a name="l06061"></a><a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html#a32179a066c09145a9df23043c695bcf1">06061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__sync__value_1_1cvmx__endor__rfif__rx__sync__value__s.html">cvmx_endor_rfif_rx_sync_value_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html#a32179a066c09145a9df23043c695bcf1">cnf71xx</a>;
<a name="l06062"></a>06062 };
<a name="l06063"></a><a class="code" href="cvmx-endor-defs_8h.html#acfae32c5c56f0d0eb8ba3ca3b7d41c49">06063</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html" title="cvmx_endor_rfif_rx_sync_value">cvmx_endor_rfif_rx_sync_value</a> <a class="code" href="unioncvmx__endor__rfif__rx__sync__value.html" title="cvmx_endor_rfif_rx_sync_value">cvmx_endor_rfif_rx_sync_value_t</a>;
<a name="l06064"></a>06064 <span class="comment"></span>
<a name="l06065"></a>06065 <span class="comment">/**</span>
<a name="l06066"></a>06066 <span class="comment"> * cvmx_endor_rfif_rx_th</span>
<a name="l06067"></a>06067 <span class="comment"> */</span>
<a name="l06068"></a><a class="code" href="unioncvmx__endor__rfif__rx__th.html">06068</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__th.html" title="cvmx_endor_rfif_rx_th">cvmx_endor_rfif_rx_th</a> {
<a name="l06069"></a><a class="code" href="unioncvmx__endor__rfif__rx__th.html#ac4d7b7c66f1081bb093d8373712e6946">06069</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__th.html#ac4d7b7c66f1081bb093d8373712e6946">u32</a>;
<a name="l06070"></a><a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html">06070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html">cvmx_endor_rfif_rx_th_s</a> {
<a name="l06071"></a>06071 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06072"></a>06072 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#a919f381b2d35b92a2d65611de40dcf85">reserved_12_31</a>               : 20;
<a name="l06073"></a>06073     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#af72ee87b12c0b4a262dc0a6561760aba">thr</a>                          : 12; <span class="comment">/**&lt; FIFO level reached before granting a RX DMA request.</span>
<a name="l06074"></a>06074 <span class="comment">                                                         This RX FIFO fill level threshold can be used</span>
<a name="l06075"></a>06075 <span class="comment">                                                         in two ways:</span>
<a name="l06076"></a>06076 <span class="comment">                                                              1- When the FIFO fill level reaches the threshold,</span>
<a name="l06077"></a>06077 <span class="comment">                                                         there is enough data in the FIFO to start the data</span>
<a name="l06078"></a>06078 <span class="comment">                                                         transfer, so it grants a DMA transfer from the RX FIFO</span>
<a name="l06079"></a>06079 <span class="comment">                                                         to the HAB&apos;s memory.</span>
<a name="l06080"></a>06080 <span class="comment">                                                              2- It can also be used to generate an interrupt to</span>
<a name="l06081"></a>06081 <span class="comment">                                                         the DSP when the FIFO threshold is reached. */</span>
<a name="l06082"></a>06082 <span class="preprocessor">#else</span>
<a name="l06083"></a><a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#af72ee87b12c0b4a262dc0a6561760aba">06083</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#af72ee87b12c0b4a262dc0a6561760aba">thr</a>                          : 12;
<a name="l06084"></a><a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#a919f381b2d35b92a2d65611de40dcf85">06084</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html#a919f381b2d35b92a2d65611de40dcf85">reserved_12_31</a>               : 20;
<a name="l06085"></a>06085 <span class="preprocessor">#endif</span>
<a name="l06086"></a>06086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__th.html#a0c62b9571ebc35d86b9974cea65abefb">s</a>;
<a name="l06087"></a><a class="code" href="unioncvmx__endor__rfif__rx__th.html#ad391ffc0edb0ede0549893c1d3e58b99">06087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__th_1_1cvmx__endor__rfif__rx__th__s.html">cvmx_endor_rfif_rx_th_s</a>        <a class="code" href="unioncvmx__endor__rfif__rx__th.html#ad391ffc0edb0ede0549893c1d3e58b99">cnf71xx</a>;
<a name="l06088"></a>06088 };
<a name="l06089"></a><a class="code" href="cvmx-endor-defs_8h.html#a0d20e924b61c250a1d19ffa849872e38">06089</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__th.html" title="cvmx_endor_rfif_rx_th">cvmx_endor_rfif_rx_th</a> <a class="code" href="unioncvmx__endor__rfif__rx__th.html" title="cvmx_endor_rfif_rx_th">cvmx_endor_rfif_rx_th_t</a>;
<a name="l06090"></a>06090 <span class="comment"></span>
<a name="l06091"></a>06091 <span class="comment">/**</span>
<a name="l06092"></a>06092 <span class="comment"> * cvmx_endor_rfif_rx_transfer_size</span>
<a name="l06093"></a>06093 <span class="comment"> */</span>
<a name="l06094"></a><a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html">06094</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html" title="cvmx_endor_rfif_rx_transfer_size">cvmx_endor_rfif_rx_transfer_size</a> {
<a name="l06095"></a><a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html#af8d1043e9d194edc7a7765631e99d0fd">06095</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html#af8d1043e9d194edc7a7765631e99d0fd">u32</a>;
<a name="l06096"></a><a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html">06096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html">cvmx_endor_rfif_rx_transfer_size_s</a> {
<a name="l06097"></a>06097 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06098"></a>06098 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a3bfa79bacb4fdcf375280771bc08e588">reserved_13_31</a>               : 19;
<a name="l06099"></a>06099     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a2547238ce27e4761a91b76f3877a5f82">size</a>                         : 13; <span class="comment">/**&lt; Indicates the size of the DMA data transfer from the</span>
<a name="l06100"></a>06100 <span class="comment">                                                         rf_if RX FIFO out via the HMI IF.</span>
<a name="l06101"></a>06101 <span class="comment">                                                         The DMA transfers to the HAB1 and HAB2 */</span>
<a name="l06102"></a>06102 <span class="preprocessor">#else</span>
<a name="l06103"></a><a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a2547238ce27e4761a91b76f3877a5f82">06103</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a2547238ce27e4761a91b76f3877a5f82">size</a>                         : 13;
<a name="l06104"></a><a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a3bfa79bacb4fdcf375280771bc08e588">06104</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html#a3bfa79bacb4fdcf375280771bc08e588">reserved_13_31</a>               : 19;
<a name="l06105"></a>06105 <span class="preprocessor">#endif</span>
<a name="l06106"></a>06106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html#a5affed5b507c658be44751601e977b66">s</a>;
<a name="l06107"></a><a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html#a33f7048ef5cbe2963fa66e9910e4a045">06107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__transfer__size_1_1cvmx__endor__rfif__rx__transfer__size__s.html">cvmx_endor_rfif_rx_transfer_size_s</a> <a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html#a33f7048ef5cbe2963fa66e9910e4a045">cnf71xx</a>;
<a name="l06108"></a>06108 };
<a name="l06109"></a><a class="code" href="cvmx-endor-defs_8h.html#a8fb15386f52bdf41bab9dcf0c7aa7d16">06109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html" title="cvmx_endor_rfif_rx_transfer_size">cvmx_endor_rfif_rx_transfer_size</a> <a class="code" href="unioncvmx__endor__rfif__rx__transfer__size.html" title="cvmx_endor_rfif_rx_transfer_size">cvmx_endor_rfif_rx_transfer_size_t</a>;
<a name="l06110"></a>06110 <span class="comment"></span>
<a name="l06111"></a>06111 <span class="comment">/**</span>
<a name="l06112"></a>06112 <span class="comment"> * cvmx_endor_rfif_rx_w_e#</span>
<a name="l06113"></a>06113 <span class="comment"> */</span>
<a name="l06114"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html">06114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html" title="cvmx_endor_rfif_rx_w_e#">cvmx_endor_rfif_rx_w_ex</a> {
<a name="l06115"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html#a0599dfb514e6b81371f85b5b601a52c6">06115</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html#a0599dfb514e6b81371f85b5b601a52c6">u32</a>;
<a name="l06116"></a><a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html">06116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html">cvmx_endor_rfif_rx_w_ex_s</a> {
<a name="l06117"></a>06117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06118"></a>06118 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#a5749edcd4304d30f242dd2a854845237">reserved_20_31</a>               : 12;
<a name="l06119"></a>06119     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#abdb1c82a68dc0f84c61670e36fe0977a">end_cnt</a>                      : 20; <span class="comment">/**&lt; End count for each of the 4 RX windows. The maximum</span>
<a name="l06120"></a>06120 <span class="comment">                                                         value should be FRAME_L, unless the window must stay</span>
<a name="l06121"></a>06121 <span class="comment">                                                         opened for ever. */</span>
<a name="l06122"></a>06122 <span class="preprocessor">#else</span>
<a name="l06123"></a><a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#abdb1c82a68dc0f84c61670e36fe0977a">06123</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#abdb1c82a68dc0f84c61670e36fe0977a">end_cnt</a>                      : 20;
<a name="l06124"></a><a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#a5749edcd4304d30f242dd2a854845237">06124</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html#a5749edcd4304d30f242dd2a854845237">reserved_20_31</a>               : 12;
<a name="l06125"></a>06125 <span class="preprocessor">#endif</span>
<a name="l06126"></a>06126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html#af90b24d61daa0702bc6c83d44ce1211e">s</a>;
<a name="l06127"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html#a0e428eb663e92be83c2c6537440917a6">06127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__w__ex_1_1cvmx__endor__rfif__rx__w__ex__s.html">cvmx_endor_rfif_rx_w_ex_s</a>      <a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html#a0e428eb663e92be83c2c6537440917a6">cnf71xx</a>;
<a name="l06128"></a>06128 };
<a name="l06129"></a><a class="code" href="cvmx-endor-defs_8h.html#aaae179cf7085445d01c96f5748c2ae24">06129</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html" title="cvmx_endor_rfif_rx_w_e#">cvmx_endor_rfif_rx_w_ex</a> <a class="code" href="unioncvmx__endor__rfif__rx__w__ex.html" title="cvmx_endor_rfif_rx_w_e#">cvmx_endor_rfif_rx_w_ex_t</a>;
<a name="l06130"></a>06130 <span class="comment"></span>
<a name="l06131"></a>06131 <span class="comment">/**</span>
<a name="l06132"></a>06132 <span class="comment"> * cvmx_endor_rfif_rx_w_s#</span>
<a name="l06133"></a>06133 <span class="comment"> */</span>
<a name="l06134"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html">06134</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html" title="cvmx_endor_rfif_rx_w_s#">cvmx_endor_rfif_rx_w_sx</a> {
<a name="l06135"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html#a2be923e4b63d581fac49a72ab4b01d6c">06135</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html#a2be923e4b63d581fac49a72ab4b01d6c">u32</a>;
<a name="l06136"></a><a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html">06136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html">cvmx_endor_rfif_rx_w_sx_s</a> {
<a name="l06137"></a>06137 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06138"></a>06138 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a1a57324a3c83a26153bbebb45a09e71e">reserved_20_31</a>               : 12;
<a name="l06139"></a>06139     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a17d516868b7306ab8aacaeb71e24b57b">start_pnt</a>                    : 20; <span class="comment">/**&lt; Start points for each of the 4 RX windows</span>
<a name="l06140"></a>06140 <span class="comment">                                                         Some restrictions applies to the start and end values:</span>
<a name="l06141"></a>06141 <span class="comment">                                                         1- The first RX window must always start at the sample</span>
<a name="l06142"></a>06142 <span class="comment">                                                         count 0.</span>
<a name="l06143"></a>06143 <span class="comment">                                                         2- The other start point must be greater than rx_lead,</span>
<a name="l06144"></a>06144 <span class="comment">                                                         refer to 0x008.</span>
<a name="l06145"></a>06145 <span class="comment">                                                         3- All start point values must be smaller than the</span>
<a name="l06146"></a>06146 <span class="comment">                                                         endpoints in TDD mode.</span>
<a name="l06147"></a>06147 <span class="comment">                                                         4- RX windows have priorities over TX windows in TDD</span>
<a name="l06148"></a>06148 <span class="comment">                                                         mode.</span>
<a name="l06149"></a>06149 <span class="comment">                                                         5- There must be a minimum of 7 samples between</span>
<a name="l06150"></a>06150 <span class="comment">                                                         closing a window and opening a new one. However, it is</span>
<a name="l06151"></a>06151 <span class="comment">                                                         recommended to leave a 10 samples gap. Note that this</span>
<a name="l06152"></a>06152 <span class="comment">                                                         number could increase with different RF ICs used. */</span>
<a name="l06153"></a>06153 <span class="preprocessor">#else</span>
<a name="l06154"></a><a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a17d516868b7306ab8aacaeb71e24b57b">06154</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a17d516868b7306ab8aacaeb71e24b57b">start_pnt</a>                    : 20;
<a name="l06155"></a><a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a1a57324a3c83a26153bbebb45a09e71e">06155</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html#a1a57324a3c83a26153bbebb45a09e71e">reserved_20_31</a>               : 12;
<a name="l06156"></a>06156 <span class="preprocessor">#endif</span>
<a name="l06157"></a>06157 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html#a2746792e3521cd1ae0617675f4224201">s</a>;
<a name="l06158"></a><a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html#a6aaebb69f1dc0c92321adce059d7416e">06158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__rx__w__sx_1_1cvmx__endor__rfif__rx__w__sx__s.html">cvmx_endor_rfif_rx_w_sx_s</a>      <a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html#a6aaebb69f1dc0c92321adce059d7416e">cnf71xx</a>;
<a name="l06159"></a>06159 };
<a name="l06160"></a><a class="code" href="cvmx-endor-defs_8h.html#a2de8133151b7872925b1687c14e19a59">06160</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html" title="cvmx_endor_rfif_rx_w_s#">cvmx_endor_rfif_rx_w_sx</a> <a class="code" href="unioncvmx__endor__rfif__rx__w__sx.html" title="cvmx_endor_rfif_rx_w_s#">cvmx_endor_rfif_rx_w_sx_t</a>;
<a name="l06161"></a>06161 <span class="comment"></span>
<a name="l06162"></a>06162 <span class="comment">/**</span>
<a name="l06163"></a>06163 <span class="comment"> * cvmx_endor_rfif_sample_adj_cfg</span>
<a name="l06164"></a>06164 <span class="comment"> */</span>
<a name="l06165"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html">06165</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html" title="cvmx_endor_rfif_sample_adj_cfg">cvmx_endor_rfif_sample_adj_cfg</a> {
<a name="l06166"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html#a4774e32f7e6470dd1b2b5c0545acfa31">06166</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html#a4774e32f7e6470dd1b2b5c0545acfa31">u32</a>;
<a name="l06167"></a><a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html">06167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html">cvmx_endor_rfif_sample_adj_cfg_s</a> {
<a name="l06168"></a>06168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06169"></a>06169 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#a036dc20677f92f279e2f919d86b231c5">reserved_1_31</a>                : 31;
<a name="l06170"></a>06170     uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#aa3a8f80b85de3c57fa0540e4c68340f4">adj</a>                          : 1;  <span class="comment">/**&lt; Indicates whether samples must be removed from the</span>
<a name="l06171"></a>06171 <span class="comment">                                                          beginning or the end of the frame.</span>
<a name="l06172"></a>06172 <span class="comment">                                                         - 1: add/remove samples from the beginning of the frame</span>
<a name="l06173"></a>06173 <span class="comment">                                                         - 0: add/remove samples from the end of the frame</span>
<a name="l06174"></a>06174 <span class="comment">                                                          (default) */</span>
<a name="l06175"></a>06175 <span class="preprocessor">#else</span>
<a name="l06176"></a><a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#aa3a8f80b85de3c57fa0540e4c68340f4">06176</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#aa3a8f80b85de3c57fa0540e4c68340f4">adj</a>                          : 1;
<a name="l06177"></a><a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#a036dc20677f92f279e2f919d86b231c5">06177</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html#a036dc20677f92f279e2f919d86b231c5">reserved_1_31</a>                : 31;
<a name="l06178"></a>06178 <span class="preprocessor">#endif</span>
<a name="l06179"></a>06179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html#afc6bee6ed5c1b4fa6c1f496faf0965b0">s</a>;
<a name="l06180"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html#a8c093dcbc02e1c65284fd0b9ff885148">06180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__adj__cfg_1_1cvmx__endor__rfif__sample__adj__cfg__s.html">cvmx_endor_rfif_sample_adj_cfg_s</a> <a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html#a8c093dcbc02e1c65284fd0b9ff885148">cnf71xx</a>;
<a name="l06181"></a>06181 };
<a name="l06182"></a><a class="code" href="cvmx-endor-defs_8h.html#a92415203f982d5208634b9e37e22f00c">06182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html" title="cvmx_endor_rfif_sample_adj_cfg">cvmx_endor_rfif_sample_adj_cfg</a> <a class="code" href="unioncvmx__endor__rfif__sample__adj__cfg.html" title="cvmx_endor_rfif_sample_adj_cfg">cvmx_endor_rfif_sample_adj_cfg_t</a>;
<a name="l06183"></a>06183 <span class="comment"></span>
<a name="l06184"></a>06184 <span class="comment">/**</span>
<a name="l06185"></a>06185 <span class="comment"> * cvmx_endor_rfif_sample_adj_error</span>
<a name="l06186"></a>06186 <span class="comment"> */</span>
<a name="l06187"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html">06187</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html" title="cvmx_endor_rfif_sample_adj_error">cvmx_endor_rfif_sample_adj_error</a> {
<a name="l06188"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html#a0417645dd22f8b1f60712c21e5707e47">06188</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html#a0417645dd22f8b1f60712c21e5707e47">u32</a>;
<a name="l06189"></a><a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html">06189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html">cvmx_endor_rfif_sample_adj_error_s</a> {
<a name="l06190"></a>06190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06191"></a>06191 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html#ac896dfc0eb471f7af91d188ce869d543">offset</a>                       : 32; <span class="comment">/**&lt; Count of the number of times the TX FIFO did not have</span>
<a name="l06192"></a>06192 <span class="comment">                                                         enough IQ samples to be dropped for a TX timing</span>
<a name="l06193"></a>06193 <span class="comment">                                                         adjustment.</span>
<a name="l06194"></a>06194 <span class="comment">                                                         0-7 = TX FIFO sample adjustment error</span>
<a name="l06195"></a>06195 <span class="comment">                                                         - 16:23 = TX DIV sample adjustment error */</span>
<a name="l06196"></a>06196 <span class="preprocessor">#else</span>
<a name="l06197"></a><a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html#ac896dfc0eb471f7af91d188ce869d543">06197</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html#ac896dfc0eb471f7af91d188ce869d543">offset</a>                       : 32;
<a name="l06198"></a>06198 <span class="preprocessor">#endif</span>
<a name="l06199"></a>06199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html#a1ca0f979ef9a540a5e7e771d61c626e7">s</a>;
<a name="l06200"></a><a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html#a058b7fccf5432502cc8a7d22c39eb85e">06200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__adj__error_1_1cvmx__endor__rfif__sample__adj__error__s.html">cvmx_endor_rfif_sample_adj_error_s</a> <a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html#a058b7fccf5432502cc8a7d22c39eb85e">cnf71xx</a>;
<a name="l06201"></a>06201 };
<a name="l06202"></a><a class="code" href="cvmx-endor-defs_8h.html#afe1de575caa8d2385b4f4bd3f1c4f972">06202</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html" title="cvmx_endor_rfif_sample_adj_error">cvmx_endor_rfif_sample_adj_error</a> <a class="code" href="unioncvmx__endor__rfif__sample__adj__error.html" title="cvmx_endor_rfif_sample_adj_error">cvmx_endor_rfif_sample_adj_error_t</a>;
<a name="l06203"></a>06203 <span class="comment"></span>
<a name="l06204"></a>06204 <span class="comment">/**</span>
<a name="l06205"></a>06205 <span class="comment"> * cvmx_endor_rfif_sample_cnt</span>
<a name="l06206"></a>06206 <span class="comment"> */</span>
<a name="l06207"></a><a class="code" href="unioncvmx__endor__rfif__sample__cnt.html">06207</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__cnt.html" title="cvmx_endor_rfif_sample_cnt">cvmx_endor_rfif_sample_cnt</a> {
<a name="l06208"></a><a class="code" href="unioncvmx__endor__rfif__sample__cnt.html#abdb9075833660406b74fb767b2d2c22e">06208</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__sample__cnt.html#abdb9075833660406b74fb767b2d2c22e">u32</a>;
<a name="l06209"></a><a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html">06209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html">cvmx_endor_rfif_sample_cnt_s</a> {
<a name="l06210"></a>06210 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06211"></a>06211 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#ac3f9ccc82564fe4a050e5e88848c8316">reserved_20_31</a>               : 12;
<a name="l06212"></a>06212     uint32_t <a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#a5729d974b3093d41512f1a4c84c52b30">cnt</a>                          : 20; <span class="comment">/**&lt; Sample count modulo FRAME_L. The start of frame is</span>
<a name="l06213"></a>06213 <span class="comment">                                                         aligned with count 0. */</span>
<a name="l06214"></a>06214 <span class="preprocessor">#else</span>
<a name="l06215"></a><a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#a5729d974b3093d41512f1a4c84c52b30">06215</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#a5729d974b3093d41512f1a4c84c52b30">cnt</a>                          : 20;
<a name="l06216"></a><a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#ac3f9ccc82564fe4a050e5e88848c8316">06216</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html#ac3f9ccc82564fe4a050e5e88848c8316">reserved_20_31</a>               : 12;
<a name="l06217"></a>06217 <span class="preprocessor">#endif</span>
<a name="l06218"></a>06218 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__sample__cnt.html#ae2e1947cac03c4135a2648e155708356">s</a>;
<a name="l06219"></a><a class="code" href="unioncvmx__endor__rfif__sample__cnt.html#afc98c755ee33de02742dd330b14e47a0">06219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__sample__cnt_1_1cvmx__endor__rfif__sample__cnt__s.html">cvmx_endor_rfif_sample_cnt_s</a>   <a class="code" href="unioncvmx__endor__rfif__sample__cnt.html#afc98c755ee33de02742dd330b14e47a0">cnf71xx</a>;
<a name="l06220"></a>06220 };
<a name="l06221"></a><a class="code" href="cvmx-endor-defs_8h.html#aeb906877162fb200b1ae933ec2085c88">06221</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__sample__cnt.html" title="cvmx_endor_rfif_sample_cnt">cvmx_endor_rfif_sample_cnt</a> <a class="code" href="unioncvmx__endor__rfif__sample__cnt.html" title="cvmx_endor_rfif_sample_cnt">cvmx_endor_rfif_sample_cnt_t</a>;
<a name="l06222"></a>06222 <span class="comment"></span>
<a name="l06223"></a>06223 <span class="comment">/**</span>
<a name="l06224"></a>06224 <span class="comment"> * cvmx_endor_rfif_skip_frm_cnt_bits</span>
<a name="l06225"></a>06225 <span class="comment"> */</span>
<a name="l06226"></a><a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html">06226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html" title="cvmx_endor_rfif_skip_frm_cnt_bits">cvmx_endor_rfif_skip_frm_cnt_bits</a> {
<a name="l06227"></a><a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html#addfd6052d89d8bcb2cdb8c948c8c2c16">06227</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html#addfd6052d89d8bcb2cdb8c948c8c2c16">u32</a>;
<a name="l06228"></a><a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html">06228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html">cvmx_endor_rfif_skip_frm_cnt_bits_s</a> {
<a name="l06229"></a>06229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06230"></a>06230 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#a04d4e115c12dc96fc86bf3baf3f87ac8">reserved_2_31</a>                : 30;
<a name="l06231"></a>06231     uint32_t <a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#afa5b7d454f1ad8b636231ae4a4e0e21c">bits</a>                         : 2;  <span class="comment">/**&lt; Indicates the number of sample count bits to skip, in</span>
<a name="l06232"></a>06232 <span class="comment">                                                          order to reduce the sample count update frequency and</span>
<a name="l06233"></a>06233 <span class="comment">                                                          permit a reliable clock crossing from the RF to the</span>
<a name="l06234"></a>06234 <span class="comment">                                                          HAB clock domain.</span>
<a name="l06235"></a>06235 <span class="comment">                                                         - 0: No bits are skipped</span>
<a name="l06236"></a>06236 <span class="comment">                                                          - ...</span>
<a name="l06237"></a>06237 <span class="comment">                                                         - 3: 3 bits are skipped */</span>
<a name="l06238"></a>06238 <span class="preprocessor">#else</span>
<a name="l06239"></a><a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#afa5b7d454f1ad8b636231ae4a4e0e21c">06239</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#afa5b7d454f1ad8b636231ae4a4e0e21c">bits</a>                         : 2;
<a name="l06240"></a><a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#a04d4e115c12dc96fc86bf3baf3f87ac8">06240</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html#a04d4e115c12dc96fc86bf3baf3f87ac8">reserved_2_31</a>                : 30;
<a name="l06241"></a>06241 <span class="preprocessor">#endif</span>
<a name="l06242"></a>06242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html#ae33567446b935174a9cc32f1b2f98a41">s</a>;
<a name="l06243"></a><a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html#ab897b46d312c5d812125e41fd9bf716a">06243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__skip__frm__cnt__bits_1_1cvmx__endor__rfif__skip__frm__cnt__bits__s.html">cvmx_endor_rfif_skip_frm_cnt_bits_s</a> <a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html#ab897b46d312c5d812125e41fd9bf716a">cnf71xx</a>;
<a name="l06244"></a>06244 };
<a name="l06245"></a><a class="code" href="cvmx-endor-defs_8h.html#aa67dc20c6a2da8bfef35a019b5c4d1a0">06245</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html" title="cvmx_endor_rfif_skip_frm_cnt_bits">cvmx_endor_rfif_skip_frm_cnt_bits</a> <a class="code" href="unioncvmx__endor__rfif__skip__frm__cnt__bits.html" title="cvmx_endor_rfif_skip_frm_cnt_bits">cvmx_endor_rfif_skip_frm_cnt_bits_t</a>;
<a name="l06246"></a>06246 <span class="comment"></span>
<a name="l06247"></a>06247 <span class="comment">/**</span>
<a name="l06248"></a>06248 <span class="comment"> * cvmx_endor_rfif_spi_#_ll</span>
<a name="l06249"></a>06249 <span class="comment"> */</span>
<a name="l06250"></a><a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html">06250</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html" title="cvmx_endor_rfif_spi_::_ll">cvmx_endor_rfif_spi_x_ll</a> {
<a name="l06251"></a><a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html#a137779ad4ee7f663bf62a145627170ca">06251</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html#a137779ad4ee7f663bf62a145627170ca">u32</a>;
<a name="l06252"></a><a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html">06252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html">cvmx_endor_rfif_spi_x_ll_s</a> {
<a name="l06253"></a>06253 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06254"></a>06254 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a1d03243c56d95da9270116abc20af222">reserved_20_31</a>               : 12;
<a name="l06255"></a>06255     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a8a3cfc85fbe2ec249116974f5b0889e5">num</a>                          : 20; <span class="comment">/**&lt; SPI event X start sample count */</span>
<a name="l06256"></a>06256 <span class="preprocessor">#else</span>
<a name="l06257"></a><a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a8a3cfc85fbe2ec249116974f5b0889e5">06257</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a8a3cfc85fbe2ec249116974f5b0889e5">num</a>                          : 20;
<a name="l06258"></a><a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a1d03243c56d95da9270116abc20af222">06258</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html#a1d03243c56d95da9270116abc20af222">reserved_20_31</a>               : 12;
<a name="l06259"></a>06259 <span class="preprocessor">#endif</span>
<a name="l06260"></a>06260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html#ac9e6ade5a64da05975442604236be3b1">s</a>;
<a name="l06261"></a><a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html#a34bddf3ea41454fda463f9845a7e129e">06261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__x__ll_1_1cvmx__endor__rfif__spi__x__ll__s.html">cvmx_endor_rfif_spi_x_ll_s</a>     <a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html#a34bddf3ea41454fda463f9845a7e129e">cnf71xx</a>;
<a name="l06262"></a>06262 };
<a name="l06263"></a><a class="code" href="cvmx-endor-defs_8h.html#aa1a9491032b59a4730896f545fe70d12">06263</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html" title="cvmx_endor_rfif_spi_::_ll">cvmx_endor_rfif_spi_x_ll</a> <a class="code" href="unioncvmx__endor__rfif__spi__x__ll.html" title="cvmx_endor_rfif_spi_::_ll">cvmx_endor_rfif_spi_x_ll_t</a>;
<a name="l06264"></a>06264 <span class="comment"></span>
<a name="l06265"></a>06265 <span class="comment">/**</span>
<a name="l06266"></a>06266 <span class="comment"> * cvmx_endor_rfif_spi_cmd_attr#</span>
<a name="l06267"></a>06267 <span class="comment"> */</span>
<a name="l06268"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html">06268</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html" title="cvmx_endor_rfif_spi_cmd_attr#">cvmx_endor_rfif_spi_cmd_attrx</a> {
<a name="l06269"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html#a36521c3080f3985a3303f8ae1322bb71">06269</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html#a36521c3080f3985a3303f8ae1322bb71">u32</a>;
<a name="l06270"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html">06270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html">cvmx_endor_rfif_spi_cmd_attrx_s</a> {
<a name="l06271"></a>06271 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06272"></a>06272 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af240a2311f5c9e6d9a24247c8bccfb17">reserved_4_31</a>                : 28;
<a name="l06273"></a>06273     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a3eb79aa2ce609b3fc2950081d3503ee5">slave</a>                        : 1;  <span class="comment">/**&lt; Slave select (in case there are 2 ADI chips)</span>
<a name="l06274"></a>06274 <span class="comment">                                                         - 0: slave 1</span>
<a name="l06275"></a>06275 <span class="comment">                                                         - 1: slave 2 */</span>
<a name="l06276"></a>06276     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af54f074f9d029d3d559f07d1369c0287">bytes</a>                        : 1;  <span class="comment">/**&lt; Number of data bytes transfer</span>
<a name="l06277"></a>06277 <span class="comment">                                                         - 0: 1 byte transfer mode</span>
<a name="l06278"></a>06278 <span class="comment">                                                         - 1: 2 bytes transfer mode */</span>
<a name="l06279"></a>06279     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a48753f9320495c668aecba2d36cdeaed">gen_int</a>                      : 1;  <span class="comment">/**&lt; Generate an interrupt upon the SPI event completion:</span>
<a name="l06280"></a>06280 <span class="comment">                                                         - 0: no interrupt generated  1: interrupt generated */</span>
<a name="l06281"></a>06281     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a83a0846d4a1f6093ca9383908aedc02d">rw</a>                           : 1;  <span class="comment">/**&lt; r/w: r:0 ; w:1. */</span>
<a name="l06282"></a>06282 <span class="preprocessor">#else</span>
<a name="l06283"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a83a0846d4a1f6093ca9383908aedc02d">06283</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a83a0846d4a1f6093ca9383908aedc02d">rw</a>                           : 1;
<a name="l06284"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a48753f9320495c668aecba2d36cdeaed">06284</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a48753f9320495c668aecba2d36cdeaed">gen_int</a>                      : 1;
<a name="l06285"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af54f074f9d029d3d559f07d1369c0287">06285</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af54f074f9d029d3d559f07d1369c0287">bytes</a>                        : 1;
<a name="l06286"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a3eb79aa2ce609b3fc2950081d3503ee5">06286</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#a3eb79aa2ce609b3fc2950081d3503ee5">slave</a>                        : 1;
<a name="l06287"></a><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af240a2311f5c9e6d9a24247c8bccfb17">06287</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html#af240a2311f5c9e6d9a24247c8bccfb17">reserved_4_31</a>                : 28;
<a name="l06288"></a>06288 <span class="preprocessor">#endif</span>
<a name="l06289"></a>06289 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html#a5b97c4d70abfd421348e8fc977bd5e8e">s</a>;
<a name="l06290"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html#a44e76390b48d49654331f1d0eaba4a15">06290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__cmd__attrx_1_1cvmx__endor__rfif__spi__cmd__attrx__s.html">cvmx_endor_rfif_spi_cmd_attrx_s</a> <a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html#a44e76390b48d49654331f1d0eaba4a15">cnf71xx</a>;
<a name="l06291"></a>06291 };
<a name="l06292"></a><a class="code" href="cvmx-endor-defs_8h.html#a661f6af59629da2565383bb15a085900">06292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html" title="cvmx_endor_rfif_spi_cmd_attr#">cvmx_endor_rfif_spi_cmd_attrx</a> <a class="code" href="unioncvmx__endor__rfif__spi__cmd__attrx.html" title="cvmx_endor_rfif_spi_cmd_attr#">cvmx_endor_rfif_spi_cmd_attrx_t</a>;
<a name="l06293"></a>06293 <span class="comment"></span>
<a name="l06294"></a>06294 <span class="comment">/**</span>
<a name="l06295"></a>06295 <span class="comment"> * cvmx_endor_rfif_spi_cmds#</span>
<a name="l06296"></a>06296 <span class="comment"> */</span>
<a name="l06297"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html">06297</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html" title="cvmx_endor_rfif_spi_cmds#">cvmx_endor_rfif_spi_cmdsx</a> {
<a name="l06298"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html#ad2f527c7f957559045d45c7efc3eee4e">06298</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html#ad2f527c7f957559045d45c7efc3eee4e">u32</a>;
<a name="l06299"></a><a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html">06299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html">cvmx_endor_rfif_spi_cmdsx_s</a> {
<a name="l06300"></a>06300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06301"></a>06301 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#af1cdbed5adcd4c4bb35bf68f3966e9a1">reserved_24_31</a>               : 8;
<a name="l06302"></a>06302     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#a06f1fac164bf1055dbcc7c089966a7ea">word</a>                         : 24; <span class="comment">/**&lt; Spi command word. */</span>
<a name="l06303"></a>06303 <span class="preprocessor">#else</span>
<a name="l06304"></a><a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#a06f1fac164bf1055dbcc7c089966a7ea">06304</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#a06f1fac164bf1055dbcc7c089966a7ea">word</a>                         : 24;
<a name="l06305"></a><a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#af1cdbed5adcd4c4bb35bf68f3966e9a1">06305</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html#af1cdbed5adcd4c4bb35bf68f3966e9a1">reserved_24_31</a>               : 8;
<a name="l06306"></a>06306 <span class="preprocessor">#endif</span>
<a name="l06307"></a>06307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html#a22c6fbafe19f92f5493809ebfdc65494">s</a>;
<a name="l06308"></a><a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html#a3b9470f31e14810bcb19e55b1ed7a37a">06308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__cmdsx_1_1cvmx__endor__rfif__spi__cmdsx__s.html">cvmx_endor_rfif_spi_cmdsx_s</a>    <a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html#a3b9470f31e14810bcb19e55b1ed7a37a">cnf71xx</a>;
<a name="l06309"></a>06309 };
<a name="l06310"></a><a class="code" href="cvmx-endor-defs_8h.html#a84a570ff294ea7aa7b7fc39336a4684a">06310</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html" title="cvmx_endor_rfif_spi_cmds#">cvmx_endor_rfif_spi_cmdsx</a> <a class="code" href="unioncvmx__endor__rfif__spi__cmdsx.html" title="cvmx_endor_rfif_spi_cmds#">cvmx_endor_rfif_spi_cmdsx_t</a>;
<a name="l06311"></a>06311 <span class="comment"></span>
<a name="l06312"></a>06312 <span class="comment">/**</span>
<a name="l06313"></a>06313 <span class="comment"> * cvmx_endor_rfif_spi_conf0</span>
<a name="l06314"></a>06314 <span class="comment"> */</span>
<a name="l06315"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf0.html">06315</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__conf0.html" title="cvmx_endor_rfif_spi_conf0">cvmx_endor_rfif_spi_conf0</a> {
<a name="l06316"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf0.html#a9a73d4dda0d0c1c1abe1c6d37c27a80f">06316</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__conf0.html#a9a73d4dda0d0c1c1abe1c6d37c27a80f">u32</a>;
<a name="l06317"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html">06317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html">cvmx_endor_rfif_spi_conf0_s</a> {
<a name="l06318"></a>06318 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06319"></a>06319 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#a45daa36add8f11c14afa19a0e2fd8ca7">reserved_24_31</a>               : 8;
<a name="l06320"></a>06320     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ae86a0d8c016f742e324250d0f19a1760">num_cmds3</a>                    : 6;  <span class="comment">/**&lt; Number of SPI cmds to transfer for event 3 */</span>
<a name="l06321"></a>06321     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#afc82e22191ce06cbbbe6e0e659d0fad9">num_cmds2</a>                    : 6;  <span class="comment">/**&lt; Number of SPI cmds to transfer for event 2 */</span>
<a name="l06322"></a>06322     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ac0e71d2658fed394d6024ddaff00e521">num_cmds1</a>                    : 6;  <span class="comment">/**&lt; Number of SPI cmds to transfer for event 1 */</span>
<a name="l06323"></a>06323     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#aaec577e5fa35f4c181f8133c202ab6e1">num_cmds0</a>                    : 6;  <span class="comment">/**&lt; Number of SPI cmds to transfer for event 0 */</span>
<a name="l06324"></a>06324 <span class="preprocessor">#else</span>
<a name="l06325"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#aaec577e5fa35f4c181f8133c202ab6e1">06325</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#aaec577e5fa35f4c181f8133c202ab6e1">num_cmds0</a>                    : 6;
<a name="l06326"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ac0e71d2658fed394d6024ddaff00e521">06326</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ac0e71d2658fed394d6024ddaff00e521">num_cmds1</a>                    : 6;
<a name="l06327"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#afc82e22191ce06cbbbe6e0e659d0fad9">06327</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#afc82e22191ce06cbbbe6e0e659d0fad9">num_cmds2</a>                    : 6;
<a name="l06328"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ae86a0d8c016f742e324250d0f19a1760">06328</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#ae86a0d8c016f742e324250d0f19a1760">num_cmds3</a>                    : 6;
<a name="l06329"></a><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#a45daa36add8f11c14afa19a0e2fd8ca7">06329</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html#a45daa36add8f11c14afa19a0e2fd8ca7">reserved_24_31</a>               : 8;
<a name="l06330"></a>06330 <span class="preprocessor">#endif</span>
<a name="l06331"></a>06331 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__conf0.html#ad1265e4004ab971599142ab371dee261">s</a>;
<a name="l06332"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf0.html#aad0f5507214a76443be4d4620c4dac1b">06332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__conf0_1_1cvmx__endor__rfif__spi__conf0__s.html">cvmx_endor_rfif_spi_conf0_s</a>    <a class="code" href="unioncvmx__endor__rfif__spi__conf0.html#aad0f5507214a76443be4d4620c4dac1b">cnf71xx</a>;
<a name="l06333"></a>06333 };
<a name="l06334"></a><a class="code" href="cvmx-endor-defs_8h.html#aa9e5999acfc6595c9fa34b53c350c81c">06334</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__conf0.html" title="cvmx_endor_rfif_spi_conf0">cvmx_endor_rfif_spi_conf0</a> <a class="code" href="unioncvmx__endor__rfif__spi__conf0.html" title="cvmx_endor_rfif_spi_conf0">cvmx_endor_rfif_spi_conf0_t</a>;
<a name="l06335"></a>06335 <span class="comment"></span>
<a name="l06336"></a>06336 <span class="comment">/**</span>
<a name="l06337"></a>06337 <span class="comment"> * cvmx_endor_rfif_spi_conf1</span>
<a name="l06338"></a>06338 <span class="comment"> */</span>
<a name="l06339"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf1.html">06339</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__conf1.html" title="cvmx_endor_rfif_spi_conf1">cvmx_endor_rfif_spi_conf1</a> {
<a name="l06340"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf1.html#ab807ec2788055c47efcc07874970bffc">06340</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__conf1.html#ab807ec2788055c47efcc07874970bffc">u32</a>;
<a name="l06341"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html">06341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html">cvmx_endor_rfif_spi_conf1_s</a> {
<a name="l06342"></a>06342 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06343"></a>06343 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a91872e0533220c6c24ae49a7e73e1b6c">reserved_24_31</a>               : 8;
<a name="l06344"></a>06344     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#ac72025ac8b9a520b0c322e93614e40da">start3</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 3 */</span>
<a name="l06345"></a>06345     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a14ad5d2109798f1ca7d2cdeefe49d89b">start2</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 2 */</span>
<a name="l06346"></a>06346     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a8d3389c3672c2faf100e8e3df2aee027">start1</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 1 */</span>
<a name="l06347"></a>06347     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a020fc74481bbbc88d085f77bf7bece0a">start0</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 0 */</span>
<a name="l06348"></a>06348 <span class="preprocessor">#else</span>
<a name="l06349"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a020fc74481bbbc88d085f77bf7bece0a">06349</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a020fc74481bbbc88d085f77bf7bece0a">start0</a>                       : 6;
<a name="l06350"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a8d3389c3672c2faf100e8e3df2aee027">06350</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a8d3389c3672c2faf100e8e3df2aee027">start1</a>                       : 6;
<a name="l06351"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a14ad5d2109798f1ca7d2cdeefe49d89b">06351</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a14ad5d2109798f1ca7d2cdeefe49d89b">start2</a>                       : 6;
<a name="l06352"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#ac72025ac8b9a520b0c322e93614e40da">06352</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#ac72025ac8b9a520b0c322e93614e40da">start3</a>                       : 6;
<a name="l06353"></a><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a91872e0533220c6c24ae49a7e73e1b6c">06353</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html#a91872e0533220c6c24ae49a7e73e1b6c">reserved_24_31</a>               : 8;
<a name="l06354"></a>06354 <span class="preprocessor">#endif</span>
<a name="l06355"></a>06355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__conf1.html#aae62f151c204451cc27f9149781fda36">s</a>;
<a name="l06356"></a><a class="code" href="unioncvmx__endor__rfif__spi__conf1.html#aa40e9cc812bb701e52b8a7b329e1096d">06356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__conf1_1_1cvmx__endor__rfif__spi__conf1__s.html">cvmx_endor_rfif_spi_conf1_s</a>    <a class="code" href="unioncvmx__endor__rfif__spi__conf1.html#aa40e9cc812bb701e52b8a7b329e1096d">cnf71xx</a>;
<a name="l06357"></a>06357 };
<a name="l06358"></a><a class="code" href="cvmx-endor-defs_8h.html#aacb8563d343af506f9d677a9c5fc7ec1">06358</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__conf1.html" title="cvmx_endor_rfif_spi_conf1">cvmx_endor_rfif_spi_conf1</a> <a class="code" href="unioncvmx__endor__rfif__spi__conf1.html" title="cvmx_endor_rfif_spi_conf1">cvmx_endor_rfif_spi_conf1_t</a>;
<a name="l06359"></a>06359 <span class="comment"></span>
<a name="l06360"></a>06360 <span class="comment">/**</span>
<a name="l06361"></a>06361 <span class="comment"> * cvmx_endor_rfif_spi_ctrl</span>
<a name="l06362"></a>06362 <span class="comment"> */</span>
<a name="l06363"></a><a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html">06363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html" title="cvmx_endor_rfif_spi_ctrl">cvmx_endor_rfif_spi_ctrl</a> {
<a name="l06364"></a><a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html#ad4034bdfe7459954c7a97a1e8de18554">06364</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html#ad4034bdfe7459954c7a97a1e8de18554">u32</a>;
<a name="l06365"></a><a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html">06365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html">cvmx_endor_rfif_spi_ctrl_s</a> {
<a name="l06366"></a>06366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06367"></a>06367 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html#abf0fac3798aa4f9029ea7ffa28db17a7">ctrl</a>                         : 32; <span class="comment">/**&lt; Control */</span>
<a name="l06368"></a>06368 <span class="preprocessor">#else</span>
<a name="l06369"></a><a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html#abf0fac3798aa4f9029ea7ffa28db17a7">06369</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html#abf0fac3798aa4f9029ea7ffa28db17a7">ctrl</a>                         : 32;
<a name="l06370"></a>06370 <span class="preprocessor">#endif</span>
<a name="l06371"></a>06371 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html#a884d0f6c439603273f03a5763648ce61">s</a>;
<a name="l06372"></a><a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html#a3e8f52c2879d1ddd1b9cde40c946c9f6">06372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__ctrl_1_1cvmx__endor__rfif__spi__ctrl__s.html">cvmx_endor_rfif_spi_ctrl_s</a>     <a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html#a3e8f52c2879d1ddd1b9cde40c946c9f6">cnf71xx</a>;
<a name="l06373"></a>06373 };
<a name="l06374"></a><a class="code" href="cvmx-endor-defs_8h.html#a6bfe09b83347af4c9963ac5b74134b86">06374</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html" title="cvmx_endor_rfif_spi_ctrl">cvmx_endor_rfif_spi_ctrl</a> <a class="code" href="unioncvmx__endor__rfif__spi__ctrl.html" title="cvmx_endor_rfif_spi_ctrl">cvmx_endor_rfif_spi_ctrl_t</a>;
<a name="l06375"></a>06375 <span class="comment"></span>
<a name="l06376"></a>06376 <span class="comment">/**</span>
<a name="l06377"></a>06377 <span class="comment"> * cvmx_endor_rfif_spi_din#</span>
<a name="l06378"></a>06378 <span class="comment"> */</span>
<a name="l06379"></a><a class="code" href="unioncvmx__endor__rfif__spi__dinx.html">06379</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__dinx.html" title="cvmx_endor_rfif_spi_din#">cvmx_endor_rfif_spi_dinx</a> {
<a name="l06380"></a><a class="code" href="unioncvmx__endor__rfif__spi__dinx.html#ae222224017467fc9d4aa71c2dfbcfed1">06380</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__dinx.html#ae222224017467fc9d4aa71c2dfbcfed1">u32</a>;
<a name="l06381"></a><a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html">06381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html">cvmx_endor_rfif_spi_dinx_s</a> {
<a name="l06382"></a>06382 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06383"></a>06383 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aae8cb8e463d829681de5e6f136e91718">reserved_16_31</a>               : 16;
<a name="l06384"></a>06384     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aed3da6339af6c8f1ffa72a986b69cc9d">data</a>                         : 16; <span class="comment">/**&lt; Data read back from spi commands. */</span>
<a name="l06385"></a>06385 <span class="preprocessor">#else</span>
<a name="l06386"></a><a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aed3da6339af6c8f1ffa72a986b69cc9d">06386</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aed3da6339af6c8f1ffa72a986b69cc9d">data</a>                         : 16;
<a name="l06387"></a><a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aae8cb8e463d829681de5e6f136e91718">06387</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html#aae8cb8e463d829681de5e6f136e91718">reserved_16_31</a>               : 16;
<a name="l06388"></a>06388 <span class="preprocessor">#endif</span>
<a name="l06389"></a>06389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__dinx.html#a08396810819262a6332db2c72e198fad">s</a>;
<a name="l06390"></a><a class="code" href="unioncvmx__endor__rfif__spi__dinx.html#ab826b9c1274d704103beefca40c8c878">06390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__dinx_1_1cvmx__endor__rfif__spi__dinx__s.html">cvmx_endor_rfif_spi_dinx_s</a>     <a class="code" href="unioncvmx__endor__rfif__spi__dinx.html#ab826b9c1274d704103beefca40c8c878">cnf71xx</a>;
<a name="l06391"></a>06391 };
<a name="l06392"></a><a class="code" href="cvmx-endor-defs_8h.html#a86420871067a446791a1b674289c687b">06392</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__dinx.html" title="cvmx_endor_rfif_spi_din#">cvmx_endor_rfif_spi_dinx</a> <a class="code" href="unioncvmx__endor__rfif__spi__dinx.html" title="cvmx_endor_rfif_spi_din#">cvmx_endor_rfif_spi_dinx_t</a>;
<a name="l06393"></a>06393 <span class="comment"></span>
<a name="l06394"></a>06394 <span class="comment">/**</span>
<a name="l06395"></a>06395 <span class="comment"> * cvmx_endor_rfif_spi_rx_data</span>
<a name="l06396"></a>06396 <span class="comment"> */</span>
<a name="l06397"></a><a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html">06397</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html" title="cvmx_endor_rfif_spi_rx_data">cvmx_endor_rfif_spi_rx_data</a> {
<a name="l06398"></a><a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html#a58a5740301f9f9e3ea7f594d8f84a59c">06398</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html#a58a5740301f9f9e3ea7f594d8f84a59c">u32</a>;
<a name="l06399"></a><a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html">06399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html">cvmx_endor_rfif_spi_rx_data_s</a> {
<a name="l06400"></a>06400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06401"></a>06401 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html#aac1735231acd8c32391fcb9a58c9e24c">rd_data</a>                      : 32; <span class="comment">/**&lt; SPI Read Data */</span>
<a name="l06402"></a>06402 <span class="preprocessor">#else</span>
<a name="l06403"></a><a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html#aac1735231acd8c32391fcb9a58c9e24c">06403</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html#aac1735231acd8c32391fcb9a58c9e24c">rd_data</a>                      : 32;
<a name="l06404"></a>06404 <span class="preprocessor">#endif</span>
<a name="l06405"></a>06405 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html#ab5ab66b910786e4dc32028d4ed99f3ec">s</a>;
<a name="l06406"></a><a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html#a3628ec3ffdc7cdf7d9597bdce9d5a611">06406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__rx__data_1_1cvmx__endor__rfif__spi__rx__data__s.html">cvmx_endor_rfif_spi_rx_data_s</a>  <a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html#a3628ec3ffdc7cdf7d9597bdce9d5a611">cnf71xx</a>;
<a name="l06407"></a>06407 };
<a name="l06408"></a><a class="code" href="cvmx-endor-defs_8h.html#adf327f6206575d65b9b9b0176011bd33">06408</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html" title="cvmx_endor_rfif_spi_rx_data">cvmx_endor_rfif_spi_rx_data</a> <a class="code" href="unioncvmx__endor__rfif__spi__rx__data.html" title="cvmx_endor_rfif_spi_rx_data">cvmx_endor_rfif_spi_rx_data_t</a>;
<a name="l06409"></a>06409 <span class="comment"></span>
<a name="l06410"></a>06410 <span class="comment">/**</span>
<a name="l06411"></a>06411 <span class="comment"> * cvmx_endor_rfif_spi_status</span>
<a name="l06412"></a>06412 <span class="comment"> */</span>
<a name="l06413"></a><a class="code" href="unioncvmx__endor__rfif__spi__status.html">06413</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__status.html" title="cvmx_endor_rfif_spi_status">cvmx_endor_rfif_spi_status</a> {
<a name="l06414"></a><a class="code" href="unioncvmx__endor__rfif__spi__status.html#a86168ce689f7aa60cf0fd8037e292bc7">06414</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__status.html#a86168ce689f7aa60cf0fd8037e292bc7">u32</a>;
<a name="l06415"></a><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html">06415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html">cvmx_endor_rfif_spi_status_s</a> {
<a name="l06416"></a>06416 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06417"></a>06417 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#ae204fdcfd06dc80a1bec07dcd77bb314">reserved_12_31</a>               : 20;
<a name="l06418"></a>06418     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a35405fc7fadf1b57ac6ae3d9bfa02b10">sr_state</a>                     : 4;  <span class="comment">/**&lt; SPI State Machine</span>
<a name="l06419"></a>06419 <span class="comment">                                                         1 : INIT</span>
<a name="l06420"></a>06420 <span class="comment">                                                         2 : IDLE</span>
<a name="l06421"></a>06421 <span class="comment">                                                         3 : WAIT_FIFO</span>
<a name="l06422"></a>06422 <span class="comment">                                                         4 : READ_FIFO</span>
<a name="l06423"></a>06423 <span class="comment">                                                         5 : LOAD_SR</span>
<a name="l06424"></a>06424 <span class="comment">                                                         6 : SHIFT_SR</span>
<a name="l06425"></a>06425 <span class="comment">                                                         7 : WAIT_CLK</span>
<a name="l06426"></a>06426 <span class="comment">                                                         8 : WAIT_FOR_SS */</span>
<a name="l06427"></a>06427     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a2cb17b472fc673b32dab568e25f077c0">rx_fifo_lvl</a>                  : 4;  <span class="comment">/**&lt; Level of RX FIFO */</span>
<a name="l06428"></a>06428     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a086ffdcbe95ff50aca6359903dac4832">tx_fifo_lvl</a>                  : 4;  <span class="comment">/**&lt; Level of TX FIFO */</span>
<a name="l06429"></a>06429 <span class="preprocessor">#else</span>
<a name="l06430"></a><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a086ffdcbe95ff50aca6359903dac4832">06430</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a086ffdcbe95ff50aca6359903dac4832">tx_fifo_lvl</a>                  : 4;
<a name="l06431"></a><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a2cb17b472fc673b32dab568e25f077c0">06431</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a2cb17b472fc673b32dab568e25f077c0">rx_fifo_lvl</a>                  : 4;
<a name="l06432"></a><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a35405fc7fadf1b57ac6ae3d9bfa02b10">06432</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#a35405fc7fadf1b57ac6ae3d9bfa02b10">sr_state</a>                     : 4;
<a name="l06433"></a><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#ae204fdcfd06dc80a1bec07dcd77bb314">06433</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html#ae204fdcfd06dc80a1bec07dcd77bb314">reserved_12_31</a>               : 20;
<a name="l06434"></a>06434 <span class="preprocessor">#endif</span>
<a name="l06435"></a>06435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__status.html#a837aad4bc2f805ca4e0848a626cced98">s</a>;
<a name="l06436"></a><a class="code" href="unioncvmx__endor__rfif__spi__status.html#a917e8993e16a469f824422a482f1057f">06436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__status_1_1cvmx__endor__rfif__spi__status__s.html">cvmx_endor_rfif_spi_status_s</a>   <a class="code" href="unioncvmx__endor__rfif__spi__status.html#a917e8993e16a469f824422a482f1057f">cnf71xx</a>;
<a name="l06437"></a>06437 };
<a name="l06438"></a><a class="code" href="cvmx-endor-defs_8h.html#a3fd55d1a0163f33d4a9cffd68c3e2314">06438</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__status.html" title="cvmx_endor_rfif_spi_status">cvmx_endor_rfif_spi_status</a> <a class="code" href="unioncvmx__endor__rfif__spi__status.html" title="cvmx_endor_rfif_spi_status">cvmx_endor_rfif_spi_status_t</a>;
<a name="l06439"></a>06439 <span class="comment"></span>
<a name="l06440"></a>06440 <span class="comment">/**</span>
<a name="l06441"></a>06441 <span class="comment"> * cvmx_endor_rfif_spi_tx_data</span>
<a name="l06442"></a>06442 <span class="comment"> */</span>
<a name="l06443"></a><a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html">06443</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html" title="cvmx_endor_rfif_spi_tx_data">cvmx_endor_rfif_spi_tx_data</a> {
<a name="l06444"></a><a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html#a141fb86931635917c74b0173a4c42c0d">06444</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html#a141fb86931635917c74b0173a4c42c0d">u32</a>;
<a name="l06445"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html">06445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html">cvmx_endor_rfif_spi_tx_data_s</a> {
<a name="l06446"></a>06446 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06447"></a>06447 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a863b4cbaca600e19f674aba6303fc4a6">write</a>                        : 1;  <span class="comment">/**&lt; When set, execute write. Otherwise, read. */</span>
<a name="l06448"></a>06448     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a56f05009f8b96652401ea3803e18a454">reserved_25_30</a>               : 6;
<a name="l06449"></a>06449     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#ab87cc4239c5820ef49da5685bd655a39">addr</a>                         : 9;  <span class="comment">/**&lt; SPI Address */</span>
<a name="l06450"></a>06450     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#adf2c544b557fd974909d08cc53c5237a">data</a>                         : 8;  <span class="comment">/**&lt; SPI Data */</span>
<a name="l06451"></a>06451     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a663ccada9f1dc98746c5abeb21f91c40">reserved_0_7</a>                 : 8;
<a name="l06452"></a>06452 <span class="preprocessor">#else</span>
<a name="l06453"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a663ccada9f1dc98746c5abeb21f91c40">06453</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a663ccada9f1dc98746c5abeb21f91c40">reserved_0_7</a>                 : 8;
<a name="l06454"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#adf2c544b557fd974909d08cc53c5237a">06454</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#adf2c544b557fd974909d08cc53c5237a">data</a>                         : 8;
<a name="l06455"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#ab87cc4239c5820ef49da5685bd655a39">06455</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#ab87cc4239c5820ef49da5685bd655a39">addr</a>                         : 9;
<a name="l06456"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a56f05009f8b96652401ea3803e18a454">06456</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a56f05009f8b96652401ea3803e18a454">reserved_25_30</a>               : 6;
<a name="l06457"></a><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a863b4cbaca600e19f674aba6303fc4a6">06457</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html#a863b4cbaca600e19f674aba6303fc4a6">write</a>                        : 1;
<a name="l06458"></a>06458 <span class="preprocessor">#endif</span>
<a name="l06459"></a>06459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html#acd7703bb69ab76545015eca1e1eafc7d">s</a>;
<a name="l06460"></a><a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html#af94a68f6dd54e1e691fbe1a6c88bee09">06460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__spi__tx__data_1_1cvmx__endor__rfif__spi__tx__data__s.html">cvmx_endor_rfif_spi_tx_data_s</a>  <a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html#af94a68f6dd54e1e691fbe1a6c88bee09">cnf71xx</a>;
<a name="l06461"></a>06461 };
<a name="l06462"></a><a class="code" href="cvmx-endor-defs_8h.html#a0d0887e7d738aefb44c860902bc28c23">06462</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html" title="cvmx_endor_rfif_spi_tx_data">cvmx_endor_rfif_spi_tx_data</a> <a class="code" href="unioncvmx__endor__rfif__spi__tx__data.html" title="cvmx_endor_rfif_spi_tx_data">cvmx_endor_rfif_spi_tx_data_t</a>;
<a name="l06463"></a>06463 <span class="comment"></span>
<a name="l06464"></a>06464 <span class="comment">/**</span>
<a name="l06465"></a>06465 <span class="comment"> * cvmx_endor_rfif_timer64_cfg</span>
<a name="l06466"></a>06466 <span class="comment"> */</span>
<a name="l06467"></a><a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html">06467</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html" title="cvmx_endor_rfif_timer64_cfg">cvmx_endor_rfif_timer64_cfg</a> {
<a name="l06468"></a><a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html#a9adf2871ae22f44f4af76e186832bc7f">06468</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html#a9adf2871ae22f44f4af76e186832bc7f">u32</a>;
<a name="l06469"></a><a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html">06469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html">cvmx_endor_rfif_timer64_cfg_s</a> {
<a name="l06470"></a>06470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06471"></a>06471 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#ac76be02cad858aaedf3019d99dd2994c">reserved_8_31</a>                : 24;
<a name="l06472"></a>06472     uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#adc926425b949f8b890c82509509cbcd6">clks</a>                         : 8;  <span class="comment">/**&lt; 7-0: Number of rf clock cycles per 64-bit timer</span>
<a name="l06473"></a>06473 <span class="comment">                                                         increment. Set to n for n+1 cycles (default=0x7F for</span>
<a name="l06474"></a>06474 <span class="comment">                                                         128 cycles).  The valid range for the register is 3 to</span>
<a name="l06475"></a>06475 <span class="comment">                                                         255. */</span>
<a name="l06476"></a>06476 <span class="preprocessor">#else</span>
<a name="l06477"></a><a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#adc926425b949f8b890c82509509cbcd6">06477</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#adc926425b949f8b890c82509509cbcd6">clks</a>                         : 8;
<a name="l06478"></a><a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#ac76be02cad858aaedf3019d99dd2994c">06478</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html#ac76be02cad858aaedf3019d99dd2994c">reserved_8_31</a>                : 24;
<a name="l06479"></a>06479 <span class="preprocessor">#endif</span>
<a name="l06480"></a>06480 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html#af90a0464f66b2847a48cb41307213bcc">s</a>;
<a name="l06481"></a><a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html#a08bb93c7e9bb41490f604e8f51e706d9">06481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__timer64__cfg_1_1cvmx__endor__rfif__timer64__cfg__s.html">cvmx_endor_rfif_timer64_cfg_s</a>  <a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html#a08bb93c7e9bb41490f604e8f51e706d9">cnf71xx</a>;
<a name="l06482"></a>06482 };
<a name="l06483"></a><a class="code" href="cvmx-endor-defs_8h.html#a6b9cb025980030b29722641df52de5df">06483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html" title="cvmx_endor_rfif_timer64_cfg">cvmx_endor_rfif_timer64_cfg</a> <a class="code" href="unioncvmx__endor__rfif__timer64__cfg.html" title="cvmx_endor_rfif_timer64_cfg">cvmx_endor_rfif_timer64_cfg_t</a>;
<a name="l06484"></a>06484 <span class="comment"></span>
<a name="l06485"></a>06485 <span class="comment">/**</span>
<a name="l06486"></a>06486 <span class="comment"> * cvmx_endor_rfif_timer64_en</span>
<a name="l06487"></a>06487 <span class="comment"> *</span>
<a name="l06488"></a>06488 <span class="comment"> * Notes:</span>
<a name="l06489"></a>06489 <span class="comment"> * This is how the 64-bit timer works:</span>
<a name="l06490"></a>06490 <span class="comment"> * 1- Configuration</span>
<a name="l06491"></a>06491 <span class="comment"> *     - Write counter LSB (reg:0x69)</span>
<a name="l06492"></a>06492 <span class="comment"> *     - Write counter MSB (reg:0x6A)</span>
<a name="l06493"></a>06493 <span class="comment"> *     - Write config (reg:0x68)</span>
<a name="l06494"></a>06494 <span class="comment"> * 2- Enable the counter</span>
<a name="l06495"></a>06495 <span class="comment"> * 3- Wait for the 1PPS</span>
<a name="l06496"></a>06496 <span class="comment"> * 4- Start incrementing the counter every n+1 rf clock cycles</span>
<a name="l06497"></a>06497 <span class="comment"> * 5- Read the MSB and LSB registers (reg:0x6B and 0x6C)</span>
<a name="l06498"></a>06498 <span class="comment"> *</span>
<a name="l06499"></a>06499 <span class="comment"> * 6- There is no 64-bit snapshot mechanism. Software has to consider the</span>
<a name="l06500"></a>06500 <span class="comment"> *    32 LSB might rollover and increment the 32 MSB between the LSB and the</span>
<a name="l06501"></a>06501 <span class="comment"> *    MSB reads. You may want to use the following concatenation recipe:</span>
<a name="l06502"></a>06502 <span class="comment"> *</span>
<a name="l06503"></a>06503 <span class="comment"> * a) Read the 32 MSB (MSB1)</span>
<a name="l06504"></a>06504 <span class="comment"> * b) Read the 32 LSB</span>
<a name="l06505"></a>06505 <span class="comment"> * c) Read the 32 MSB again (MSB2)</span>
<a name="l06506"></a>06506 <span class="comment"> * d) Concatenate the 32 MSB an 32 LSB</span>
<a name="l06507"></a>06507 <span class="comment"> *      -If both 32 MSB are equal or LSB(31)=1, concatenate MSB1 and LSB</span>
<a name="l06508"></a>06508 <span class="comment"> *      -Else concatenate the MSB2 and LSB</span>
<a name="l06509"></a>06509 <span class="comment"> */</span>
<a name="l06510"></a><a class="code" href="unioncvmx__endor__rfif__timer64__en.html">06510</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__timer64__en.html" title="cvmx_endor_rfif_timer64_en">cvmx_endor_rfif_timer64_en</a> {
<a name="l06511"></a><a class="code" href="unioncvmx__endor__rfif__timer64__en.html#a2d78864805378efa23201d40fff045f1">06511</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__timer64__en.html#a2d78864805378efa23201d40fff045f1">u32</a>;
<a name="l06512"></a><a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html">06512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html">cvmx_endor_rfif_timer64_en_s</a> {
<a name="l06513"></a>06513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06514"></a>06514 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#ab2b8e6992b6577edb4bb65c3618e716f">reserved_1_31</a>                : 31;
<a name="l06515"></a>06515     uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#a2a25bee4e1a7f86b183ce5aa48258e07">ena</a>                          : 1;  <span class="comment">/**&lt; Enable for the 64-bit rf clock based timer.</span>
<a name="l06516"></a>06516 <span class="comment">                                                         - 0: Disabled</span>
<a name="l06517"></a>06517 <span class="comment">                                                         - 1: Enabled */</span>
<a name="l06518"></a>06518 <span class="preprocessor">#else</span>
<a name="l06519"></a><a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#a2a25bee4e1a7f86b183ce5aa48258e07">06519</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#a2a25bee4e1a7f86b183ce5aa48258e07">ena</a>                          : 1;
<a name="l06520"></a><a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#ab2b8e6992b6577edb4bb65c3618e716f">06520</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html#ab2b8e6992b6577edb4bb65c3618e716f">reserved_1_31</a>                : 31;
<a name="l06521"></a>06521 <span class="preprocessor">#endif</span>
<a name="l06522"></a>06522 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__timer64__en.html#a076811f83c3b5c3c22a83e82075b04b1">s</a>;
<a name="l06523"></a><a class="code" href="unioncvmx__endor__rfif__timer64__en.html#acce7d6e1c96ac013ddd6966552aa50d1">06523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__timer64__en_1_1cvmx__endor__rfif__timer64__en__s.html">cvmx_endor_rfif_timer64_en_s</a>   <a class="code" href="unioncvmx__endor__rfif__timer64__en.html#acce7d6e1c96ac013ddd6966552aa50d1">cnf71xx</a>;
<a name="l06524"></a>06524 };
<a name="l06525"></a><a class="code" href="cvmx-endor-defs_8h.html#a9013c62c23243f9118d79c3964cdef5b">06525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__timer64__en.html" title="cvmx_endor_rfif_timer64_en">cvmx_endor_rfif_timer64_en</a> <a class="code" href="unioncvmx__endor__rfif__timer64__en.html" title="cvmx_endor_rfif_timer64_en">cvmx_endor_rfif_timer64_en_t</a>;
<a name="l06526"></a>06526 <span class="comment"></span>
<a name="l06527"></a>06527 <span class="comment">/**</span>
<a name="l06528"></a>06528 <span class="comment"> * cvmx_endor_rfif_tti_scnt_int#</span>
<a name="l06529"></a>06529 <span class="comment"> */</span>
<a name="l06530"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html">06530</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html" title="cvmx_endor_rfif_tti_scnt_int#">cvmx_endor_rfif_tti_scnt_intx</a> {
<a name="l06531"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html#ab55c911d02012e1f1d455366f654ab3c">06531</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html#ab55c911d02012e1f1d455366f654ab3c">u32</a>;
<a name="l06532"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html">06532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html">cvmx_endor_rfif_tti_scnt_intx_s</a> {
<a name="l06533"></a>06533 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06534"></a>06534 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a88af186f1c5f72c004c74583e1523f6d">reserved_20_31</a>               : 12;
<a name="l06535"></a>06535     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a517424175954a0fa63b0ddb0e2bc5a85">intr</a>                         : 20; <span class="comment">/**&lt; TTI Sample Count Interrupt:</span>
<a name="l06536"></a>06536 <span class="comment">                                                         Indicates the sample count of the selected reference</span>
<a name="l06537"></a>06537 <span class="comment">                                                         counter at which to generate an interrupt. */</span>
<a name="l06538"></a>06538 <span class="preprocessor">#else</span>
<a name="l06539"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a517424175954a0fa63b0ddb0e2bc5a85">06539</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a517424175954a0fa63b0ddb0e2bc5a85">intr</a>                         : 20;
<a name="l06540"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a88af186f1c5f72c004c74583e1523f6d">06540</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html#a88af186f1c5f72c004c74583e1523f6d">reserved_20_31</a>               : 12;
<a name="l06541"></a>06541 <span class="preprocessor">#endif</span>
<a name="l06542"></a>06542 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html#a2208b207992e5302a87aa4d59c0c8e68">s</a>;
<a name="l06543"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html#aef5bb198c7876d8b17fd4282d91b8b27">06543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__intx_1_1cvmx__endor__rfif__tti__scnt__intx__s.html">cvmx_endor_rfif_tti_scnt_intx_s</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html#aef5bb198c7876d8b17fd4282d91b8b27">cnf71xx</a>;
<a name="l06544"></a>06544 };
<a name="l06545"></a><a class="code" href="cvmx-endor-defs_8h.html#a882509c545486ac85b805bde075cebf0">06545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html" title="cvmx_endor_rfif_tti_scnt_int#">cvmx_endor_rfif_tti_scnt_intx</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__intx.html" title="cvmx_endor_rfif_tti_scnt_int#">cvmx_endor_rfif_tti_scnt_intx_t</a>;
<a name="l06546"></a>06546 <span class="comment"></span>
<a name="l06547"></a>06547 <span class="comment">/**</span>
<a name="l06548"></a>06548 <span class="comment"> * cvmx_endor_rfif_tti_scnt_int_clr</span>
<a name="l06549"></a>06549 <span class="comment"> */</span>
<a name="l06550"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html">06550</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html" title="cvmx_endor_rfif_tti_scnt_int_clr">cvmx_endor_rfif_tti_scnt_int_clr</a> {
<a name="l06551"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html#ab950d67ec27b8b5d26c2651388a49ecd">06551</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html#ab950d67ec27b8b5d26c2651388a49ecd">u32</a>;
<a name="l06552"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html">06552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html">cvmx_endor_rfif_tti_scnt_int_clr_s</a> {
<a name="l06553"></a>06553 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06554"></a>06554 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#a42abb38693454338ec1e9ea88665562e">reserved_8_31</a>                : 24;
<a name="l06555"></a>06555     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#af9b072a4d465ab672fa28915dfd977ee">cnt</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Count Interrupt Status register:</span>
<a name="l06556"></a>06556 <span class="comment">                                                         Writing 0x1 to clear the TTI_SCNT_INT_STAT(0), writing</span>
<a name="l06557"></a>06557 <span class="comment">                                                         0x2 to clear the TTI_SCNT_INT_STAT(1) and so on. */</span>
<a name="l06558"></a>06558 <span class="preprocessor">#else</span>
<a name="l06559"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#af9b072a4d465ab672fa28915dfd977ee">06559</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#af9b072a4d465ab672fa28915dfd977ee">cnt</a>                          : 8;
<a name="l06560"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#a42abb38693454338ec1e9ea88665562e">06560</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html#a42abb38693454338ec1e9ea88665562e">reserved_8_31</a>                : 24;
<a name="l06561"></a>06561 <span class="preprocessor">#endif</span>
<a name="l06562"></a>06562 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html#a7ccdd00fab69aaa1477b0ba797ea0ec5">s</a>;
<a name="l06563"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html#a67ed34d40a8ae80d34d202ba62304fe1">06563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__clr_1_1cvmx__endor__rfif__tti__scnt__int__clr__s.html">cvmx_endor_rfif_tti_scnt_int_clr_s</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html#a67ed34d40a8ae80d34d202ba62304fe1">cnf71xx</a>;
<a name="l06564"></a>06564 };
<a name="l06565"></a><a class="code" href="cvmx-endor-defs_8h.html#ac6d1e9881449d0fa099f49d489dd8adc">06565</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html" title="cvmx_endor_rfif_tti_scnt_int_clr">cvmx_endor_rfif_tti_scnt_int_clr</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__clr.html" title="cvmx_endor_rfif_tti_scnt_int_clr">cvmx_endor_rfif_tti_scnt_int_clr_t</a>;
<a name="l06566"></a>06566 <span class="comment"></span>
<a name="l06567"></a>06567 <span class="comment">/**</span>
<a name="l06568"></a>06568 <span class="comment"> * cvmx_endor_rfif_tti_scnt_int_en</span>
<a name="l06569"></a>06569 <span class="comment"> */</span>
<a name="l06570"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html">06570</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html" title="cvmx_endor_rfif_tti_scnt_int_en">cvmx_endor_rfif_tti_scnt_int_en</a> {
<a name="l06571"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html#a704b1921b9f726c155fb0c52a11554e6">06571</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html#a704b1921b9f726c155fb0c52a11554e6">u32</a>;
<a name="l06572"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html">06572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html">cvmx_endor_rfif_tti_scnt_int_en_s</a> {
<a name="l06573"></a>06573 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06574"></a>06574 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a08d3ef0f2cdc346d03889e1b2836a1d9">reserved_8_31</a>                : 24;
<a name="l06575"></a>06575     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a8e7229b43972da04e4eb993c1f6730dc">ena</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Counter Interrupt Enable:</span>
<a name="l06576"></a>06576 <span class="comment">                                                         Bit 0: 1  Enables TTI_SCNT_INT_0</span>
<a name="l06577"></a>06577 <span class="comment">                                                         Bit 1: 1 Enables TTI_SCNT_INT_1</span>
<a name="l06578"></a>06578 <span class="comment">                                                         - ...</span>
<a name="l06579"></a>06579 <span class="comment">                                                         Bit 7: 1  Enables TTI_SCNT_INT_7</span>
<a name="l06580"></a>06580 <span class="comment">                                                         Note these interrupts are disabled by default (=0x00). */</span>
<a name="l06581"></a>06581 <span class="preprocessor">#else</span>
<a name="l06582"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a8e7229b43972da04e4eb993c1f6730dc">06582</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a8e7229b43972da04e4eb993c1f6730dc">ena</a>                          : 8;
<a name="l06583"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a08d3ef0f2cdc346d03889e1b2836a1d9">06583</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html#a08d3ef0f2cdc346d03889e1b2836a1d9">reserved_8_31</a>                : 24;
<a name="l06584"></a>06584 <span class="preprocessor">#endif</span>
<a name="l06585"></a>06585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html#aca9b234926d20bda6d2a99ce491ecd35">s</a>;
<a name="l06586"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html#a7451948594dcf0c412e953d883df1b51">06586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__en_1_1cvmx__endor__rfif__tti__scnt__int__en__s.html">cvmx_endor_rfif_tti_scnt_int_en_s</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html#a7451948594dcf0c412e953d883df1b51">cnf71xx</a>;
<a name="l06587"></a>06587 };
<a name="l06588"></a><a class="code" href="cvmx-endor-defs_8h.html#a933e342c6250f85aa285553293b9f457">06588</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html" title="cvmx_endor_rfif_tti_scnt_int_en">cvmx_endor_rfif_tti_scnt_int_en</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__en.html" title="cvmx_endor_rfif_tti_scnt_int_en">cvmx_endor_rfif_tti_scnt_int_en_t</a>;
<a name="l06589"></a>06589 <span class="comment"></span>
<a name="l06590"></a>06590 <span class="comment">/**</span>
<a name="l06591"></a>06591 <span class="comment"> * cvmx_endor_rfif_tti_scnt_int_map</span>
<a name="l06592"></a>06592 <span class="comment"> */</span>
<a name="l06593"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html">06593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html" title="cvmx_endor_rfif_tti_scnt_int_map">cvmx_endor_rfif_tti_scnt_int_map</a> {
<a name="l06594"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html#a860d6ca4cbf625c59b4b0fbb15d240d1">06594</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html#a860d6ca4cbf625c59b4b0fbb15d240d1">u32</a>;
<a name="l06595"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html">06595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html">cvmx_endor_rfif_tti_scnt_int_map_s</a> {
<a name="l06596"></a>06596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06597"></a>06597 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#ab6e8567f50d8427d789b2987845d5084">reserved_8_31</a>                : 24;
<a name="l06598"></a>06598     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#a6349ac5b8de1a14f9e1c001219d2c3fd">map</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Count Interrupt Mapping to a Reference</span>
<a name="l06599"></a>06599 <span class="comment">                                                         Counter:</span>
<a name="l06600"></a>06600 <span class="comment">                                                         Indicates the reference counter the TTI Sample Count</span>
<a name="l06601"></a>06601 <span class="comment">                                                         Interrupts must be generated from. A value of 0</span>
<a name="l06602"></a>06602 <span class="comment">                                                         indicates the RX reference counter (default) and a</span>
<a name="l06603"></a>06603 <span class="comment">                                                         value of 1 indicates the TX reference counter. The</span>
<a name="l06604"></a>06604 <span class="comment">                                                         bit 0 is associated with TTI_SCNT_INT_0, the bit 1</span>
<a name="l06605"></a>06605 <span class="comment">                                                         is associated with TTI_SCNT_INT_1 and so on.</span>
<a name="l06606"></a>06606 <span class="comment">                                                         Note that This register has not effect in TDD mode,</span>
<a name="l06607"></a>06607 <span class="comment">                                                         only in FDD mode. */</span>
<a name="l06608"></a>06608 <span class="preprocessor">#else</span>
<a name="l06609"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#a6349ac5b8de1a14f9e1c001219d2c3fd">06609</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#a6349ac5b8de1a14f9e1c001219d2c3fd">map</a>                          : 8;
<a name="l06610"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#ab6e8567f50d8427d789b2987845d5084">06610</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html#ab6e8567f50d8427d789b2987845d5084">reserved_8_31</a>                : 24;
<a name="l06611"></a>06611 <span class="preprocessor">#endif</span>
<a name="l06612"></a>06612 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html#a8cf9059ad5adef5b8f2bee9e814858c1">s</a>;
<a name="l06613"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html#ab5c81463fb39f424b904dcbce6ceceac">06613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__map_1_1cvmx__endor__rfif__tti__scnt__int__map__s.html">cvmx_endor_rfif_tti_scnt_int_map_s</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html#ab5c81463fb39f424b904dcbce6ceceac">cnf71xx</a>;
<a name="l06614"></a>06614 };
<a name="l06615"></a><a class="code" href="cvmx-endor-defs_8h.html#a959a3f545b81ae8d7804955c8cc7e1db">06615</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html" title="cvmx_endor_rfif_tti_scnt_int_map">cvmx_endor_rfif_tti_scnt_int_map</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__map.html" title="cvmx_endor_rfif_tti_scnt_int_map">cvmx_endor_rfif_tti_scnt_int_map_t</a>;
<a name="l06616"></a>06616 <span class="comment"></span>
<a name="l06617"></a>06617 <span class="comment">/**</span>
<a name="l06618"></a>06618 <span class="comment"> * cvmx_endor_rfif_tti_scnt_int_stat</span>
<a name="l06619"></a>06619 <span class="comment"> */</span>
<a name="l06620"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html">06620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html" title="cvmx_endor_rfif_tti_scnt_int_stat">cvmx_endor_rfif_tti_scnt_int_stat</a> {
<a name="l06621"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html#a2f2cfbc8a382533d87b29616e22e868f">06621</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html#a2f2cfbc8a382533d87b29616e22e868f">u32</a>;
<a name="l06622"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html">06622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html">cvmx_endor_rfif_tti_scnt_int_stat_s</a> {
<a name="l06623"></a>06623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06624"></a>06624 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a337e8ba647494305a7cd391da9125fc1">reserved_8_31</a>                : 24;
<a name="l06625"></a>06625     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a54ba30784fc5a4fb04118d240d392adc">cnt</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Count Interrupt Status register:</span>
<a name="l06626"></a>06626 <span class="comment">                                                         Indicates if a TTI_SCNT_INT_X occurred (1) or not (0).</span>
<a name="l06627"></a>06627 <span class="comment">                                                         The bit 0 is associated with TTI_SCNT_INT_0 and so on</span>
<a name="l06628"></a>06628 <span class="comment">                                                         incrementally. Writing a 1 will clear the interrupt</span>
<a name="l06629"></a>06629 <span class="comment">                                                         bit. */</span>
<a name="l06630"></a>06630 <span class="preprocessor">#else</span>
<a name="l06631"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a54ba30784fc5a4fb04118d240d392adc">06631</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a54ba30784fc5a4fb04118d240d392adc">cnt</a>                          : 8;
<a name="l06632"></a><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a337e8ba647494305a7cd391da9125fc1">06632</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html#a337e8ba647494305a7cd391da9125fc1">reserved_8_31</a>                : 24;
<a name="l06633"></a>06633 <span class="preprocessor">#endif</span>
<a name="l06634"></a>06634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html#a83eb56c51b2e2247fc0c347ec8d256b8">s</a>;
<a name="l06635"></a><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html#a21682e4e2f2bc6063d265a92bed30a8f">06635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tti__scnt__int__stat_1_1cvmx__endor__rfif__tti__scnt__int__stat__s.html">cvmx_endor_rfif_tti_scnt_int_stat_s</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html#a21682e4e2f2bc6063d265a92bed30a8f">cnf71xx</a>;
<a name="l06636"></a>06636 };
<a name="l06637"></a><a class="code" href="cvmx-endor-defs_8h.html#adc149eb0f1d99a3305c3731c0738a057">06637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html" title="cvmx_endor_rfif_tti_scnt_int_stat">cvmx_endor_rfif_tti_scnt_int_stat</a> <a class="code" href="unioncvmx__endor__rfif__tti__scnt__int__stat.html" title="cvmx_endor_rfif_tti_scnt_int_stat">cvmx_endor_rfif_tti_scnt_int_stat_t</a>;
<a name="l06638"></a>06638 <span class="comment"></span>
<a name="l06639"></a>06639 <span class="comment">/**</span>
<a name="l06640"></a>06640 <span class="comment"> * cvmx_endor_rfif_tx_div_status</span>
<a name="l06641"></a>06641 <span class="comment"> *</span>
<a name="l06642"></a>06642 <span class="comment"> * Notes:</span>
<a name="l06643"></a>06643 <span class="comment"> * In TDD Mode, bits 15:12 are DDR state machine status.</span>
<a name="l06644"></a>06644 <span class="comment"> *</span>
<a name="l06645"></a>06645 <span class="comment"> */</span>
<a name="l06646"></a><a class="code" href="unioncvmx__endor__rfif__tx__div__status.html">06646</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__div__status.html" title="cvmx_endor_rfif_tx_div_status">cvmx_endor_rfif_tx_div_status</a> {
<a name="l06647"></a><a class="code" href="unioncvmx__endor__rfif__tx__div__status.html#ad8638c61fe593d5ad0c444d1e22253a4">06647</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__div__status.html#ad8638c61fe593d5ad0c444d1e22253a4">u32</a>;
<a name="l06648"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html">06648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html">cvmx_endor_rfif_tx_div_status_s</a> {
<a name="l06649"></a>06649 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06650"></a>06650 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a37169673367326b9de1ddd453d4988ff">reserved_23_31</a>               : 9;
<a name="l06651"></a>06651     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a3290db0154a78df50daf96532bbf54b2">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state) */</span>
<a name="l06652"></a>06652     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a90725201be99861519e77d5af3fe2d0c">sync_late</a>                    : 1;  <span class="comment">/**&lt; Sync late (Used for UE products). */</span>
<a name="l06653"></a>06653     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a574716e10c2308531176edcb537016b7">reserved_19_20</a>               : 2;
<a name="l06654"></a>06654     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa9e3eb26c085d262ebd22f193d0999d1">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Threshold Reached (RX/RX_div/TX) */</span>
<a name="l06655"></a>06655     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af54787e50a89eeb9949303aa8f2ebe5b">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow */</span>
<a name="l06656"></a>06656     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a60722534b46e3340b156a769e4948d2d">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO underrun */</span>
<a name="l06657"></a>06657     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa1cc8ccfa52777387c8f74c8f5589311">tx_sm</a>                        : 2;  <span class="comment">/**&lt; TX state machine status */</span>
<a name="l06658"></a>06658     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af41b031276e3f7e09d44e28a6588caa4">rx_sm</a>                        : 2;  <span class="comment">/**&lt; RX state machine status */</span>
<a name="l06659"></a>06659     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aed0a0521dcda9ccd1902d7bf5dfdb9ad">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; HAB request manager SM</span>
<a name="l06660"></a>06660 <span class="comment">                                                         - 0: idle</span>
<a name="l06661"></a>06661 <span class="comment">                                                         - 1: wait_cs</span>
<a name="l06662"></a>06662 <span class="comment">                                                         - 2: Term</span>
<a name="l06663"></a>06663 <span class="comment">                                                         - 3: rd_fifo(RX)/ write fifo(TX)</span>
<a name="l06664"></a>06664 <span class="comment">                                                         - 4: wait_th</span>
<a name="l06665"></a>06665 <span class="comment">                                                          Others: not used */</span>
<a name="l06666"></a>06666     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a21c739133426ecd0621dc5b17a9efe1f">reserved_0_7</a>                 : 8;
<a name="l06667"></a>06667 <span class="preprocessor">#else</span>
<a name="l06668"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a21c739133426ecd0621dc5b17a9efe1f">06668</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a21c739133426ecd0621dc5b17a9efe1f">reserved_0_7</a>                 : 8;
<a name="l06669"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aed0a0521dcda9ccd1902d7bf5dfdb9ad">06669</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aed0a0521dcda9ccd1902d7bf5dfdb9ad">hab_req_sm</a>                   : 4;
<a name="l06670"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af41b031276e3f7e09d44e28a6588caa4">06670</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af41b031276e3f7e09d44e28a6588caa4">rx_sm</a>                        : 2;
<a name="l06671"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa1cc8ccfa52777387c8f74c8f5589311">06671</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa1cc8ccfa52777387c8f74c8f5589311">tx_sm</a>                        : 2;
<a name="l06672"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a60722534b46e3340b156a769e4948d2d">06672</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a60722534b46e3340b156a769e4948d2d">fifo_ur</a>                      : 1;
<a name="l06673"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af54787e50a89eeb9949303aa8f2ebe5b">06673</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#af54787e50a89eeb9949303aa8f2ebe5b">fifo_of</a>                      : 1;
<a name="l06674"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa9e3eb26c085d262ebd22f193d0999d1">06674</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#aa9e3eb26c085d262ebd22f193d0999d1">thresh_rch</a>                   : 1;
<a name="l06675"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a574716e10c2308531176edcb537016b7">06675</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a574716e10c2308531176edcb537016b7">reserved_19_20</a>               : 2;
<a name="l06676"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a90725201be99861519e77d5af3fe2d0c">06676</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a90725201be99861519e77d5af3fe2d0c">sync_late</a>                    : 1;
<a name="l06677"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a3290db0154a78df50daf96532bbf54b2">06677</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a3290db0154a78df50daf96532bbf54b2">rfic_ena</a>                     : 1;
<a name="l06678"></a><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a37169673367326b9de1ddd453d4988ff">06678</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html#a37169673367326b9de1ddd453d4988ff">reserved_23_31</a>               : 9;
<a name="l06679"></a>06679 <span class="preprocessor">#endif</span>
<a name="l06680"></a>06680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__div__status.html#aca73e33a1894ddd2300ab52d3508e2a1">s</a>;
<a name="l06681"></a><a class="code" href="unioncvmx__endor__rfif__tx__div__status.html#adc4179fdee0ee49bc2d5866d85341165">06681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__div__status_1_1cvmx__endor__rfif__tx__div__status__s.html">cvmx_endor_rfif_tx_div_status_s</a> <a class="code" href="unioncvmx__endor__rfif__tx__div__status.html#adc4179fdee0ee49bc2d5866d85341165">cnf71xx</a>;
<a name="l06682"></a>06682 };
<a name="l06683"></a><a class="code" href="cvmx-endor-defs_8h.html#a08183478e7433a60d5407c8b44f47233">06683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__div__status.html" title="cvmx_endor_rfif_tx_div_status">cvmx_endor_rfif_tx_div_status</a> <a class="code" href="unioncvmx__endor__rfif__tx__div__status.html" title="cvmx_endor_rfif_tx_div_status">cvmx_endor_rfif_tx_div_status_t</a>;
<a name="l06684"></a>06684 <span class="comment"></span>
<a name="l06685"></a>06685 <span class="comment">/**</span>
<a name="l06686"></a>06686 <span class="comment"> * cvmx_endor_rfif_tx_if_cfg</span>
<a name="l06687"></a>06687 <span class="comment"> */</span>
<a name="l06688"></a><a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html">06688</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html" title="cvmx_endor_rfif_tx_if_cfg">cvmx_endor_rfif_tx_if_cfg</a> {
<a name="l06689"></a><a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html#a5b605b10d6cef8e0806caa432601e59f">06689</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html#a5b605b10d6cef8e0806caa432601e59f">u32</a>;
<a name="l06690"></a><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html">06690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html">cvmx_endor_rfif_tx_if_cfg_s</a> {
<a name="l06691"></a>06691 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06692"></a>06692 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a50fa8ecc006b50cfe5da515f830b1369">reserved_4_31</a>                : 28;
<a name="l06693"></a>06693     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a52f2f3ad38eb6199765c41e08de523bb">mode</a>                         : 1;  <span class="comment">/**&lt; TX communication mode</span>
<a name="l06694"></a>06694 <span class="comment">                                                         - 0: TX SISO (default)</span>
<a name="l06695"></a>06695 <span class="comment">                                                         - 1: TX MIMO */</span>
<a name="l06696"></a>06696     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a3a8b17ae50fe4d424fea489b097aa79d">dis_sch</a>                      : 1;  <span class="comment">/**&lt; Disabled antenna driving scheme (TX SISO/RX MIMO</span>
<a name="l06697"></a>06697 <span class="comment">                                                          feature only)</span>
<a name="l06698"></a>06698 <span class="comment">                                                         - 0: Constant 0 for debugging (default)</span>
<a name="l06699"></a>06699 <span class="comment">                                                         - 1: Same as previous cycle to minimize IO switching */</span>
<a name="l06700"></a>06700     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a579d411b37cba74a91c6bba1abfd5fbb">antenna</a>                      : 2;  <span class="comment">/**&lt; Transmit on antenna A and/or B (TX SISO/RX MIMO</span>
<a name="l06701"></a>06701 <span class="comment">                                                          feature only)</span>
<a name="l06702"></a>06702 <span class="comment">                                                         - 0: Transmit on antenna A (default)</span>
<a name="l06703"></a>06703 <span class="comment">                                                         - 1: Transmit on antenna B</span>
<a name="l06704"></a>06704 <span class="comment">                                                         - 2: Transmit on A and B</span>
<a name="l06705"></a>06705 <span class="comment">                                                         - 3: Reserved */</span>
<a name="l06706"></a>06706 <span class="preprocessor">#else</span>
<a name="l06707"></a><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a579d411b37cba74a91c6bba1abfd5fbb">06707</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a579d411b37cba74a91c6bba1abfd5fbb">antenna</a>                      : 2;
<a name="l06708"></a><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a3a8b17ae50fe4d424fea489b097aa79d">06708</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a3a8b17ae50fe4d424fea489b097aa79d">dis_sch</a>                      : 1;
<a name="l06709"></a><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a52f2f3ad38eb6199765c41e08de523bb">06709</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a52f2f3ad38eb6199765c41e08de523bb">mode</a>                         : 1;
<a name="l06710"></a><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a50fa8ecc006b50cfe5da515f830b1369">06710</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html#a50fa8ecc006b50cfe5da515f830b1369">reserved_4_31</a>                : 28;
<a name="l06711"></a>06711 <span class="preprocessor">#endif</span>
<a name="l06712"></a>06712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html#a3f7158663a43152b46f0eded279f2a93">s</a>;
<a name="l06713"></a><a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html#afd876e22f99ec9f6007f4fce7c5156f7">06713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__if__cfg_1_1cvmx__endor__rfif__tx__if__cfg__s.html">cvmx_endor_rfif_tx_if_cfg_s</a>    <a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html#afd876e22f99ec9f6007f4fce7c5156f7">cnf71xx</a>;
<a name="l06714"></a>06714 };
<a name="l06715"></a><a class="code" href="cvmx-endor-defs_8h.html#a1517ac932b910c3fec542c7c9995de76">06715</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html" title="cvmx_endor_rfif_tx_if_cfg">cvmx_endor_rfif_tx_if_cfg</a> <a class="code" href="unioncvmx__endor__rfif__tx__if__cfg.html" title="cvmx_endor_rfif_tx_if_cfg">cvmx_endor_rfif_tx_if_cfg_t</a>;
<a name="l06716"></a>06716 <span class="comment"></span>
<a name="l06717"></a>06717 <span class="comment">/**</span>
<a name="l06718"></a>06718 <span class="comment"> * cvmx_endor_rfif_tx_lead_lag</span>
<a name="l06719"></a>06719 <span class="comment"> */</span>
<a name="l06720"></a><a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html">06720</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html" title="cvmx_endor_rfif_tx_lead_lag">cvmx_endor_rfif_tx_lead_lag</a> {
<a name="l06721"></a><a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html#afd557495e326d4ea946bbcb49caacf87">06721</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html#afd557495e326d4ea946bbcb49caacf87">u32</a>;
<a name="l06722"></a><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html">06722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html">cvmx_endor_rfif_tx_lead_lag_s</a> {
<a name="l06723"></a>06723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06724"></a>06724 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#ac4fb72a0850d8d3fd40b69a674687b79">reserved_24_31</a>               : 8;
<a name="l06725"></a>06725     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a224972caed84ef221bc8779d4509fd55">lag</a>                          : 12; <span class="comment">/**&lt; unsigned value (lag) on end of window */</span>
<a name="l06726"></a>06726     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a3c048250b8cf124d983d293ee147b81d">lead</a>                         : 12; <span class="comment">/**&lt; unsigned value (lead) on beginning of window */</span>
<a name="l06727"></a>06727 <span class="preprocessor">#else</span>
<a name="l06728"></a><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a3c048250b8cf124d983d293ee147b81d">06728</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a3c048250b8cf124d983d293ee147b81d">lead</a>                         : 12;
<a name="l06729"></a><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a224972caed84ef221bc8779d4509fd55">06729</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#a224972caed84ef221bc8779d4509fd55">lag</a>                          : 12;
<a name="l06730"></a><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#ac4fb72a0850d8d3fd40b69a674687b79">06730</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html#ac4fb72a0850d8d3fd40b69a674687b79">reserved_24_31</a>               : 8;
<a name="l06731"></a>06731 <span class="preprocessor">#endif</span>
<a name="l06732"></a>06732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html#ac65ce10c60c306f52b761b4e139c96fa">s</a>;
<a name="l06733"></a><a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html#a33663a5b46f3f105b67dc32d3f8b79cc">06733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__lead__lag_1_1cvmx__endor__rfif__tx__lead__lag__s.html">cvmx_endor_rfif_tx_lead_lag_s</a>  <a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html#a33663a5b46f3f105b67dc32d3f8b79cc">cnf71xx</a>;
<a name="l06734"></a>06734 };
<a name="l06735"></a><a class="code" href="cvmx-endor-defs_8h.html#a36b00ddb4dee7988a181f56b86146b77">06735</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html" title="cvmx_endor_rfif_tx_lead_lag">cvmx_endor_rfif_tx_lead_lag</a> <a class="code" href="unioncvmx__endor__rfif__tx__lead__lag.html" title="cvmx_endor_rfif_tx_lead_lag">cvmx_endor_rfif_tx_lead_lag_t</a>;
<a name="l06736"></a>06736 <span class="comment"></span>
<a name="l06737"></a>06737 <span class="comment">/**</span>
<a name="l06738"></a>06738 <span class="comment"> * cvmx_endor_rfif_tx_offset</span>
<a name="l06739"></a>06739 <span class="comment"> */</span>
<a name="l06740"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset.html">06740</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__offset.html" title="cvmx_endor_rfif_tx_offset">cvmx_endor_rfif_tx_offset</a> {
<a name="l06741"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset.html#ac0a0c87f1c2eda40624d3f9db9f44bd7">06741</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__offset.html#ac0a0c87f1c2eda40624d3f9db9f44bd7">u32</a>;
<a name="l06742"></a><a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html">06742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html">cvmx_endor_rfif_tx_offset_s</a> {
<a name="l06743"></a>06743 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06744"></a>06744 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#af3f94e2bb2e66a21d85656f300461801">reserved_20_31</a>               : 12;
<a name="l06745"></a>06745     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#aaa5e8a2e9dad881c1f4c436d6d36c2a5">offset</a>                       : 20; <span class="comment">/**&lt; Indicates the number of RF clock cycles after the</span>
<a name="l06746"></a>06746 <span class="comment">                                                         GPS/ETH 1PPS is received before the start of the RX</span>
<a name="l06747"></a>06747 <span class="comment">                                                         frame. See description Figure 44. */</span>
<a name="l06748"></a>06748 <span class="preprocessor">#else</span>
<a name="l06749"></a><a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#aaa5e8a2e9dad881c1f4c436d6d36c2a5">06749</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#aaa5e8a2e9dad881c1f4c436d6d36c2a5">offset</a>                       : 20;
<a name="l06750"></a><a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#af3f94e2bb2e66a21d85656f300461801">06750</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html#af3f94e2bb2e66a21d85656f300461801">reserved_20_31</a>               : 12;
<a name="l06751"></a>06751 <span class="preprocessor">#endif</span>
<a name="l06752"></a>06752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__offset.html#af2460fae826c2e22f2fa2fca6eaa32ef">s</a>;
<a name="l06753"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset.html#a391bb65dc6918422726995e49eea17e2">06753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__offset_1_1cvmx__endor__rfif__tx__offset__s.html">cvmx_endor_rfif_tx_offset_s</a>    <a class="code" href="unioncvmx__endor__rfif__tx__offset.html#a391bb65dc6918422726995e49eea17e2">cnf71xx</a>;
<a name="l06754"></a>06754 };
<a name="l06755"></a><a class="code" href="cvmx-endor-defs_8h.html#a9038b890e2c269513da3854ccc5c7dc1">06755</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__offset.html" title="cvmx_endor_rfif_tx_offset">cvmx_endor_rfif_tx_offset</a> <a class="code" href="unioncvmx__endor__rfif__tx__offset.html" title="cvmx_endor_rfif_tx_offset">cvmx_endor_rfif_tx_offset_t</a>;
<a name="l06756"></a>06756 <span class="comment"></span>
<a name="l06757"></a>06757 <span class="comment">/**</span>
<a name="l06758"></a>06758 <span class="comment"> * cvmx_endor_rfif_tx_offset_adj_scnt</span>
<a name="l06759"></a>06759 <span class="comment"> */</span>
<a name="l06760"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html">06760</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html" title="cvmx_endor_rfif_tx_offset_adj_scnt">cvmx_endor_rfif_tx_offset_adj_scnt</a> {
<a name="l06761"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html#ab75363b576045ef1cf4eac43320c045c">06761</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html#ab75363b576045ef1cf4eac43320c045c">u32</a>;
<a name="l06762"></a><a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html">06762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html">cvmx_endor_rfif_tx_offset_adj_scnt_s</a> {
<a name="l06763"></a>06763 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06764"></a>06764 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a770ae7242b490787c0a17559dd55d1f8">reserved_20_31</a>               : 12;
<a name="l06765"></a>06765     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a4cbf46174137cabdc937603dd12da941">cnt</a>                          : 20; <span class="comment">/**&lt; Indicates the TX sample count at which the 1PPS</span>
<a name="l06766"></a>06766 <span class="comment">                                                         incremental adjustments will be applied. */</span>
<a name="l06767"></a>06767 <span class="preprocessor">#else</span>
<a name="l06768"></a><a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a4cbf46174137cabdc937603dd12da941">06768</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a4cbf46174137cabdc937603dd12da941">cnt</a>                          : 20;
<a name="l06769"></a><a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a770ae7242b490787c0a17559dd55d1f8">06769</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html#a770ae7242b490787c0a17559dd55d1f8">reserved_20_31</a>               : 12;
<a name="l06770"></a>06770 <span class="preprocessor">#endif</span>
<a name="l06771"></a>06771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html#a0530fec0b372c37eef3ad89e807f1382">s</a>;
<a name="l06772"></a><a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html#af35f994738655126831382f1ed6e84dd">06772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__offset__adj__scnt_1_1cvmx__endor__rfif__tx__offset__adj__scnt__s.html">cvmx_endor_rfif_tx_offset_adj_scnt_s</a> <a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html#af35f994738655126831382f1ed6e84dd">cnf71xx</a>;
<a name="l06773"></a>06773 };
<a name="l06774"></a><a class="code" href="cvmx-endor-defs_8h.html#a00f20fc1c8f555b78b936f5eda260b2f">06774</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html" title="cvmx_endor_rfif_tx_offset_adj_scnt">cvmx_endor_rfif_tx_offset_adj_scnt</a> <a class="code" href="unioncvmx__endor__rfif__tx__offset__adj__scnt.html" title="cvmx_endor_rfif_tx_offset_adj_scnt">cvmx_endor_rfif_tx_offset_adj_scnt_t</a>;
<a name="l06775"></a>06775 <span class="comment"></span>
<a name="l06776"></a>06776 <span class="comment">/**</span>
<a name="l06777"></a>06777 <span class="comment"> * cvmx_endor_rfif_tx_status</span>
<a name="l06778"></a>06778 <span class="comment"> *</span>
<a name="l06779"></a>06779 <span class="comment"> * Notes:</span>
<a name="l06780"></a>06780 <span class="comment"> * In TDD Mode, bits 15:12 are DDR state machine status.</span>
<a name="l06781"></a>06781 <span class="comment"> *</span>
<a name="l06782"></a>06782 <span class="comment"> */</span>
<a name="l06783"></a><a class="code" href="unioncvmx__endor__rfif__tx__status.html">06783</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__status.html" title="cvmx_endor_rfif_tx_status">cvmx_endor_rfif_tx_status</a> {
<a name="l06784"></a><a class="code" href="unioncvmx__endor__rfif__tx__status.html#a28ee8b58b2ff2e96b2ae8a9f2ef5c129">06784</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__status.html#a28ee8b58b2ff2e96b2ae8a9f2ef5c129">u32</a>;
<a name="l06785"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html">06785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html">cvmx_endor_rfif_tx_status_s</a> {
<a name="l06786"></a>06786 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06787"></a>06787 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06670979fbae307cfdb8c9bf9207810f">reserved_23_31</a>               : 9;
<a name="l06788"></a>06788     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06cce1cd8ca6f71bace38e1353340811">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state) */</span>
<a name="l06789"></a>06789     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a8f9cf3f28922d2d9dab0d48f1cc1be16">sync_late</a>                    : 1;  <span class="comment">/**&lt; Sync late (Used for UE products). */</span>
<a name="l06790"></a>06790     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0af613fcf27a50773ed4e70312e35722">reserved_19_20</a>               : 2;
<a name="l06791"></a>06791     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a3f3a1619925113479e9bca0550ce001c">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Threshold Reached (RX/RX_div/TX) */</span>
<a name="l06792"></a>06792     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a07fac2bf3849accd8b92f6b9dc3e38e0">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow */</span>
<a name="l06793"></a>06793     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a2fa4c2bd3100de6736934a44af0a6349">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO underrun */</span>
<a name="l06794"></a>06794     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a5c99581d545b01e8add7af08203471cb">tx_sm</a>                        : 2;  <span class="comment">/**&lt; TX state machine status */</span>
<a name="l06795"></a>06795     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#aa77352b5a972f73d04ecb7644c8a1b5d">rx_sm</a>                        : 2;  <span class="comment">/**&lt; RX state machine status */</span>
<a name="l06796"></a>06796     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0686977c072f23723c708293b790b567">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; HAB request manager SM</span>
<a name="l06797"></a>06797 <span class="comment">                                                         - 0: idle</span>
<a name="l06798"></a>06798 <span class="comment">                                                         - 1: wait_cs</span>
<a name="l06799"></a>06799 <span class="comment">                                                         - 2: Term</span>
<a name="l06800"></a>06800 <span class="comment">                                                         - 3: rd_fifo(RX)/ write fifo(TX)</span>
<a name="l06801"></a>06801 <span class="comment">                                                         - 4: wait_th</span>
<a name="l06802"></a>06802 <span class="comment">                                                          Others: not used */</span>
<a name="l06803"></a>06803     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#afd4d7a46526c38227b91750ce10199cc">reserved_0_7</a>                 : 8;
<a name="l06804"></a>06804 <span class="preprocessor">#else</span>
<a name="l06805"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#afd4d7a46526c38227b91750ce10199cc">06805</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#afd4d7a46526c38227b91750ce10199cc">reserved_0_7</a>                 : 8;
<a name="l06806"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0686977c072f23723c708293b790b567">06806</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0686977c072f23723c708293b790b567">hab_req_sm</a>                   : 4;
<a name="l06807"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#aa77352b5a972f73d04ecb7644c8a1b5d">06807</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#aa77352b5a972f73d04ecb7644c8a1b5d">rx_sm</a>                        : 2;
<a name="l06808"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a5c99581d545b01e8add7af08203471cb">06808</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a5c99581d545b01e8add7af08203471cb">tx_sm</a>                        : 2;
<a name="l06809"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a2fa4c2bd3100de6736934a44af0a6349">06809</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a2fa4c2bd3100de6736934a44af0a6349">fifo_ur</a>                      : 1;
<a name="l06810"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a07fac2bf3849accd8b92f6b9dc3e38e0">06810</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a07fac2bf3849accd8b92f6b9dc3e38e0">fifo_of</a>                      : 1;
<a name="l06811"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a3f3a1619925113479e9bca0550ce001c">06811</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a3f3a1619925113479e9bca0550ce001c">thresh_rch</a>                   : 1;
<a name="l06812"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0af613fcf27a50773ed4e70312e35722">06812</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a0af613fcf27a50773ed4e70312e35722">reserved_19_20</a>               : 2;
<a name="l06813"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a8f9cf3f28922d2d9dab0d48f1cc1be16">06813</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a8f9cf3f28922d2d9dab0d48f1cc1be16">sync_late</a>                    : 1;
<a name="l06814"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06cce1cd8ca6f71bace38e1353340811">06814</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06cce1cd8ca6f71bace38e1353340811">rfic_ena</a>                     : 1;
<a name="l06815"></a><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06670979fbae307cfdb8c9bf9207810f">06815</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html#a06670979fbae307cfdb8c9bf9207810f">reserved_23_31</a>               : 9;
<a name="l06816"></a>06816 <span class="preprocessor">#endif</span>
<a name="l06817"></a>06817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__status.html#a8463a8e16535ae44a41b2cee77f46810">s</a>;
<a name="l06818"></a><a class="code" href="unioncvmx__endor__rfif__tx__status.html#ada4f9402797b49880381602340b88c96">06818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__status_1_1cvmx__endor__rfif__tx__status__s.html">cvmx_endor_rfif_tx_status_s</a>    <a class="code" href="unioncvmx__endor__rfif__tx__status.html#ada4f9402797b49880381602340b88c96">cnf71xx</a>;
<a name="l06819"></a>06819 };
<a name="l06820"></a><a class="code" href="cvmx-endor-defs_8h.html#ae9741bcfd60b6287cc50f742111a83c7">06820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__status.html" title="cvmx_endor_rfif_tx_status">cvmx_endor_rfif_tx_status</a> <a class="code" href="unioncvmx__endor__rfif__tx__status.html" title="cvmx_endor_rfif_tx_status">cvmx_endor_rfif_tx_status_t</a>;
<a name="l06821"></a>06821 <span class="comment"></span>
<a name="l06822"></a>06822 <span class="comment">/**</span>
<a name="l06823"></a>06823 <span class="comment"> * cvmx_endor_rfif_tx_th</span>
<a name="l06824"></a>06824 <span class="comment"> */</span>
<a name="l06825"></a><a class="code" href="unioncvmx__endor__rfif__tx__th.html">06825</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__th.html" title="cvmx_endor_rfif_tx_th">cvmx_endor_rfif_tx_th</a> {
<a name="l06826"></a><a class="code" href="unioncvmx__endor__rfif__tx__th.html#a9a9958f0ad3b92fe0d35fc9ccc10ef5d">06826</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__tx__th.html#a9a9958f0ad3b92fe0d35fc9ccc10ef5d">u32</a>;
<a name="l06827"></a><a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html">06827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html">cvmx_endor_rfif_tx_th_s</a> {
<a name="l06828"></a>06828 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06829"></a>06829 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a601125bc277ed6479a7cc652e5e92494">reserved_12_31</a>               : 20;
<a name="l06830"></a>06830     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a2486c25685e320754d64bd142d30a66e">thr</a>                          : 12; <span class="comment">/**&lt; FIFO level reached before granting a TX DMA request.</span>
<a name="l06831"></a>06831 <span class="comment">                                                         This TX FIFO fill level threshold can be used</span>
<a name="l06832"></a>06832 <span class="comment">                                                         in two ways:</span>
<a name="l06833"></a>06833 <span class="comment">                                                              1- When the FIFO fill level reaches the threshold,</span>
<a name="l06834"></a>06834 <span class="comment">                                                         there is enough data in the FIFO to start the data</span>
<a name="l06835"></a>06835 <span class="comment">                                                         transfer, so it grants a DMA transfer from the TX FIFO</span>
<a name="l06836"></a>06836 <span class="comment">                                                         to the HAB&apos;s memory.</span>
<a name="l06837"></a>06837 <span class="comment">                                                              2- It can also be used to generate an interrupt to</span>
<a name="l06838"></a>06838 <span class="comment">                                                         the DSP when the FIFO threshold is reached. */</span>
<a name="l06839"></a>06839 <span class="preprocessor">#else</span>
<a name="l06840"></a><a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a2486c25685e320754d64bd142d30a66e">06840</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a2486c25685e320754d64bd142d30a66e">thr</a>                          : 12;
<a name="l06841"></a><a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a601125bc277ed6479a7cc652e5e92494">06841</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html#a601125bc277ed6479a7cc652e5e92494">reserved_12_31</a>               : 20;
<a name="l06842"></a>06842 <span class="preprocessor">#endif</span>
<a name="l06843"></a>06843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__tx__th.html#a6fad4a7b34a1dd8f0de3c98260bfca7e">s</a>;
<a name="l06844"></a><a class="code" href="unioncvmx__endor__rfif__tx__th.html#aa596f127c3f649372317f6c4c79d71f4">06844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__tx__th_1_1cvmx__endor__rfif__tx__th__s.html">cvmx_endor_rfif_tx_th_s</a>        <a class="code" href="unioncvmx__endor__rfif__tx__th.html#aa596f127c3f649372317f6c4c79d71f4">cnf71xx</a>;
<a name="l06845"></a>06845 };
<a name="l06846"></a><a class="code" href="cvmx-endor-defs_8h.html#aa6ed22bfebfb4285d311da06584656b8">06846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__tx__th.html" title="cvmx_endor_rfif_tx_th">cvmx_endor_rfif_tx_th</a> <a class="code" href="unioncvmx__endor__rfif__tx__th.html" title="cvmx_endor_rfif_tx_th">cvmx_endor_rfif_tx_th_t</a>;
<a name="l06847"></a>06847 <span class="comment"></span>
<a name="l06848"></a>06848 <span class="comment">/**</span>
<a name="l06849"></a>06849 <span class="comment"> * cvmx_endor_rfif_win_en</span>
<a name="l06850"></a>06850 <span class="comment"> */</span>
<a name="l06851"></a><a class="code" href="unioncvmx__endor__rfif__win__en.html">06851</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__win__en.html" title="cvmx_endor_rfif_win_en">cvmx_endor_rfif_win_en</a> {
<a name="l06852"></a><a class="code" href="unioncvmx__endor__rfif__win__en.html#a9b9107021c9f037cb499a8510dd66764">06852</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__win__en.html#a9b9107021c9f037cb499a8510dd66764">u32</a>;
<a name="l06853"></a><a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html">06853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html">cvmx_endor_rfif_win_en_s</a> {
<a name="l06854"></a>06854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06855"></a>06855 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#ae6c6a9a78e08535ff1c38b46e403b8fe">reserved_4_31</a>                : 28;
<a name="l06856"></a>06856     uint32_t <a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#a02448e6e0f536b96477e4563ab9e831e">enable</a>                       : 4;  <span class="comment">/**&lt; Receive windows enable (all enabled by default)</span>
<a name="l06857"></a>06857 <span class="comment">                                                         Bit 0: 1 window 1 enabled, 0 window 1 disabled</span>
<a name="l06858"></a>06858 <span class="comment">                                                         - ...</span>
<a name="l06859"></a>06859 <span class="comment">                                                         Bit 3: 1 window 3 enabled, 0 window 3 disabled.</span>
<a name="l06860"></a>06860 <span class="comment">                                                         Bits 23-4: not used */</span>
<a name="l06861"></a>06861 <span class="preprocessor">#else</span>
<a name="l06862"></a><a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#a02448e6e0f536b96477e4563ab9e831e">06862</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#a02448e6e0f536b96477e4563ab9e831e">enable</a>                       : 4;
<a name="l06863"></a><a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#ae6c6a9a78e08535ff1c38b46e403b8fe">06863</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html#ae6c6a9a78e08535ff1c38b46e403b8fe">reserved_4_31</a>                : 28;
<a name="l06864"></a>06864 <span class="preprocessor">#endif</span>
<a name="l06865"></a>06865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__win__en.html#a1616ebbdaa361c5a2b5ec6188d630857">s</a>;
<a name="l06866"></a><a class="code" href="unioncvmx__endor__rfif__win__en.html#a43b2cb7311c6ca3f6ce49938d3f194f4">06866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__win__en_1_1cvmx__endor__rfif__win__en__s.html">cvmx_endor_rfif_win_en_s</a>       <a class="code" href="unioncvmx__endor__rfif__win__en.html#a43b2cb7311c6ca3f6ce49938d3f194f4">cnf71xx</a>;
<a name="l06867"></a>06867 };
<a name="l06868"></a><a class="code" href="cvmx-endor-defs_8h.html#a62b3357f771c6cd9335289bf6eca6772">06868</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__win__en.html" title="cvmx_endor_rfif_win_en">cvmx_endor_rfif_win_en</a> <a class="code" href="unioncvmx__endor__rfif__win__en.html" title="cvmx_endor_rfif_win_en">cvmx_endor_rfif_win_en_t</a>;
<a name="l06869"></a>06869 <span class="comment"></span>
<a name="l06870"></a>06870 <span class="comment">/**</span>
<a name="l06871"></a>06871 <span class="comment"> * cvmx_endor_rfif_win_upd_scnt</span>
<a name="l06872"></a>06872 <span class="comment"> */</span>
<a name="l06873"></a><a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html">06873</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html" title="cvmx_endor_rfif_win_upd_scnt">cvmx_endor_rfif_win_upd_scnt</a> {
<a name="l06874"></a><a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html#ac611d141f638490d8453fc7077c8f924">06874</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html#ac611d141f638490d8453fc7077c8f924">u32</a>;
<a name="l06875"></a><a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html">06875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html">cvmx_endor_rfif_win_upd_scnt_s</a> {
<a name="l06876"></a>06876 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06877"></a>06877 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#ac7532b7fae0b9d8bcbdbb888417071dd">reserved_20_31</a>               : 12;
<a name="l06878"></a>06878     uint32_t <a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#a2c742474de6f7e63c766a39d30f9cbb1">scnt</a>                         : 20; <span class="comment">/**&lt; Receive window update sample count. This is the count</span>
<a name="l06879"></a>06879 <span class="comment">                                                         at which the following registers newly programmed value</span>
<a name="l06880"></a>06880 <span class="comment">                                                         will take effect. RX_WIN_EN(3-0), RX_W_S (19-0),</span>
<a name="l06881"></a>06881 <span class="comment">                                                         RX_W_E(19-0), NUM_RX_WIN(3-0),  FRAME_L(19-0),</span>
<a name="l06882"></a>06882 <span class="comment">                                                         RX_LEAD_LAG(23-0) */</span>
<a name="l06883"></a>06883 <span class="preprocessor">#else</span>
<a name="l06884"></a><a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#a2c742474de6f7e63c766a39d30f9cbb1">06884</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#a2c742474de6f7e63c766a39d30f9cbb1">scnt</a>                         : 20;
<a name="l06885"></a><a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#ac7532b7fae0b9d8bcbdbb888417071dd">06885</a>     uint32_t <a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html#ac7532b7fae0b9d8bcbdbb888417071dd">reserved_20_31</a>               : 12;
<a name="l06886"></a>06886 <span class="preprocessor">#endif</span>
<a name="l06887"></a>06887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html#a3e30d33f9cb5f49352aef580e96cec22">s</a>;
<a name="l06888"></a><a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html#a22a75755c9d2b437ce3028e072a6b612">06888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__win__upd__scnt_1_1cvmx__endor__rfif__win__upd__scnt__s.html">cvmx_endor_rfif_win_upd_scnt_s</a> <a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html#a22a75755c9d2b437ce3028e072a6b612">cnf71xx</a>;
<a name="l06889"></a>06889 };
<a name="l06890"></a><a class="code" href="cvmx-endor-defs_8h.html#a33d9b1d73d439072ff6763fe6d34b723">06890</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html" title="cvmx_endor_rfif_win_upd_scnt">cvmx_endor_rfif_win_upd_scnt</a> <a class="code" href="unioncvmx__endor__rfif__win__upd__scnt.html" title="cvmx_endor_rfif_win_upd_scnt">cvmx_endor_rfif_win_upd_scnt_t</a>;
<a name="l06891"></a>06891 <span class="comment"></span>
<a name="l06892"></a>06892 <span class="comment">/**</span>
<a name="l06893"></a>06893 <span class="comment"> * cvmx_endor_rfif_wr_timer64_lsb</span>
<a name="l06894"></a>06894 <span class="comment"> */</span>
<a name="l06895"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html">06895</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html" title="cvmx_endor_rfif_wr_timer64_lsb">cvmx_endor_rfif_wr_timer64_lsb</a> {
<a name="l06896"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html#adff18c3b5b6582a9dd4c62c60f775451">06896</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html#adff18c3b5b6582a9dd4c62c60f775451">u32</a>;
<a name="l06897"></a><a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html">06897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html">cvmx_endor_rfif_wr_timer64_lsb_s</a> {
<a name="l06898"></a>06898 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06899"></a>06899 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html#a5cb2b2843baa5cc0c8ad71850121f282">val</a>                          : 32; <span class="comment">/**&lt; 64-bit timer initial value of the 32 LSB. */</span>
<a name="l06900"></a>06900 <span class="preprocessor">#else</span>
<a name="l06901"></a><a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html#a5cb2b2843baa5cc0c8ad71850121f282">06901</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html#a5cb2b2843baa5cc0c8ad71850121f282">val</a>                          : 32;
<a name="l06902"></a>06902 <span class="preprocessor">#endif</span>
<a name="l06903"></a>06903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html#aaefdd69ae3598af446cd9fe0289bd6ac">s</a>;
<a name="l06904"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html#a6ec9209db95df3dfad6f3a4e7d9650ca">06904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__wr__timer64__lsb_1_1cvmx__endor__rfif__wr__timer64__lsb__s.html">cvmx_endor_rfif_wr_timer64_lsb_s</a> <a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html#a6ec9209db95df3dfad6f3a4e7d9650ca">cnf71xx</a>;
<a name="l06905"></a>06905 };
<a name="l06906"></a><a class="code" href="cvmx-endor-defs_8h.html#a874824545b6b4dbb11842e306bce9007">06906</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html" title="cvmx_endor_rfif_wr_timer64_lsb">cvmx_endor_rfif_wr_timer64_lsb</a> <a class="code" href="unioncvmx__endor__rfif__wr__timer64__lsb.html" title="cvmx_endor_rfif_wr_timer64_lsb">cvmx_endor_rfif_wr_timer64_lsb_t</a>;
<a name="l06907"></a>06907 <span class="comment"></span>
<a name="l06908"></a>06908 <span class="comment">/**</span>
<a name="l06909"></a>06909 <span class="comment"> * cvmx_endor_rfif_wr_timer64_msb</span>
<a name="l06910"></a>06910 <span class="comment"> */</span>
<a name="l06911"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html">06911</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html" title="cvmx_endor_rfif_wr_timer64_msb">cvmx_endor_rfif_wr_timer64_msb</a> {
<a name="l06912"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html#a6681b22263fec8ae8b5787151e706e96">06912</a>     uint32_t <a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html#a6681b22263fec8ae8b5787151e706e96">u32</a>;
<a name="l06913"></a><a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html">06913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html">cvmx_endor_rfif_wr_timer64_msb_s</a> {
<a name="l06914"></a>06914 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06915"></a>06915 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html#a89258d5e815c92120403c5ecb0afe6dc">val</a>                          : 32; <span class="comment">/**&lt; 64-bit timer initial value of the 32 MSB. */</span>
<a name="l06916"></a>06916 <span class="preprocessor">#else</span>
<a name="l06917"></a><a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html#a89258d5e815c92120403c5ecb0afe6dc">06917</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html#a89258d5e815c92120403c5ecb0afe6dc">val</a>                          : 32;
<a name="l06918"></a>06918 <span class="preprocessor">#endif</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html#a977cce731db1f71e1ef709c0bca176b8">s</a>;
<a name="l06920"></a><a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html#a696c7eafbc2a594dd3d8a7150675b2a0">06920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rfif__wr__timer64__msb_1_1cvmx__endor__rfif__wr__timer64__msb__s.html">cvmx_endor_rfif_wr_timer64_msb_s</a> <a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html#a696c7eafbc2a594dd3d8a7150675b2a0">cnf71xx</a>;
<a name="l06921"></a>06921 };
<a name="l06922"></a><a class="code" href="cvmx-endor-defs_8h.html#af470961cfce9655806278c67d40dcf53">06922</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html" title="cvmx_endor_rfif_wr_timer64_msb">cvmx_endor_rfif_wr_timer64_msb</a> <a class="code" href="unioncvmx__endor__rfif__wr__timer64__msb.html" title="cvmx_endor_rfif_wr_timer64_msb">cvmx_endor_rfif_wr_timer64_msb_t</a>;
<a name="l06923"></a>06923 <span class="comment"></span>
<a name="l06924"></a>06924 <span class="comment">/**</span>
<a name="l06925"></a>06925 <span class="comment"> * cvmx_endor_rstclk_clkenb0_clr</span>
<a name="l06926"></a>06926 <span class="comment"> */</span>
<a name="l06927"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html">06927</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html" title="cvmx_endor_rstclk_clkenb0_clr">cvmx_endor_rstclk_clkenb0_clr</a> {
<a name="l06928"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html#a591f8fc812081f36dae8e0666687e6da">06928</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html#a591f8fc812081f36dae8e0666687e6da">u32</a>;
<a name="l06929"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html">06929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html">cvmx_endor_rstclk_clkenb0_clr_s</a> {
<a name="l06930"></a>06930 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06931"></a>06931 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a7c7aa299ba7792d716b8834f54ed588b">reserved_13_31</a>               : 19;
<a name="l06932"></a>06932     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a6fdc2d623206ffb5725bb155347b1d61">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06933"></a>06933     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b00509b2754769eaf6bf2d54febca71">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06934"></a>06934     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b38dafdf06ccb9fc1e61336777595ca">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06935"></a>06935     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a72b2cf4981fb3bc1f5ace046e48f7629">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06936"></a>06936     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a52714abbf3a909301daef20430b6a9bd">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06937"></a>06937     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a848fb34467f806bc309c674a0cc8335a">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06938"></a>06938     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a0c198d54db9d852398cdbb1d7a5c592e">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06939"></a>06939     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a06fbd105c5b4dbf313bc12aca61b0e72">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06940"></a>06940     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2dc8a93637b1bea813d5a77637957815">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06941"></a>06941     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aff553ce4cbfa8f862b0fbdc6dca7c77c">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06942"></a>06942     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a46dc2af32d66c42aa20fda663422620f">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06943"></a>06943     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aad58cd08fe76ebceacc928a57e607ce8">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06944"></a>06944     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a65c438da7885626a79f1f4721d019183">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06945"></a>06945 <span class="preprocessor">#else</span>
<a name="l06946"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a65c438da7885626a79f1f4721d019183">06946</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a65c438da7885626a79f1f4721d019183">ulfe</a>                         : 1;
<a name="l06947"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aad58cd08fe76ebceacc928a57e607ce8">06947</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aad58cd08fe76ebceacc928a57e607ce8">rachfe</a>                       : 1;
<a name="l06948"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a46dc2af32d66c42aa20fda663422620f">06948</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a46dc2af32d66c42aa20fda663422620f">rx0seq</a>                       : 1;
<a name="l06949"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aff553ce4cbfa8f862b0fbdc6dca7c77c">06949</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#aff553ce4cbfa8f862b0fbdc6dca7c77c">dftdmap</a>                      : 1;
<a name="l06950"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2dc8a93637b1bea813d5a77637957815">06950</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2dc8a93637b1bea813d5a77637957815">rx1seq</a>                       : 1;
<a name="l06951"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a06fbd105c5b4dbf313bc12aca61b0e72">06951</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a06fbd105c5b4dbf313bc12aca61b0e72">turbophy</a>                     : 1;
<a name="l06952"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a0c198d54db9d852398cdbb1d7a5c592e">06952</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a0c198d54db9d852398cdbb1d7a5c592e">turbodsp</a>                     : 1;
<a name="l06953"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a848fb34467f806bc309c674a0cc8335a">06953</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a848fb34467f806bc309c674a0cc8335a">vdec</a>                         : 1;
<a name="l06954"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a52714abbf3a909301daef20430b6a9bd">06954</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a52714abbf3a909301daef20430b6a9bd">lteenc</a>                       : 1;
<a name="l06955"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a72b2cf4981fb3bc1f5ace046e48f7629">06955</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a72b2cf4981fb3bc1f5ace046e48f7629">ifftpapr</a>                     : 1;
<a name="l06956"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b38dafdf06ccb9fc1e61336777595ca">06956</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b38dafdf06ccb9fc1e61336777595ca">v3genc</a>                       : 1;
<a name="l06957"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b00509b2754769eaf6bf2d54febca71">06957</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a2b00509b2754769eaf6bf2d54febca71">txseq</a>                        : 1;
<a name="l06958"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a6fdc2d623206ffb5725bb155347b1d61">06958</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a6fdc2d623206ffb5725bb155347b1d61">axidma</a>                       : 1;
<a name="l06959"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a7c7aa299ba7792d716b8834f54ed588b">06959</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html#a7c7aa299ba7792d716b8834f54ed588b">reserved_13_31</a>               : 19;
<a name="l06960"></a>06960 <span class="preprocessor">#endif</span>
<a name="l06961"></a>06961 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html#a406e88b52295dbe74c0c731d0133b333">s</a>;
<a name="l06962"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html#accf7349205f9dea80696424bb78ed11a">06962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__clr_1_1cvmx__endor__rstclk__clkenb0__clr__s.html">cvmx_endor_rstclk_clkenb0_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html#accf7349205f9dea80696424bb78ed11a">cnf71xx</a>;
<a name="l06963"></a>06963 };
<a name="l06964"></a><a class="code" href="cvmx-endor-defs_8h.html#afbe19e8310af4e6d2e4e90d20f13782f">06964</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html" title="cvmx_endor_rstclk_clkenb0_clr">cvmx_endor_rstclk_clkenb0_clr</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__clr.html" title="cvmx_endor_rstclk_clkenb0_clr">cvmx_endor_rstclk_clkenb0_clr_t</a>;
<a name="l06965"></a>06965 <span class="comment"></span>
<a name="l06966"></a>06966 <span class="comment">/**</span>
<a name="l06967"></a>06967 <span class="comment"> * cvmx_endor_rstclk_clkenb0_set</span>
<a name="l06968"></a>06968 <span class="comment"> */</span>
<a name="l06969"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html">06969</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html" title="cvmx_endor_rstclk_clkenb0_set">cvmx_endor_rstclk_clkenb0_set</a> {
<a name="l06970"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html#abdd33c053b494579d4918fc15a694fc9">06970</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html#abdd33c053b494579d4918fc15a694fc9">u32</a>;
<a name="l06971"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html">06971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html">cvmx_endor_rstclk_clkenb0_set_s</a> {
<a name="l06972"></a>06972 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06973"></a>06973 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad46b8ae8db3e6f18de850748e11e5c30">reserved_13_31</a>               : 19;
<a name="l06974"></a>06974     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a49f78df292dcfe3e91dea51ec58e61a0">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06975"></a>06975     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a90fb22935100fab33acf766b884415cd">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06976"></a>06976     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a92c7e38c1cbff85982fd6c164fa9c85c">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06977"></a>06977     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a80c4d363a3461297b62f36811b95b50a">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06978"></a>06978     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#aa15af6ae6846bd23b381a547a69ef181">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06979"></a>06979     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a3a969bbe59fd0c4d3dd89a1e4a936fe8">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06980"></a>06980     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a719db8cfc505a23e03569d16da1fb640">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06981"></a>06981     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a07d3fb17c8f4e13d1e73f7a362db2498">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06982"></a>06982     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a0318e03e80a67955b5b9cb0ea0c56c40">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06983"></a>06983     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad3b5383b9720b54a8472bebb45669fe8">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06984"></a>06984     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#abe1a9794543ad7dc1be60b386b1bbcea">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06985"></a>06985     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a8df807055e10ac1de9ec977377a73c9d">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06986"></a>06986     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#af4e47d4501c8e110733cef364335e41b">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l06987"></a>06987 <span class="preprocessor">#else</span>
<a name="l06988"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#af4e47d4501c8e110733cef364335e41b">06988</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#af4e47d4501c8e110733cef364335e41b">ulfe</a>                         : 1;
<a name="l06989"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a8df807055e10ac1de9ec977377a73c9d">06989</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a8df807055e10ac1de9ec977377a73c9d">rachfe</a>                       : 1;
<a name="l06990"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#abe1a9794543ad7dc1be60b386b1bbcea">06990</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#abe1a9794543ad7dc1be60b386b1bbcea">rx0seq</a>                       : 1;
<a name="l06991"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad3b5383b9720b54a8472bebb45669fe8">06991</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad3b5383b9720b54a8472bebb45669fe8">dftdmap</a>                      : 1;
<a name="l06992"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a0318e03e80a67955b5b9cb0ea0c56c40">06992</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a0318e03e80a67955b5b9cb0ea0c56c40">rx1seq</a>                       : 1;
<a name="l06993"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a07d3fb17c8f4e13d1e73f7a362db2498">06993</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a07d3fb17c8f4e13d1e73f7a362db2498">turbophy</a>                     : 1;
<a name="l06994"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a719db8cfc505a23e03569d16da1fb640">06994</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a719db8cfc505a23e03569d16da1fb640">turbodsp</a>                     : 1;
<a name="l06995"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a3a969bbe59fd0c4d3dd89a1e4a936fe8">06995</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a3a969bbe59fd0c4d3dd89a1e4a936fe8">vdec</a>                         : 1;
<a name="l06996"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#aa15af6ae6846bd23b381a547a69ef181">06996</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#aa15af6ae6846bd23b381a547a69ef181">lteenc</a>                       : 1;
<a name="l06997"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a80c4d363a3461297b62f36811b95b50a">06997</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a80c4d363a3461297b62f36811b95b50a">ifftpapr</a>                     : 1;
<a name="l06998"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a92c7e38c1cbff85982fd6c164fa9c85c">06998</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a92c7e38c1cbff85982fd6c164fa9c85c">v3genc</a>                       : 1;
<a name="l06999"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a90fb22935100fab33acf766b884415cd">06999</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a90fb22935100fab33acf766b884415cd">txseq</a>                        : 1;
<a name="l07000"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a49f78df292dcfe3e91dea51ec58e61a0">07000</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#a49f78df292dcfe3e91dea51ec58e61a0">axidma</a>                       : 1;
<a name="l07001"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad46b8ae8db3e6f18de850748e11e5c30">07001</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html#ad46b8ae8db3e6f18de850748e11e5c30">reserved_13_31</a>               : 19;
<a name="l07002"></a>07002 <span class="preprocessor">#endif</span>
<a name="l07003"></a>07003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html#a49ca05fbe2119a5152b3ed66195ff7d5">s</a>;
<a name="l07004"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html#afb81760360851554094b33acccfa30b7">07004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__set_1_1cvmx__endor__rstclk__clkenb0__set__s.html">cvmx_endor_rstclk_clkenb0_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html#afb81760360851554094b33acccfa30b7">cnf71xx</a>;
<a name="l07005"></a>07005 };
<a name="l07006"></a><a class="code" href="cvmx-endor-defs_8h.html#ad039e10a8f3d15d3c52539b6828d71a0">07006</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html" title="cvmx_endor_rstclk_clkenb0_set">cvmx_endor_rstclk_clkenb0_set</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__set.html" title="cvmx_endor_rstclk_clkenb0_set">cvmx_endor_rstclk_clkenb0_set_t</a>;
<a name="l07007"></a>07007 <span class="comment"></span>
<a name="l07008"></a>07008 <span class="comment">/**</span>
<a name="l07009"></a>07009 <span class="comment"> * cvmx_endor_rstclk_clkenb0_state</span>
<a name="l07010"></a>07010 <span class="comment"> */</span>
<a name="l07011"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html">07011</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html" title="cvmx_endor_rstclk_clkenb0_state">cvmx_endor_rstclk_clkenb0_state</a> {
<a name="l07012"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html#a48efe2b407ebf796446ed364a66f8976">07012</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html#a48efe2b407ebf796446ed364a66f8976">u32</a>;
<a name="l07013"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html">07013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html">cvmx_endor_rstclk_clkenb0_state_s</a> {
<a name="l07014"></a>07014 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07015"></a>07015 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a2603e95760c831a7014125cdeed048db">reserved_13_31</a>               : 19;
<a name="l07016"></a>07016     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a82703f6f85844eec6b96ddde041c4a89">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07017"></a>07017     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a86b1e319a55edde990207f6c176a999b">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07018"></a>07018     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#adf05231df17f336e3adb011bcd0dc6b2">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07019"></a>07019     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#abd0c27fb79673e60201a60989b0c16d6">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07020"></a>07020     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a8773a50468a062f6e5ec596401f2d614">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07021"></a>07021     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5258a465d439c1aaa085f6583a85ba0d">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07022"></a>07022     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#ac0a43c6e01e9535f0d6c8a1e8ae3c377">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07023"></a>07023     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a530a365f320d0e21ba7c87be06b693f3">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07024"></a>07024     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a20e73ca9aeb22e5a00456bc6e57bb442">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07025"></a>07025     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a02a5d23f25f79233616721226e6fa88c">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07026"></a>07026     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5a82d31497bf82a22dc66d283604ed06">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07027"></a>07027     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#acb960119ceca9f03f721801b87308a55">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07028"></a>07028     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#af0513f5ca97e22306f43ae0f2f3043a6">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07029"></a>07029 <span class="preprocessor">#else</span>
<a name="l07030"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#af0513f5ca97e22306f43ae0f2f3043a6">07030</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#af0513f5ca97e22306f43ae0f2f3043a6">ulfe</a>                         : 1;
<a name="l07031"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#acb960119ceca9f03f721801b87308a55">07031</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#acb960119ceca9f03f721801b87308a55">rachfe</a>                       : 1;
<a name="l07032"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5a82d31497bf82a22dc66d283604ed06">07032</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5a82d31497bf82a22dc66d283604ed06">rx0seq</a>                       : 1;
<a name="l07033"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a02a5d23f25f79233616721226e6fa88c">07033</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a02a5d23f25f79233616721226e6fa88c">dftdmap</a>                      : 1;
<a name="l07034"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a20e73ca9aeb22e5a00456bc6e57bb442">07034</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a20e73ca9aeb22e5a00456bc6e57bb442">rx1seq</a>                       : 1;
<a name="l07035"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a530a365f320d0e21ba7c87be06b693f3">07035</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a530a365f320d0e21ba7c87be06b693f3">turbophy</a>                     : 1;
<a name="l07036"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#ac0a43c6e01e9535f0d6c8a1e8ae3c377">07036</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#ac0a43c6e01e9535f0d6c8a1e8ae3c377">turbodsp</a>                     : 1;
<a name="l07037"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5258a465d439c1aaa085f6583a85ba0d">07037</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a5258a465d439c1aaa085f6583a85ba0d">vdec</a>                         : 1;
<a name="l07038"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a8773a50468a062f6e5ec596401f2d614">07038</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a8773a50468a062f6e5ec596401f2d614">lteenc</a>                       : 1;
<a name="l07039"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#abd0c27fb79673e60201a60989b0c16d6">07039</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#abd0c27fb79673e60201a60989b0c16d6">ifftpapr</a>                     : 1;
<a name="l07040"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#adf05231df17f336e3adb011bcd0dc6b2">07040</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#adf05231df17f336e3adb011bcd0dc6b2">v3genc</a>                       : 1;
<a name="l07041"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a86b1e319a55edde990207f6c176a999b">07041</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a86b1e319a55edde990207f6c176a999b">txseq</a>                        : 1;
<a name="l07042"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a82703f6f85844eec6b96ddde041c4a89">07042</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a82703f6f85844eec6b96ddde041c4a89">axidma</a>                       : 1;
<a name="l07043"></a><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a2603e95760c831a7014125cdeed048db">07043</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html#a2603e95760c831a7014125cdeed048db">reserved_13_31</a>               : 19;
<a name="l07044"></a>07044 <span class="preprocessor">#endif</span>
<a name="l07045"></a>07045 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html#a6f5068673c82ee442afda72ea56f66d5">s</a>;
<a name="l07046"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html#a62aa3a5f5893afb5bb79f666ef46264b">07046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb0__state_1_1cvmx__endor__rstclk__clkenb0__state__s.html">cvmx_endor_rstclk_clkenb0_state_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html#a62aa3a5f5893afb5bb79f666ef46264b">cnf71xx</a>;
<a name="l07047"></a>07047 };
<a name="l07048"></a><a class="code" href="cvmx-endor-defs_8h.html#a7e0c46b9cfbea7029757ed9b520d5c0c">07048</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html" title="cvmx_endor_rstclk_clkenb0_state">cvmx_endor_rstclk_clkenb0_state</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb0__state.html" title="cvmx_endor_rstclk_clkenb0_state">cvmx_endor_rstclk_clkenb0_state_t</a>;
<a name="l07049"></a>07049 <span class="comment"></span>
<a name="l07050"></a>07050 <span class="comment">/**</span>
<a name="l07051"></a>07051 <span class="comment"> * cvmx_endor_rstclk_clkenb1_clr</span>
<a name="l07052"></a>07052 <span class="comment"> */</span>
<a name="l07053"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html">07053</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html" title="cvmx_endor_rstclk_clkenb1_clr">cvmx_endor_rstclk_clkenb1_clr</a> {
<a name="l07054"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html#a97c1581e4a5f72b71b43282149c3c7d6">07054</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html#a97c1581e4a5f72b71b43282149c3c7d6">u32</a>;
<a name="l07055"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html">07055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html">cvmx_endor_rstclk_clkenb1_clr_s</a> {
<a name="l07056"></a>07056 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07057"></a>07057 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#adf8945c9f7cab0405873780ac9844f2b">reserved_7_31</a>                : 25;
<a name="l07058"></a>07058     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abe6b5078ab9714e4e0f4be0a3a9f4adc">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07059"></a>07059     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a046c97b7f94668b460a5957f25ea9f24">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07060"></a>07060     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abb18c745d777b08f8ac1778dc3379c38">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07061"></a>07061     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a582511ad88101f2acf97bf977b644792">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07062"></a>07062     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#aa1c38773ca9bdabe1ad3418cc6cf00d0">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07063"></a>07063     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#ab7d10448fdeb58258c0a9e96c440f403">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07064"></a>07064     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a9b111ce6e83ca97a29da7a7a94e95660">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07065"></a>07065 <span class="preprocessor">#else</span>
<a name="l07066"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a9b111ce6e83ca97a29da7a7a94e95660">07066</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a9b111ce6e83ca97a29da7a7a94e95660">rfif_rf</a>                      : 1;
<a name="l07067"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#ab7d10448fdeb58258c0a9e96c440f403">07067</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#ab7d10448fdeb58258c0a9e96c440f403">rfif_hab</a>                     : 1;
<a name="l07068"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#aa1c38773ca9bdabe1ad3418cc6cf00d0">07068</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#aa1c38773ca9bdabe1ad3418cc6cf00d0">rfspi</a>                        : 1;
<a name="l07069"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a582511ad88101f2acf97bf977b644792">07069</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a582511ad88101f2acf97bf977b644792">tile1dsp</a>                     : 1;
<a name="l07070"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abb18c745d777b08f8ac1778dc3379c38">07070</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abb18c745d777b08f8ac1778dc3379c38">tile2dsp</a>                     : 1;
<a name="l07071"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a046c97b7f94668b460a5957f25ea9f24">07071</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#a046c97b7f94668b460a5957f25ea9f24">tile3dsp</a>                     : 1;
<a name="l07072"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abe6b5078ab9714e4e0f4be0a3a9f4adc">07072</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#abe6b5078ab9714e4e0f4be0a3a9f4adc">token</a>                        : 1;
<a name="l07073"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#adf8945c9f7cab0405873780ac9844f2b">07073</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html#adf8945c9f7cab0405873780ac9844f2b">reserved_7_31</a>                : 25;
<a name="l07074"></a>07074 <span class="preprocessor">#endif</span>
<a name="l07075"></a>07075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html#a9f7441f83ea08692da44944367f46001">s</a>;
<a name="l07076"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html#a0d436a8fec36bac90c29c3dd410dc4dc">07076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__clr_1_1cvmx__endor__rstclk__clkenb1__clr__s.html">cvmx_endor_rstclk_clkenb1_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html#a0d436a8fec36bac90c29c3dd410dc4dc">cnf71xx</a>;
<a name="l07077"></a>07077 };
<a name="l07078"></a><a class="code" href="cvmx-endor-defs_8h.html#a2167ecf5208dd852f8ba75d89465cad4">07078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html" title="cvmx_endor_rstclk_clkenb1_clr">cvmx_endor_rstclk_clkenb1_clr</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__clr.html" title="cvmx_endor_rstclk_clkenb1_clr">cvmx_endor_rstclk_clkenb1_clr_t</a>;
<a name="l07079"></a>07079 <span class="comment"></span>
<a name="l07080"></a>07080 <span class="comment">/**</span>
<a name="l07081"></a>07081 <span class="comment"> * cvmx_endor_rstclk_clkenb1_set</span>
<a name="l07082"></a>07082 <span class="comment"> */</span>
<a name="l07083"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html">07083</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html" title="cvmx_endor_rstclk_clkenb1_set">cvmx_endor_rstclk_clkenb1_set</a> {
<a name="l07084"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html#a938bb81e5faa25367dab18abc4452b8a">07084</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html#a938bb81e5faa25367dab18abc4452b8a">u32</a>;
<a name="l07085"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html">07085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html">cvmx_endor_rstclk_clkenb1_set_s</a> {
<a name="l07086"></a>07086 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07087"></a>07087 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a5758918e85c4c8f53d56451ef9e6cb2a">reserved_7_31</a>                : 25;
<a name="l07088"></a>07088     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#aa3e0c1533801b5113dad85ac21cff31b">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07089"></a>07089     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a943be7b58f5d4e454c1a0df495d28305">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07090"></a>07090     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#af1bca4a2eebe77854cecaeae362b14c1">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07091"></a>07091     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#acfc29e024c32e7d601967b682770ef35">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07092"></a>07092     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a8b5667cac339984b63afd01d9f2822ab">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07093"></a>07093     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a6fbd5f3e87fcb5df328c530180137548">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07094"></a>07094     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a592ee69b0808308b6a88d53ee83d2c34">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07095"></a>07095 <span class="preprocessor">#else</span>
<a name="l07096"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a592ee69b0808308b6a88d53ee83d2c34">07096</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a592ee69b0808308b6a88d53ee83d2c34">rfif_rf</a>                      : 1;
<a name="l07097"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a6fbd5f3e87fcb5df328c530180137548">07097</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a6fbd5f3e87fcb5df328c530180137548">rfif_hab</a>                     : 1;
<a name="l07098"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a8b5667cac339984b63afd01d9f2822ab">07098</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a8b5667cac339984b63afd01d9f2822ab">rfspi</a>                        : 1;
<a name="l07099"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#acfc29e024c32e7d601967b682770ef35">07099</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#acfc29e024c32e7d601967b682770ef35">tile1dsp</a>                     : 1;
<a name="l07100"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#af1bca4a2eebe77854cecaeae362b14c1">07100</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#af1bca4a2eebe77854cecaeae362b14c1">tile2dsp</a>                     : 1;
<a name="l07101"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a943be7b58f5d4e454c1a0df495d28305">07101</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a943be7b58f5d4e454c1a0df495d28305">tile3dsp</a>                     : 1;
<a name="l07102"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#aa3e0c1533801b5113dad85ac21cff31b">07102</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#aa3e0c1533801b5113dad85ac21cff31b">token</a>                        : 1;
<a name="l07103"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a5758918e85c4c8f53d56451ef9e6cb2a">07103</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html#a5758918e85c4c8f53d56451ef9e6cb2a">reserved_7_31</a>                : 25;
<a name="l07104"></a>07104 <span class="preprocessor">#endif</span>
<a name="l07105"></a>07105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html#a4ce5be1228ed68a5ebff217ea5655da8">s</a>;
<a name="l07106"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html#aec8f9d51a1844841926187115e9b60a4">07106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__set_1_1cvmx__endor__rstclk__clkenb1__set__s.html">cvmx_endor_rstclk_clkenb1_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html#aec8f9d51a1844841926187115e9b60a4">cnf71xx</a>;
<a name="l07107"></a>07107 };
<a name="l07108"></a><a class="code" href="cvmx-endor-defs_8h.html#a375e5541971f67c20bff7774666bbf90">07108</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html" title="cvmx_endor_rstclk_clkenb1_set">cvmx_endor_rstclk_clkenb1_set</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__set.html" title="cvmx_endor_rstclk_clkenb1_set">cvmx_endor_rstclk_clkenb1_set_t</a>;
<a name="l07109"></a>07109 <span class="comment"></span>
<a name="l07110"></a>07110 <span class="comment">/**</span>
<a name="l07111"></a>07111 <span class="comment"> * cvmx_endor_rstclk_clkenb1_state</span>
<a name="l07112"></a>07112 <span class="comment"> */</span>
<a name="l07113"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html">07113</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html" title="cvmx_endor_rstclk_clkenb1_state">cvmx_endor_rstclk_clkenb1_state</a> {
<a name="l07114"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html#a4eabc6454e7a791103657fd9aa2818dc">07114</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html#a4eabc6454e7a791103657fd9aa2818dc">u32</a>;
<a name="l07115"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html">07115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html">cvmx_endor_rstclk_clkenb1_state_s</a> {
<a name="l07116"></a>07116 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07117"></a>07117 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aca56d172a895082c5fa7db1cb1e8cfb8">reserved_7_31</a>                : 25;
<a name="l07118"></a>07118     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#acec1dca94c060402d2368eb4ad933393">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07119"></a>07119     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ade997e78dfbc77411800f9b7a5e4a165">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07120"></a>07120     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ab8169e247483980b020eae818b92ecff">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07121"></a>07121     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aa93030243d3ea526af6f919c6bd3f2a5">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07122"></a>07122     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a70b7cddbdaa9c2647546433ebdc91ed9">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07123"></a>07123     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a13b1ad4e136a33c2ffb148f3a1586d32">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07124"></a>07124     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a9516fa4d07b6c8a249aeadc58bb0a21e">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07125"></a>07125 <span class="preprocessor">#else</span>
<a name="l07126"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a9516fa4d07b6c8a249aeadc58bb0a21e">07126</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a9516fa4d07b6c8a249aeadc58bb0a21e">rfif_rf</a>                      : 1;
<a name="l07127"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a13b1ad4e136a33c2ffb148f3a1586d32">07127</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a13b1ad4e136a33c2ffb148f3a1586d32">rfif_hab</a>                     : 1;
<a name="l07128"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a70b7cddbdaa9c2647546433ebdc91ed9">07128</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#a70b7cddbdaa9c2647546433ebdc91ed9">rfspi</a>                        : 1;
<a name="l07129"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aa93030243d3ea526af6f919c6bd3f2a5">07129</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aa93030243d3ea526af6f919c6bd3f2a5">tile1dsp</a>                     : 1;
<a name="l07130"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ab8169e247483980b020eae818b92ecff">07130</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ab8169e247483980b020eae818b92ecff">tile2dsp</a>                     : 1;
<a name="l07131"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ade997e78dfbc77411800f9b7a5e4a165">07131</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#ade997e78dfbc77411800f9b7a5e4a165">tile3dsp</a>                     : 1;
<a name="l07132"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#acec1dca94c060402d2368eb4ad933393">07132</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#acec1dca94c060402d2368eb4ad933393">token</a>                        : 1;
<a name="l07133"></a><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aca56d172a895082c5fa7db1cb1e8cfb8">07133</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html#aca56d172a895082c5fa7db1cb1e8cfb8">reserved_7_31</a>                : 25;
<a name="l07134"></a>07134 <span class="preprocessor">#endif</span>
<a name="l07135"></a>07135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html#ab743398424c1f312c92854aa09bacdf8">s</a>;
<a name="l07136"></a><a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html#a4208afd8b8117a6bd9acf6570d2bc310">07136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__clkenb1__state_1_1cvmx__endor__rstclk__clkenb1__state__s.html">cvmx_endor_rstclk_clkenb1_state_s</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html#a4208afd8b8117a6bd9acf6570d2bc310">cnf71xx</a>;
<a name="l07137"></a>07137 };
<a name="l07138"></a><a class="code" href="cvmx-endor-defs_8h.html#a41c51d216400d19d4247e7b47b34feb0">07138</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html" title="cvmx_endor_rstclk_clkenb1_state">cvmx_endor_rstclk_clkenb1_state</a> <a class="code" href="unioncvmx__endor__rstclk__clkenb1__state.html" title="cvmx_endor_rstclk_clkenb1_state">cvmx_endor_rstclk_clkenb1_state_t</a>;
<a name="l07139"></a>07139 <span class="comment"></span>
<a name="l07140"></a>07140 <span class="comment">/**</span>
<a name="l07141"></a>07141 <span class="comment"> * cvmx_endor_rstclk_dspstall_clr</span>
<a name="l07142"></a>07142 <span class="comment"> */</span>
<a name="l07143"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html">07143</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html" title="cvmx_endor_rstclk_dspstall_clr">cvmx_endor_rstclk_dspstall_clr</a> {
<a name="l07144"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html#ae1767bccecb4b1519aef10eeb6583c09">07144</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html#ae1767bccecb4b1519aef10eeb6583c09">u32</a>;
<a name="l07145"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html">07145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html">cvmx_endor_rstclk_dspstall_clr_s</a> {
<a name="l07146"></a>07146 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07147"></a>07147 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a020240e38ff17424986fbf7e27b88d32">reserved_6_31</a>                : 26;
<a name="l07148"></a>07148     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a5bb3ceb99b6b7cf7ae3173288e384f92">txdsp1</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07149"></a>07149     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a25aa8cbe726c1f0888ed50146127b2f4">txdsp0</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07150"></a>07150     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a711a8a513c150a810c1e41686c7c6cc1">rx1dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07151"></a>07151     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#ac8aa1b495a6aa823f3df7a79173c8d22">rx1dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07152"></a>07152     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#aba3448d364c6b107f5572cdfcb63fb27">rx0dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07153"></a>07153     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a264856433c407448d45015c8277e3713">rx0dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07154"></a>07154 <span class="preprocessor">#else</span>
<a name="l07155"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a264856433c407448d45015c8277e3713">07155</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a264856433c407448d45015c8277e3713">rx0dsp0</a>                      : 1;
<a name="l07156"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#aba3448d364c6b107f5572cdfcb63fb27">07156</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#aba3448d364c6b107f5572cdfcb63fb27">rx0dsp1</a>                      : 1;
<a name="l07157"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#ac8aa1b495a6aa823f3df7a79173c8d22">07157</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#ac8aa1b495a6aa823f3df7a79173c8d22">rx1dsp0</a>                      : 1;
<a name="l07158"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a711a8a513c150a810c1e41686c7c6cc1">07158</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a711a8a513c150a810c1e41686c7c6cc1">rx1dsp1</a>                      : 1;
<a name="l07159"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a25aa8cbe726c1f0888ed50146127b2f4">07159</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a25aa8cbe726c1f0888ed50146127b2f4">txdsp0</a>                       : 1;
<a name="l07160"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a5bb3ceb99b6b7cf7ae3173288e384f92">07160</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a5bb3ceb99b6b7cf7ae3173288e384f92">txdsp1</a>                       : 1;
<a name="l07161"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a020240e38ff17424986fbf7e27b88d32">07161</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html#a020240e38ff17424986fbf7e27b88d32">reserved_6_31</a>                : 26;
<a name="l07162"></a>07162 <span class="preprocessor">#endif</span>
<a name="l07163"></a>07163 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html#a0d1a67430742cb0b443e81ad3e00a968">s</a>;
<a name="l07164"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html#ae970399cab1dfc286407f21a6710a155">07164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__clr_1_1cvmx__endor__rstclk__dspstall__clr__s.html">cvmx_endor_rstclk_dspstall_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html#ae970399cab1dfc286407f21a6710a155">cnf71xx</a>;
<a name="l07165"></a>07165 };
<a name="l07166"></a><a class="code" href="cvmx-endor-defs_8h.html#aa1b5af62915d07085f8ce07c77a17822">07166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html" title="cvmx_endor_rstclk_dspstall_clr">cvmx_endor_rstclk_dspstall_clr</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__clr.html" title="cvmx_endor_rstclk_dspstall_clr">cvmx_endor_rstclk_dspstall_clr_t</a>;
<a name="l07167"></a>07167 <span class="comment"></span>
<a name="l07168"></a>07168 <span class="comment">/**</span>
<a name="l07169"></a>07169 <span class="comment"> * cvmx_endor_rstclk_dspstall_set</span>
<a name="l07170"></a>07170 <span class="comment"> */</span>
<a name="l07171"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html">07171</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html" title="cvmx_endor_rstclk_dspstall_set">cvmx_endor_rstclk_dspstall_set</a> {
<a name="l07172"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html#aabc6cd561d323a65ce5d51057e2eeb50">07172</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html#aabc6cd561d323a65ce5d51057e2eeb50">u32</a>;
<a name="l07173"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html">07173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html">cvmx_endor_rstclk_dspstall_set_s</a> {
<a name="l07174"></a>07174 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07175"></a>07175 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a0d81c1a8de43a2de97c6d6e759945adb">reserved_6_31</a>                : 26;
<a name="l07176"></a>07176     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a3bae654b7b46ff3cf88f3c25c9308e9d">txdsp1</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07177"></a>07177     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a9a68d415a4decde0704d99aba7d768ea">txdsp0</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07178"></a>07178     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#aa12ad31e00f6986e719a29765f97b3cc">rx1dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07179"></a>07179     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a4e1f753039649c76681885794c7924b4">rx1dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07180"></a>07180     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a7370f8e626131e01644b24d64589b85a">rx0dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07181"></a>07181     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#abb4d870bf42445cc991ccd1d44bdcfb5">rx0dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07182"></a>07182 <span class="preprocessor">#else</span>
<a name="l07183"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#abb4d870bf42445cc991ccd1d44bdcfb5">07183</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#abb4d870bf42445cc991ccd1d44bdcfb5">rx0dsp0</a>                      : 1;
<a name="l07184"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a7370f8e626131e01644b24d64589b85a">07184</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a7370f8e626131e01644b24d64589b85a">rx0dsp1</a>                      : 1;
<a name="l07185"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a4e1f753039649c76681885794c7924b4">07185</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a4e1f753039649c76681885794c7924b4">rx1dsp0</a>                      : 1;
<a name="l07186"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#aa12ad31e00f6986e719a29765f97b3cc">07186</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#aa12ad31e00f6986e719a29765f97b3cc">rx1dsp1</a>                      : 1;
<a name="l07187"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a9a68d415a4decde0704d99aba7d768ea">07187</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a9a68d415a4decde0704d99aba7d768ea">txdsp0</a>                       : 1;
<a name="l07188"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a3bae654b7b46ff3cf88f3c25c9308e9d">07188</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a3bae654b7b46ff3cf88f3c25c9308e9d">txdsp1</a>                       : 1;
<a name="l07189"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a0d81c1a8de43a2de97c6d6e759945adb">07189</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html#a0d81c1a8de43a2de97c6d6e759945adb">reserved_6_31</a>                : 26;
<a name="l07190"></a>07190 <span class="preprocessor">#endif</span>
<a name="l07191"></a>07191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html#aefa14c7a513d293cbe21022e630781b0">s</a>;
<a name="l07192"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html#a2800bbf3908c420b64c0c3de5388a347">07192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__set_1_1cvmx__endor__rstclk__dspstall__set__s.html">cvmx_endor_rstclk_dspstall_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html#a2800bbf3908c420b64c0c3de5388a347">cnf71xx</a>;
<a name="l07193"></a>07193 };
<a name="l07194"></a><a class="code" href="cvmx-endor-defs_8h.html#adc97855643c7b3da5572001b1c36140a">07194</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html" title="cvmx_endor_rstclk_dspstall_set">cvmx_endor_rstclk_dspstall_set</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__set.html" title="cvmx_endor_rstclk_dspstall_set">cvmx_endor_rstclk_dspstall_set_t</a>;
<a name="l07195"></a>07195 <span class="comment"></span>
<a name="l07196"></a>07196 <span class="comment">/**</span>
<a name="l07197"></a>07197 <span class="comment"> * cvmx_endor_rstclk_dspstall_state</span>
<a name="l07198"></a>07198 <span class="comment"> */</span>
<a name="l07199"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html">07199</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html" title="cvmx_endor_rstclk_dspstall_state">cvmx_endor_rstclk_dspstall_state</a> {
<a name="l07200"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html#a41ebbd25779055377464adcc333af84d">07200</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html#a41ebbd25779055377464adcc333af84d">u32</a>;
<a name="l07201"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html">07201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html">cvmx_endor_rstclk_dspstall_state_s</a> {
<a name="l07202"></a>07202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07203"></a>07203 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#af92ce05cf95c7e351cba36632ad0efea">reserved_6_31</a>                : 26;
<a name="l07204"></a>07204     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a89d03ae3c19e3852d104025552d19122">txdsp1</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07205"></a>07205     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a120090ee99c4f023780fb51eb7529ed0">txdsp0</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07206"></a>07206     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aa93cbf54d787f6904bfe91f44d62cddc">rx1dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07207"></a>07207     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a60f35a6d1d8f25c8ef1e5ef96713b36a">rx1dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07208"></a>07208     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a4ce06a41a9ed812b4f40969c2b0ac3f3">rx0dsp1</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07209"></a>07209     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aab7447211999fab3c8061b09b5d04d40">rx0dsp0</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07210"></a>07210 <span class="preprocessor">#else</span>
<a name="l07211"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aab7447211999fab3c8061b09b5d04d40">07211</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aab7447211999fab3c8061b09b5d04d40">rx0dsp0</a>                      : 1;
<a name="l07212"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a4ce06a41a9ed812b4f40969c2b0ac3f3">07212</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a4ce06a41a9ed812b4f40969c2b0ac3f3">rx0dsp1</a>                      : 1;
<a name="l07213"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a60f35a6d1d8f25c8ef1e5ef96713b36a">07213</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a60f35a6d1d8f25c8ef1e5ef96713b36a">rx1dsp0</a>                      : 1;
<a name="l07214"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aa93cbf54d787f6904bfe91f44d62cddc">07214</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#aa93cbf54d787f6904bfe91f44d62cddc">rx1dsp1</a>                      : 1;
<a name="l07215"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a120090ee99c4f023780fb51eb7529ed0">07215</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a120090ee99c4f023780fb51eb7529ed0">txdsp0</a>                       : 1;
<a name="l07216"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a89d03ae3c19e3852d104025552d19122">07216</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#a89d03ae3c19e3852d104025552d19122">txdsp1</a>                       : 1;
<a name="l07217"></a><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#af92ce05cf95c7e351cba36632ad0efea">07217</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html#af92ce05cf95c7e351cba36632ad0efea">reserved_6_31</a>                : 26;
<a name="l07218"></a>07218 <span class="preprocessor">#endif</span>
<a name="l07219"></a>07219 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html#a5342887c3a298cabe25d1fdda8cd0639">s</a>;
<a name="l07220"></a><a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html#a770deb8e9ad5f4731ea8d319769d2359">07220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__dspstall__state_1_1cvmx__endor__rstclk__dspstall__state__s.html">cvmx_endor_rstclk_dspstall_state_s</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html#a770deb8e9ad5f4731ea8d319769d2359">cnf71xx</a>;
<a name="l07221"></a>07221 };
<a name="l07222"></a><a class="code" href="cvmx-endor-defs_8h.html#ae8bafaf69e9b7d2912329fdb944a95ab">07222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html" title="cvmx_endor_rstclk_dspstall_state">cvmx_endor_rstclk_dspstall_state</a> <a class="code" href="unioncvmx__endor__rstclk__dspstall__state.html" title="cvmx_endor_rstclk_dspstall_state">cvmx_endor_rstclk_dspstall_state_t</a>;
<a name="l07223"></a>07223 <span class="comment"></span>
<a name="l07224"></a>07224 <span class="comment">/**</span>
<a name="l07225"></a>07225 <span class="comment"> * cvmx_endor_rstclk_intr0_clrmask</span>
<a name="l07226"></a>07226 <span class="comment"> */</span>
<a name="l07227"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html">07227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html" title="cvmx_endor_rstclk_intr0_clrmask">cvmx_endor_rstclk_intr0_clrmask</a> {
<a name="l07228"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html#a19ed377e4d51f39f373e20db71be277c">07228</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html#a19ed377e4d51f39f373e20db71be277c">u32</a>;
<a name="l07229"></a><a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html">07229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html">cvmx_endor_rstclk_intr0_clrmask_s</a> {
<a name="l07230"></a>07230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07231"></a>07231 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#a80030ffca627a6151369383d31143769">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07232"></a>07232     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#ab144ff6f4c764a3dca62ac84300f70d2">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07233"></a>07233 <span class="preprocessor">#else</span>
<a name="l07234"></a><a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#ab144ff6f4c764a3dca62ac84300f70d2">07234</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#ab144ff6f4c764a3dca62ac84300f70d2">sw_intr</a>                      : 24;
<a name="l07235"></a><a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#a80030ffca627a6151369383d31143769">07235</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html#a80030ffca627a6151369383d31143769">timer_intr</a>                   : 8;
<a name="l07236"></a>07236 <span class="preprocessor">#endif</span>
<a name="l07237"></a>07237 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html#a49143d96741928be8109b24aca7f126a">s</a>;
<a name="l07238"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html#a5ccdc9644cb0c93aaecfe93321ae97f6">07238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__clrmask_1_1cvmx__endor__rstclk__intr0__clrmask__s.html">cvmx_endor_rstclk_intr0_clrmask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html#a5ccdc9644cb0c93aaecfe93321ae97f6">cnf71xx</a>;
<a name="l07239"></a>07239 };
<a name="l07240"></a><a class="code" href="cvmx-endor-defs_8h.html#acc113cba996ac9142f7e7720095aef04">07240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html" title="cvmx_endor_rstclk_intr0_clrmask">cvmx_endor_rstclk_intr0_clrmask</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__clrmask.html" title="cvmx_endor_rstclk_intr0_clrmask">cvmx_endor_rstclk_intr0_clrmask_t</a>;
<a name="l07241"></a>07241 <span class="comment"></span>
<a name="l07242"></a>07242 <span class="comment">/**</span>
<a name="l07243"></a>07243 <span class="comment"> * cvmx_endor_rstclk_intr0_mask</span>
<a name="l07244"></a>07244 <span class="comment"> */</span>
<a name="l07245"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html">07245</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html" title="cvmx_endor_rstclk_intr0_mask">cvmx_endor_rstclk_intr0_mask</a> {
<a name="l07246"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html#a096316e534b6aa8df30b97278ebd116c">07246</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html#a096316e534b6aa8df30b97278ebd116c">u32</a>;
<a name="l07247"></a><a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html">07247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html">cvmx_endor_rstclk_intr0_mask_s</a> {
<a name="l07248"></a>07248 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07249"></a>07249 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#afbc2d01bf5d11d16d229dabeaed2ae84">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07250"></a>07250     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#ad7a4dbe3f918024a6ad4670a1c66767c">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07251"></a>07251 <span class="preprocessor">#else</span>
<a name="l07252"></a><a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#ad7a4dbe3f918024a6ad4670a1c66767c">07252</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#ad7a4dbe3f918024a6ad4670a1c66767c">sw_intr</a>                      : 24;
<a name="l07253"></a><a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#afbc2d01bf5d11d16d229dabeaed2ae84">07253</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html#afbc2d01bf5d11d16d229dabeaed2ae84">timer_intr</a>                   : 8;
<a name="l07254"></a>07254 <span class="preprocessor">#endif</span>
<a name="l07255"></a>07255 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html#ad06b08a445cc0f2a26666849a688af56">s</a>;
<a name="l07256"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html#a7beec25f7713903bca4cd32d3954c156">07256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__mask_1_1cvmx__endor__rstclk__intr0__mask__s.html">cvmx_endor_rstclk_intr0_mask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html#a7beec25f7713903bca4cd32d3954c156">cnf71xx</a>;
<a name="l07257"></a>07257 };
<a name="l07258"></a><a class="code" href="cvmx-endor-defs_8h.html#a7ea3984a99b0844d6c89ccdf61ed9623">07258</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html" title="cvmx_endor_rstclk_intr0_mask">cvmx_endor_rstclk_intr0_mask</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__mask.html" title="cvmx_endor_rstclk_intr0_mask">cvmx_endor_rstclk_intr0_mask_t</a>;
<a name="l07259"></a>07259 <span class="comment"></span>
<a name="l07260"></a>07260 <span class="comment">/**</span>
<a name="l07261"></a>07261 <span class="comment"> * cvmx_endor_rstclk_intr0_setmask</span>
<a name="l07262"></a>07262 <span class="comment"> */</span>
<a name="l07263"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html">07263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html" title="cvmx_endor_rstclk_intr0_setmask">cvmx_endor_rstclk_intr0_setmask</a> {
<a name="l07264"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html#a1acb2dfa3fb1f606af69ef7db417ceb8">07264</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html#a1acb2dfa3fb1f606af69ef7db417ceb8">u32</a>;
<a name="l07265"></a><a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html">07265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html">cvmx_endor_rstclk_intr0_setmask_s</a> {
<a name="l07266"></a>07266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07267"></a>07267 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a20a20cdafc9f6d9520db6cb8db04fbdb">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07268"></a>07268     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a5e4e60f0a124d84ae177b17067bfd997">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07269"></a>07269 <span class="preprocessor">#else</span>
<a name="l07270"></a><a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a5e4e60f0a124d84ae177b17067bfd997">07270</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a5e4e60f0a124d84ae177b17067bfd997">sw_intr</a>                      : 24;
<a name="l07271"></a><a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a20a20cdafc9f6d9520db6cb8db04fbdb">07271</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html#a20a20cdafc9f6d9520db6cb8db04fbdb">timer_intr</a>                   : 8;
<a name="l07272"></a>07272 <span class="preprocessor">#endif</span>
<a name="l07273"></a>07273 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html#a33c32095369f531035ce34d8523e99df">s</a>;
<a name="l07274"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html#ac7e1da0ae73922eaa58378812f3bb762">07274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__setmask_1_1cvmx__endor__rstclk__intr0__setmask__s.html">cvmx_endor_rstclk_intr0_setmask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html#ac7e1da0ae73922eaa58378812f3bb762">cnf71xx</a>;
<a name="l07275"></a>07275 };
<a name="l07276"></a><a class="code" href="cvmx-endor-defs_8h.html#a3c6a926385cfd6d3c335333a4a288a33">07276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html" title="cvmx_endor_rstclk_intr0_setmask">cvmx_endor_rstclk_intr0_setmask</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__setmask.html" title="cvmx_endor_rstclk_intr0_setmask">cvmx_endor_rstclk_intr0_setmask_t</a>;
<a name="l07277"></a>07277 <span class="comment"></span>
<a name="l07278"></a>07278 <span class="comment">/**</span>
<a name="l07279"></a>07279 <span class="comment"> * cvmx_endor_rstclk_intr0_status</span>
<a name="l07280"></a>07280 <span class="comment"> */</span>
<a name="l07281"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__status.html">07281</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__status.html" title="cvmx_endor_rstclk_intr0_status">cvmx_endor_rstclk_intr0_status</a> {
<a name="l07282"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__status.html#a1464405a175020bd90c3b6ba0a2dad4a">07282</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr0__status.html#a1464405a175020bd90c3b6ba0a2dad4a">u32</a>;
<a name="l07283"></a><a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html">07283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html">cvmx_endor_rstclk_intr0_status_s</a> {
<a name="l07284"></a>07284 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07285"></a>07285 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html#afe5c4670781e7b1c1db5bdd602f97f4d">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07286"></a>07286 <span class="preprocessor">#else</span>
<a name="l07287"></a><a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html#afe5c4670781e7b1c1db5bdd602f97f4d">07287</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html#afe5c4670781e7b1c1db5bdd602f97f4d">value</a>                        : 32;
<a name="l07288"></a>07288 <span class="preprocessor">#endif</span>
<a name="l07289"></a>07289 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr0__status.html#afc91228176d62ff475ae6bb680fdc955">s</a>;
<a name="l07290"></a><a class="code" href="unioncvmx__endor__rstclk__intr0__status.html#a71892d37afb667c8025f53145d9deeea">07290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr0__status_1_1cvmx__endor__rstclk__intr0__status__s.html">cvmx_endor_rstclk_intr0_status_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__status.html#a71892d37afb667c8025f53145d9deeea">cnf71xx</a>;
<a name="l07291"></a>07291 };
<a name="l07292"></a><a class="code" href="cvmx-endor-defs_8h.html#acec602ee7f2f55c0d0c5ef009416378e">07292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr0__status.html" title="cvmx_endor_rstclk_intr0_status">cvmx_endor_rstclk_intr0_status</a> <a class="code" href="unioncvmx__endor__rstclk__intr0__status.html" title="cvmx_endor_rstclk_intr0_status">cvmx_endor_rstclk_intr0_status_t</a>;
<a name="l07293"></a>07293 <span class="comment"></span>
<a name="l07294"></a>07294 <span class="comment">/**</span>
<a name="l07295"></a>07295 <span class="comment"> * cvmx_endor_rstclk_intr1_clrmask</span>
<a name="l07296"></a>07296 <span class="comment"> */</span>
<a name="l07297"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html">07297</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html" title="cvmx_endor_rstclk_intr1_clrmask">cvmx_endor_rstclk_intr1_clrmask</a> {
<a name="l07298"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html#a93ddd42599ba26b0260fb8d0cdae1abe">07298</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html#a93ddd42599ba26b0260fb8d0cdae1abe">u32</a>;
<a name="l07299"></a><a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html">07299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html">cvmx_endor_rstclk_intr1_clrmask_s</a> {
<a name="l07300"></a>07300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07301"></a>07301 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html#ae83d4c8004fb5f154e6f8f1f8657be9e">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07302"></a>07302 <span class="preprocessor">#else</span>
<a name="l07303"></a><a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html#ae83d4c8004fb5f154e6f8f1f8657be9e">07303</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html#ae83d4c8004fb5f154e6f8f1f8657be9e">value</a>                        : 32;
<a name="l07304"></a>07304 <span class="preprocessor">#endif</span>
<a name="l07305"></a>07305 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html#a9d37d1b469f29b028c23c002437e292d">s</a>;
<a name="l07306"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html#a66a28c765a2a8c0de28b5f797a444c31">07306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__clrmask_1_1cvmx__endor__rstclk__intr1__clrmask__s.html">cvmx_endor_rstclk_intr1_clrmask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html#a66a28c765a2a8c0de28b5f797a444c31">cnf71xx</a>;
<a name="l07307"></a>07307 };
<a name="l07308"></a><a class="code" href="cvmx-endor-defs_8h.html#a72e658f869c3084313a9559e5e45ab7a">07308</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html" title="cvmx_endor_rstclk_intr1_clrmask">cvmx_endor_rstclk_intr1_clrmask</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__clrmask.html" title="cvmx_endor_rstclk_intr1_clrmask">cvmx_endor_rstclk_intr1_clrmask_t</a>;
<a name="l07309"></a>07309 <span class="comment"></span>
<a name="l07310"></a>07310 <span class="comment">/**</span>
<a name="l07311"></a>07311 <span class="comment"> * cvmx_endor_rstclk_intr1_mask</span>
<a name="l07312"></a>07312 <span class="comment"> */</span>
<a name="l07313"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html">07313</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html" title="cvmx_endor_rstclk_intr1_mask">cvmx_endor_rstclk_intr1_mask</a> {
<a name="l07314"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html#acfc8a95bd5ee9ef67a5c1b7f8136a361">07314</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html#acfc8a95bd5ee9ef67a5c1b7f8136a361">u32</a>;
<a name="l07315"></a><a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html">07315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html">cvmx_endor_rstclk_intr1_mask_s</a> {
<a name="l07316"></a>07316 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07317"></a>07317 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html#a7a3e7c58c8a89ca22ce89cd7fa712543">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07318"></a>07318 <span class="preprocessor">#else</span>
<a name="l07319"></a><a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html#a7a3e7c58c8a89ca22ce89cd7fa712543">07319</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html#a7a3e7c58c8a89ca22ce89cd7fa712543">value</a>                        : 32;
<a name="l07320"></a>07320 <span class="preprocessor">#endif</span>
<a name="l07321"></a>07321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html#ae527aa999ee6606874b540d963109fe7">s</a>;
<a name="l07322"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html#a4d9a6631b291bbc5a00a3ffcce84b8ee">07322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__mask_1_1cvmx__endor__rstclk__intr1__mask__s.html">cvmx_endor_rstclk_intr1_mask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html#a4d9a6631b291bbc5a00a3ffcce84b8ee">cnf71xx</a>;
<a name="l07323"></a>07323 };
<a name="l07324"></a><a class="code" href="cvmx-endor-defs_8h.html#adfc004c33f306623a73ec9f3e407b443">07324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html" title="cvmx_endor_rstclk_intr1_mask">cvmx_endor_rstclk_intr1_mask</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__mask.html" title="cvmx_endor_rstclk_intr1_mask">cvmx_endor_rstclk_intr1_mask_t</a>;
<a name="l07325"></a>07325 <span class="comment"></span>
<a name="l07326"></a>07326 <span class="comment">/**</span>
<a name="l07327"></a>07327 <span class="comment"> * cvmx_endor_rstclk_intr1_setmask</span>
<a name="l07328"></a>07328 <span class="comment"> */</span>
<a name="l07329"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html">07329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html" title="cvmx_endor_rstclk_intr1_setmask">cvmx_endor_rstclk_intr1_setmask</a> {
<a name="l07330"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html#abc36b87dc23eb24ae70767c61f877491">07330</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html#abc36b87dc23eb24ae70767c61f877491">u32</a>;
<a name="l07331"></a><a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html">07331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html">cvmx_endor_rstclk_intr1_setmask_s</a> {
<a name="l07332"></a>07332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07333"></a>07333 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html#a05c0d297122fed4ba94b054d1fcb33b7">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07334"></a>07334 <span class="preprocessor">#else</span>
<a name="l07335"></a><a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html#a05c0d297122fed4ba94b054d1fcb33b7">07335</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html#a05c0d297122fed4ba94b054d1fcb33b7">value</a>                        : 32;
<a name="l07336"></a>07336 <span class="preprocessor">#endif</span>
<a name="l07337"></a>07337 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html#a51aa1119e8adfe9d35e6bbe9289f51d2">s</a>;
<a name="l07338"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html#aaa84c54c23052b5f8506c6d1fa51517a">07338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__setmask_1_1cvmx__endor__rstclk__intr1__setmask__s.html">cvmx_endor_rstclk_intr1_setmask_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html#aaa84c54c23052b5f8506c6d1fa51517a">cnf71xx</a>;
<a name="l07339"></a>07339 };
<a name="l07340"></a><a class="code" href="cvmx-endor-defs_8h.html#af8176fbcf8e53fb55197b1e7e3d3c3cc">07340</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html" title="cvmx_endor_rstclk_intr1_setmask">cvmx_endor_rstclk_intr1_setmask</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__setmask.html" title="cvmx_endor_rstclk_intr1_setmask">cvmx_endor_rstclk_intr1_setmask_t</a>;
<a name="l07341"></a>07341 <span class="comment"></span>
<a name="l07342"></a>07342 <span class="comment">/**</span>
<a name="l07343"></a>07343 <span class="comment"> * cvmx_endor_rstclk_intr1_status</span>
<a name="l07344"></a>07344 <span class="comment"> */</span>
<a name="l07345"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__status.html">07345</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__status.html" title="cvmx_endor_rstclk_intr1_status">cvmx_endor_rstclk_intr1_status</a> {
<a name="l07346"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__status.html#a40d81bfa737c172dc63a1b9b23a87873">07346</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__intr1__status.html#a40d81bfa737c172dc63a1b9b23a87873">u32</a>;
<a name="l07347"></a><a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html">07347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html">cvmx_endor_rstclk_intr1_status_s</a> {
<a name="l07348"></a>07348 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07349"></a>07349 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html#a6a1fef1c893ddce3d3512dfae8c7b14c">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07350"></a>07350 <span class="preprocessor">#else</span>
<a name="l07351"></a><a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html#a6a1fef1c893ddce3d3512dfae8c7b14c">07351</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html#a6a1fef1c893ddce3d3512dfae8c7b14c">value</a>                        : 32;
<a name="l07352"></a>07352 <span class="preprocessor">#endif</span>
<a name="l07353"></a>07353 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__intr1__status.html#a05a762dd3d756536283e0ebccc92a698">s</a>;
<a name="l07354"></a><a class="code" href="unioncvmx__endor__rstclk__intr1__status.html#a3b0bd105a06cefb3f984193395c68f20">07354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__intr1__status_1_1cvmx__endor__rstclk__intr1__status__s.html">cvmx_endor_rstclk_intr1_status_s</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__status.html#a3b0bd105a06cefb3f984193395c68f20">cnf71xx</a>;
<a name="l07355"></a>07355 };
<a name="l07356"></a><a class="code" href="cvmx-endor-defs_8h.html#a89226ad21ee49207a8d6cf21a6425db4">07356</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__intr1__status.html" title="cvmx_endor_rstclk_intr1_status">cvmx_endor_rstclk_intr1_status</a> <a class="code" href="unioncvmx__endor__rstclk__intr1__status.html" title="cvmx_endor_rstclk_intr1_status">cvmx_endor_rstclk_intr1_status_t</a>;
<a name="l07357"></a>07357 <span class="comment"></span>
<a name="l07358"></a>07358 <span class="comment">/**</span>
<a name="l07359"></a>07359 <span class="comment"> * cvmx_endor_rstclk_phy_config</span>
<a name="l07360"></a>07360 <span class="comment"> */</span>
<a name="l07361"></a><a class="code" href="unioncvmx__endor__rstclk__phy__config.html">07361</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__phy__config.html" title="cvmx_endor_rstclk_phy_config">cvmx_endor_rstclk_phy_config</a> {
<a name="l07362"></a><a class="code" href="unioncvmx__endor__rstclk__phy__config.html#a881402c20a87e0e3eb9db2f426b85247">07362</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__phy__config.html#a881402c20a87e0e3eb9db2f426b85247">u32</a>;
<a name="l07363"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html">07363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html">cvmx_endor_rstclk_phy_config_s</a> {
<a name="l07364"></a>07364 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07365"></a>07365 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a64ef0eb3439cf2b77ad82727a0e95e01">reserved_6_31</a>                : 26;
<a name="l07366"></a>07366     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#ac20675ad53daab6a8def4a69ffe6d7eb">t3smem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07367"></a>07367     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#aab3cd3773ec2cc8e11666c4bfc3827e1">t3imem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07368"></a>07368     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9b2f6a421fc9844aa471904aced3ff28">t2smem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07369"></a>07369     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a10b0f02ebe25bdd720fdb4aa83759f77">t2imem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07370"></a>07370     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a00ae5e705ad15e49041e81a509be0000">t1smem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07371"></a>07371     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9719d718dd89d61600102a7aa6d9f5bc">t1imem_initenb</a>               : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07372"></a>07372 <span class="preprocessor">#else</span>
<a name="l07373"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9719d718dd89d61600102a7aa6d9f5bc">07373</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9719d718dd89d61600102a7aa6d9f5bc">t1imem_initenb</a>               : 1;
<a name="l07374"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a00ae5e705ad15e49041e81a509be0000">07374</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a00ae5e705ad15e49041e81a509be0000">t1smem_initenb</a>               : 1;
<a name="l07375"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a10b0f02ebe25bdd720fdb4aa83759f77">07375</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a10b0f02ebe25bdd720fdb4aa83759f77">t2imem_initenb</a>               : 1;
<a name="l07376"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9b2f6a421fc9844aa471904aced3ff28">07376</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a9b2f6a421fc9844aa471904aced3ff28">t2smem_initenb</a>               : 1;
<a name="l07377"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#aab3cd3773ec2cc8e11666c4bfc3827e1">07377</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#aab3cd3773ec2cc8e11666c4bfc3827e1">t3imem_initenb</a>               : 1;
<a name="l07378"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#ac20675ad53daab6a8def4a69ffe6d7eb">07378</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#ac20675ad53daab6a8def4a69ffe6d7eb">t3smem_initenb</a>               : 1;
<a name="l07379"></a><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a64ef0eb3439cf2b77ad82727a0e95e01">07379</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html#a64ef0eb3439cf2b77ad82727a0e95e01">reserved_6_31</a>                : 26;
<a name="l07380"></a>07380 <span class="preprocessor">#endif</span>
<a name="l07381"></a>07381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__phy__config.html#ac19ad04463aa5f7cc33a9e7fb2213573">s</a>;
<a name="l07382"></a><a class="code" href="unioncvmx__endor__rstclk__phy__config.html#a0d59733a44524467487c16d7352f01c9">07382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__phy__config_1_1cvmx__endor__rstclk__phy__config__s.html">cvmx_endor_rstclk_phy_config_s</a> <a class="code" href="unioncvmx__endor__rstclk__phy__config.html#a0d59733a44524467487c16d7352f01c9">cnf71xx</a>;
<a name="l07383"></a>07383 };
<a name="l07384"></a><a class="code" href="cvmx-endor-defs_8h.html#a506f45f6084131a3d2753598ee17c644">07384</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__phy__config.html" title="cvmx_endor_rstclk_phy_config">cvmx_endor_rstclk_phy_config</a> <a class="code" href="unioncvmx__endor__rstclk__phy__config.html" title="cvmx_endor_rstclk_phy_config">cvmx_endor_rstclk_phy_config_t</a>;
<a name="l07385"></a>07385 <span class="comment"></span>
<a name="l07386"></a>07386 <span class="comment">/**</span>
<a name="l07387"></a>07387 <span class="comment"> * cvmx_endor_rstclk_proc_mon</span>
<a name="l07388"></a>07388 <span class="comment"> */</span>
<a name="l07389"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon.html">07389</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__proc__mon.html" title="cvmx_endor_rstclk_proc_mon">cvmx_endor_rstclk_proc_mon</a> {
<a name="l07390"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon.html#a7e6e04fb2eab1f139b01fa3c62ed73e5">07390</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__proc__mon.html#a7e6e04fb2eab1f139b01fa3c62ed73e5">u32</a>;
<a name="l07391"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html">07391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html">cvmx_endor_rstclk_proc_mon_s</a> {
<a name="l07392"></a>07392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07393"></a>07393 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#aa6720549055618eed9d7d3932beed8fb">reserved_18_31</a>               : 14;
<a name="l07394"></a>07394     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#a85614cf7ee9c551938ba1824131ee749">transistor_sel</a>               : 2;  <span class="comment">/**&lt; 01==RVT, 10==HVT. */</span>
<a name="l07395"></a>07395     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#ad8ad91e54879a96486de23d5ddacc846">ringosc_count</a>                : 16; <span class="comment">/**&lt; reserved. */</span>
<a name="l07396"></a>07396 <span class="preprocessor">#else</span>
<a name="l07397"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#ad8ad91e54879a96486de23d5ddacc846">07397</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#ad8ad91e54879a96486de23d5ddacc846">ringosc_count</a>                : 16;
<a name="l07398"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#a85614cf7ee9c551938ba1824131ee749">07398</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#a85614cf7ee9c551938ba1824131ee749">transistor_sel</a>               : 2;
<a name="l07399"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#aa6720549055618eed9d7d3932beed8fb">07399</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html#aa6720549055618eed9d7d3932beed8fb">reserved_18_31</a>               : 14;
<a name="l07400"></a>07400 <span class="preprocessor">#endif</span>
<a name="l07401"></a>07401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__proc__mon.html#aa8c064939a0a71a8fa05af4f83c8c4d1">s</a>;
<a name="l07402"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon.html#ad4c28c1a6a53407fbe96c643e38ce234">07402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__proc__mon_1_1cvmx__endor__rstclk__proc__mon__s.html">cvmx_endor_rstclk_proc_mon_s</a>   <a class="code" href="unioncvmx__endor__rstclk__proc__mon.html#ad4c28c1a6a53407fbe96c643e38ce234">cnf71xx</a>;
<a name="l07403"></a>07403 };
<a name="l07404"></a><a class="code" href="cvmx-endor-defs_8h.html#a492e248f3ed238fb481fb5cb36deb5b0">07404</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__proc__mon.html" title="cvmx_endor_rstclk_proc_mon">cvmx_endor_rstclk_proc_mon</a> <a class="code" href="unioncvmx__endor__rstclk__proc__mon.html" title="cvmx_endor_rstclk_proc_mon">cvmx_endor_rstclk_proc_mon_t</a>;
<a name="l07405"></a>07405 <span class="comment"></span>
<a name="l07406"></a>07406 <span class="comment">/**</span>
<a name="l07407"></a>07407 <span class="comment"> * cvmx_endor_rstclk_proc_mon_count</span>
<a name="l07408"></a>07408 <span class="comment"> */</span>
<a name="l07409"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html">07409</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html" title="cvmx_endor_rstclk_proc_mon_count">cvmx_endor_rstclk_proc_mon_count</a> {
<a name="l07410"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html#aae93f4eea9ad3a456011206101603b65">07410</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html#aae93f4eea9ad3a456011206101603b65">u32</a>;
<a name="l07411"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html">07411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html">cvmx_endor_rstclk_proc_mon_count_s</a> {
<a name="l07412"></a>07412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07413"></a>07413 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#a415c96113b4a8427416865df43def4ad">reserved_24_31</a>               : 8;
<a name="l07414"></a>07414     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#aaf2e6dc174db0619e908a8a5b9d81424">count</a>                        : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07415"></a>07415 <span class="preprocessor">#else</span>
<a name="l07416"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#aaf2e6dc174db0619e908a8a5b9d81424">07416</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#aaf2e6dc174db0619e908a8a5b9d81424">count</a>                        : 24;
<a name="l07417"></a><a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#a415c96113b4a8427416865df43def4ad">07417</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html#a415c96113b4a8427416865df43def4ad">reserved_24_31</a>               : 8;
<a name="l07418"></a>07418 <span class="preprocessor">#endif</span>
<a name="l07419"></a>07419 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html#a4a7f5ee8a97857932b4cade886b4be30">s</a>;
<a name="l07420"></a><a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html#aac099f243ce2b667f7b25d2848952c5f">07420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__proc__mon__count_1_1cvmx__endor__rstclk__proc__mon__count__s.html">cvmx_endor_rstclk_proc_mon_count_s</a> <a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html#aac099f243ce2b667f7b25d2848952c5f">cnf71xx</a>;
<a name="l07421"></a>07421 };
<a name="l07422"></a><a class="code" href="cvmx-endor-defs_8h.html#aa107e3bda1501fe73e4db5170937e480">07422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html" title="cvmx_endor_rstclk_proc_mon_count">cvmx_endor_rstclk_proc_mon_count</a> <a class="code" href="unioncvmx__endor__rstclk__proc__mon__count.html" title="cvmx_endor_rstclk_proc_mon_count">cvmx_endor_rstclk_proc_mon_count_t</a>;
<a name="l07423"></a>07423 <span class="comment"></span>
<a name="l07424"></a>07424 <span class="comment">/**</span>
<a name="l07425"></a>07425 <span class="comment"> * cvmx_endor_rstclk_reset0_clr</span>
<a name="l07426"></a>07426 <span class="comment"> */</span>
<a name="l07427"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html">07427</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html" title="cvmx_endor_rstclk_reset0_clr">cvmx_endor_rstclk_reset0_clr</a> {
<a name="l07428"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html#af19deb8d2fe8085c9da76f117f346107">07428</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html#af19deb8d2fe8085c9da76f117f346107">u32</a>;
<a name="l07429"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html">07429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html">cvmx_endor_rstclk_reset0_clr_s</a> {
<a name="l07430"></a>07430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07431"></a>07431 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a395839af85df88069634ed696b704db5">reserved_13_31</a>               : 19;
<a name="l07432"></a>07432     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a30b241e0067a014ba99b1621e3584c12">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07433"></a>07433     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af1eb493e0d778257261b4aea9fba7ef7">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07434"></a>07434     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a25349d9cfabb95c4cc2326d856e003f9">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07435"></a>07435     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af21f767265dce183e84f26a1405df881">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07436"></a>07436     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afff8e4b97f3a7d2ff6b929ee5dedc1db">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07437"></a>07437     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ac153660db96ff1ec4aaa4e34649e4c64">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07438"></a>07438     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a1511efe2235f92dcd0b3717fdf26ba6f">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07439"></a>07439     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ab7b69bf7a32ef06a14aab7b6d6b94e04">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07440"></a>07440     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afee3566c5438847ff851e7f69d32774e">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07441"></a>07441     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a071a2bb9684a7227e271f9f3dcb2769d">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07442"></a>07442     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a06c2974677c6a96242c90294b6cc55db">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07443"></a>07443     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a7d5003ab89828428db850e55f623da66">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07444"></a>07444     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a90c8b4bf0d82a9969ec4a04e0da72a5f">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07445"></a>07445 <span class="preprocessor">#else</span>
<a name="l07446"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a90c8b4bf0d82a9969ec4a04e0da72a5f">07446</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a90c8b4bf0d82a9969ec4a04e0da72a5f">ulfe</a>                         : 1;
<a name="l07447"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a7d5003ab89828428db850e55f623da66">07447</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a7d5003ab89828428db850e55f623da66">rachfe</a>                       : 1;
<a name="l07448"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a06c2974677c6a96242c90294b6cc55db">07448</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a06c2974677c6a96242c90294b6cc55db">rx0seq</a>                       : 1;
<a name="l07449"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a071a2bb9684a7227e271f9f3dcb2769d">07449</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a071a2bb9684a7227e271f9f3dcb2769d">dftdmap</a>                      : 1;
<a name="l07450"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afee3566c5438847ff851e7f69d32774e">07450</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afee3566c5438847ff851e7f69d32774e">rx1seq</a>                       : 1;
<a name="l07451"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ab7b69bf7a32ef06a14aab7b6d6b94e04">07451</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ab7b69bf7a32ef06a14aab7b6d6b94e04">turbophy</a>                     : 1;
<a name="l07452"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a1511efe2235f92dcd0b3717fdf26ba6f">07452</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a1511efe2235f92dcd0b3717fdf26ba6f">turbodsp</a>                     : 1;
<a name="l07453"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ac153660db96ff1ec4aaa4e34649e4c64">07453</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#ac153660db96ff1ec4aaa4e34649e4c64">vdec</a>                         : 1;
<a name="l07454"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afff8e4b97f3a7d2ff6b929ee5dedc1db">07454</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#afff8e4b97f3a7d2ff6b929ee5dedc1db">lteenc</a>                       : 1;
<a name="l07455"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af21f767265dce183e84f26a1405df881">07455</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af21f767265dce183e84f26a1405df881">ifftpapr</a>                     : 1;
<a name="l07456"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a25349d9cfabb95c4cc2326d856e003f9">07456</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a25349d9cfabb95c4cc2326d856e003f9">v3genc</a>                       : 1;
<a name="l07457"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af1eb493e0d778257261b4aea9fba7ef7">07457</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#af1eb493e0d778257261b4aea9fba7ef7">txseq</a>                        : 1;
<a name="l07458"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a30b241e0067a014ba99b1621e3584c12">07458</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a30b241e0067a014ba99b1621e3584c12">axidma</a>                       : 1;
<a name="l07459"></a><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a395839af85df88069634ed696b704db5">07459</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html#a395839af85df88069634ed696b704db5">reserved_13_31</a>               : 19;
<a name="l07460"></a>07460 <span class="preprocessor">#endif</span>
<a name="l07461"></a>07461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html#a512ef4809c49c22745ddb5fa311a23f0">s</a>;
<a name="l07462"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html#ae4b6ccf18227ebcbb46682a2e5e0f84c">07462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__clr_1_1cvmx__endor__rstclk__reset0__clr__s.html">cvmx_endor_rstclk_reset0_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html#ae4b6ccf18227ebcbb46682a2e5e0f84c">cnf71xx</a>;
<a name="l07463"></a>07463 };
<a name="l07464"></a><a class="code" href="cvmx-endor-defs_8h.html#a57895e19e6bfd71ffb191a2761f8f6f2">07464</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html" title="cvmx_endor_rstclk_reset0_clr">cvmx_endor_rstclk_reset0_clr</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__clr.html" title="cvmx_endor_rstclk_reset0_clr">cvmx_endor_rstclk_reset0_clr_t</a>;
<a name="l07465"></a>07465 <span class="comment"></span>
<a name="l07466"></a>07466 <span class="comment">/**</span>
<a name="l07467"></a>07467 <span class="comment"> * cvmx_endor_rstclk_reset0_set</span>
<a name="l07468"></a>07468 <span class="comment"> */</span>
<a name="l07469"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__set.html">07469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__set.html" title="cvmx_endor_rstclk_reset0_set">cvmx_endor_rstclk_reset0_set</a> {
<a name="l07470"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__set.html#a37425a7e9ddd77ef12b207358a751ec8">07470</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset0__set.html#a37425a7e9ddd77ef12b207358a751ec8">u32</a>;
<a name="l07471"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html">07471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html">cvmx_endor_rstclk_reset0_set_s</a> {
<a name="l07472"></a>07472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07473"></a>07473 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a2a26e0efc50d967f972fd6da1843d62d">reserved_13_31</a>               : 19;
<a name="l07474"></a>07474     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a6f1d693d1e5dc7108d4c055d791740c0">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07475"></a>07475     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a3e21a165720247bd601aa5e15c0ee396">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07476"></a>07476     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a749b768bacd8415f6ea00c3007804334">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07477"></a>07477     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0953bdf4d1f3cff3f7e4790e513b3796">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07478"></a>07478     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a29496244d0cff6627b28bb960d0edf89">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07479"></a>07479     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a617f4457f37eaf2f1a274e29e058b9f0">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07480"></a>07480     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aec9065fc3d1aa48999808310cb16a435">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07481"></a>07481     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a8428344543ffe56cb2afafea19153cbc">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07482"></a>07482     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a15860db93f011a2be4876abcfff5c0f4">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07483"></a>07483     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a720ae954688488ccdc0b31289151de3a">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07484"></a>07484     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a7255aebc17798ae0b0625aa047c77317">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07485"></a>07485     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0d4671aa9448a56b98fbed03d0b1503c">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07486"></a>07486     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aa5bf899898521e61479fa0fc12015c5d">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07487"></a>07487 <span class="preprocessor">#else</span>
<a name="l07488"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aa5bf899898521e61479fa0fc12015c5d">07488</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aa5bf899898521e61479fa0fc12015c5d">ulfe</a>                         : 1;
<a name="l07489"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0d4671aa9448a56b98fbed03d0b1503c">07489</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0d4671aa9448a56b98fbed03d0b1503c">rachfe</a>                       : 1;
<a name="l07490"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a7255aebc17798ae0b0625aa047c77317">07490</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a7255aebc17798ae0b0625aa047c77317">rx0seq</a>                       : 1;
<a name="l07491"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a720ae954688488ccdc0b31289151de3a">07491</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a720ae954688488ccdc0b31289151de3a">dftdmap</a>                      : 1;
<a name="l07492"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a15860db93f011a2be4876abcfff5c0f4">07492</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a15860db93f011a2be4876abcfff5c0f4">rx1seq</a>                       : 1;
<a name="l07493"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a8428344543ffe56cb2afafea19153cbc">07493</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a8428344543ffe56cb2afafea19153cbc">turbophy</a>                     : 1;
<a name="l07494"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aec9065fc3d1aa48999808310cb16a435">07494</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#aec9065fc3d1aa48999808310cb16a435">turbodsp</a>                     : 1;
<a name="l07495"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a617f4457f37eaf2f1a274e29e058b9f0">07495</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a617f4457f37eaf2f1a274e29e058b9f0">vdec</a>                         : 1;
<a name="l07496"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a29496244d0cff6627b28bb960d0edf89">07496</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a29496244d0cff6627b28bb960d0edf89">lteenc</a>                       : 1;
<a name="l07497"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0953bdf4d1f3cff3f7e4790e513b3796">07497</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a0953bdf4d1f3cff3f7e4790e513b3796">ifftpapr</a>                     : 1;
<a name="l07498"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a749b768bacd8415f6ea00c3007804334">07498</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a749b768bacd8415f6ea00c3007804334">v3genc</a>                       : 1;
<a name="l07499"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a3e21a165720247bd601aa5e15c0ee396">07499</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a3e21a165720247bd601aa5e15c0ee396">txseq</a>                        : 1;
<a name="l07500"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a6f1d693d1e5dc7108d4c055d791740c0">07500</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a6f1d693d1e5dc7108d4c055d791740c0">axidma</a>                       : 1;
<a name="l07501"></a><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a2a26e0efc50d967f972fd6da1843d62d">07501</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html#a2a26e0efc50d967f972fd6da1843d62d">reserved_13_31</a>               : 19;
<a name="l07502"></a>07502 <span class="preprocessor">#endif</span>
<a name="l07503"></a>07503 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset0__set.html#a481228427e63367469179248bc15ad5c">s</a>;
<a name="l07504"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__set.html#a1f237f393515d9ff21cacca199f307f6">07504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__set_1_1cvmx__endor__rstclk__reset0__set__s.html">cvmx_endor_rstclk_reset0_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__set.html#a1f237f393515d9ff21cacca199f307f6">cnf71xx</a>;
<a name="l07505"></a>07505 };
<a name="l07506"></a><a class="code" href="cvmx-endor-defs_8h.html#acbd782f7793ceb69d972c6fde1ec0170">07506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__set.html" title="cvmx_endor_rstclk_reset0_set">cvmx_endor_rstclk_reset0_set</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__set.html" title="cvmx_endor_rstclk_reset0_set">cvmx_endor_rstclk_reset0_set_t</a>;
<a name="l07507"></a>07507 <span class="comment"></span>
<a name="l07508"></a>07508 <span class="comment">/**</span>
<a name="l07509"></a>07509 <span class="comment"> * cvmx_endor_rstclk_reset0_state</span>
<a name="l07510"></a>07510 <span class="comment"> */</span>
<a name="l07511"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__state.html">07511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__state.html" title="cvmx_endor_rstclk_reset0_state">cvmx_endor_rstclk_reset0_state</a> {
<a name="l07512"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__state.html#a48c5fc4e18bc97ea258445432604f62b">07512</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset0__state.html#a48c5fc4e18bc97ea258445432604f62b">u32</a>;
<a name="l07513"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html">07513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html">cvmx_endor_rstclk_reset0_state_s</a> {
<a name="l07514"></a>07514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07515"></a>07515 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aaa4ffe04fcc1c4d161980073a9424a9d">reserved_13_31</a>               : 19;
<a name="l07516"></a>07516     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab9c2b3aa51341d358451471aaeba0e73">axidma</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07517"></a>07517     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aadb196fc5b2163904360ab5a22d4050a">txseq</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07518"></a>07518     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a82708f34386c0a625aea1e39062b2539">v3genc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07519"></a>07519     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac598d036c69c6384e51ea30d04830dda">ifftpapr</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07520"></a>07520     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0133ff43cad2b333a6d10dfbdc3b5cab">lteenc</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07521"></a>07521     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a43a001b3db9ae7b2e0c9e2e9bc549409">vdec</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07522"></a>07522     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac77dcbc9182badf5754cc66fa2b5cfa5">turbodsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07523"></a>07523     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a9e5d2bae74cee31e84a0e0b7bc9fd1a5">turbophy</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07524"></a>07524     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab1d0c2b34db24e0389437e88eadbef15">rx1seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07525"></a>07525     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ae88243b2a05f16195ec068d58e6a5ca9">dftdmap</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07526"></a>07526     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a2ca6476af3d8db991a826e2dec82295d">rx0seq</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07527"></a>07527     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0703277e9533303be1f94e7291774b4c">rachfe</a>                       : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07528"></a>07528     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a6c9cce4857181d7e5e73dd0fee8b43d5">ulfe</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07529"></a>07529 <span class="preprocessor">#else</span>
<a name="l07530"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a6c9cce4857181d7e5e73dd0fee8b43d5">07530</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a6c9cce4857181d7e5e73dd0fee8b43d5">ulfe</a>                         : 1;
<a name="l07531"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0703277e9533303be1f94e7291774b4c">07531</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0703277e9533303be1f94e7291774b4c">rachfe</a>                       : 1;
<a name="l07532"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a2ca6476af3d8db991a826e2dec82295d">07532</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a2ca6476af3d8db991a826e2dec82295d">rx0seq</a>                       : 1;
<a name="l07533"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ae88243b2a05f16195ec068d58e6a5ca9">07533</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ae88243b2a05f16195ec068d58e6a5ca9">dftdmap</a>                      : 1;
<a name="l07534"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab1d0c2b34db24e0389437e88eadbef15">07534</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab1d0c2b34db24e0389437e88eadbef15">rx1seq</a>                       : 1;
<a name="l07535"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a9e5d2bae74cee31e84a0e0b7bc9fd1a5">07535</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a9e5d2bae74cee31e84a0e0b7bc9fd1a5">turbophy</a>                     : 1;
<a name="l07536"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac77dcbc9182badf5754cc66fa2b5cfa5">07536</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac77dcbc9182badf5754cc66fa2b5cfa5">turbodsp</a>                     : 1;
<a name="l07537"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a43a001b3db9ae7b2e0c9e2e9bc549409">07537</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a43a001b3db9ae7b2e0c9e2e9bc549409">vdec</a>                         : 1;
<a name="l07538"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0133ff43cad2b333a6d10dfbdc3b5cab">07538</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0133ff43cad2b333a6d10dfbdc3b5cab">lteenc</a>                       : 1;
<a name="l07539"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac598d036c69c6384e51ea30d04830dda">07539</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac598d036c69c6384e51ea30d04830dda">ifftpapr</a>                     : 1;
<a name="l07540"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a82708f34386c0a625aea1e39062b2539">07540</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a82708f34386c0a625aea1e39062b2539">v3genc</a>                       : 1;
<a name="l07541"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aadb196fc5b2163904360ab5a22d4050a">07541</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aadb196fc5b2163904360ab5a22d4050a">txseq</a>                        : 1;
<a name="l07542"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab9c2b3aa51341d358451471aaeba0e73">07542</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab9c2b3aa51341d358451471aaeba0e73">axidma</a>                       : 1;
<a name="l07543"></a><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aaa4ffe04fcc1c4d161980073a9424a9d">07543</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aaa4ffe04fcc1c4d161980073a9424a9d">reserved_13_31</a>               : 19;
<a name="l07544"></a>07544 <span class="preprocessor">#endif</span>
<a name="l07545"></a>07545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset0__state.html#a11150e0e39c8a90c124baab5e28d8918">s</a>;
<a name="l07546"></a><a class="code" href="unioncvmx__endor__rstclk__reset0__state.html#abf180f9bfae82d8ba4ea52c558b3cf5e">07546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html">cvmx_endor_rstclk_reset0_state_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__state.html#abf180f9bfae82d8ba4ea52c558b3cf5e">cnf71xx</a>;
<a name="l07547"></a>07547 };
<a name="l07548"></a><a class="code" href="cvmx-endor-defs_8h.html#a3c3f62504a407cc47e31a905dac312e2">07548</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset0__state.html" title="cvmx_endor_rstclk_reset0_state">cvmx_endor_rstclk_reset0_state</a> <a class="code" href="unioncvmx__endor__rstclk__reset0__state.html" title="cvmx_endor_rstclk_reset0_state">cvmx_endor_rstclk_reset0_state_t</a>;
<a name="l07549"></a>07549 <span class="comment"></span>
<a name="l07550"></a>07550 <span class="comment">/**</span>
<a name="l07551"></a>07551 <span class="comment"> * cvmx_endor_rstclk_reset1_clr</span>
<a name="l07552"></a>07552 <span class="comment"> */</span>
<a name="l07553"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html">07553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html" title="cvmx_endor_rstclk_reset1_clr">cvmx_endor_rstclk_reset1_clr</a> {
<a name="l07554"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html#acc88b3d25a8311337726511ad3988f84">07554</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html#acc88b3d25a8311337726511ad3988f84">u32</a>;
<a name="l07555"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html">07555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html">cvmx_endor_rstclk_reset1_clr_s</a> {
<a name="l07556"></a>07556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07557"></a>07557 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a8b9e11c7730adcd1c8472d3b0fc60b4f">reserved_7_31</a>                : 25;
<a name="l07558"></a>07558     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#ac7205a5c14ebfd864df4519c4bb15d94">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07559"></a>07559     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a839e54a60db9e203ac2fbc78f943b072">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07560"></a>07560     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#af86a703a7628e0496e535030b70225e4">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07561"></a>07561     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a837df6dbc442c8e0274dfc305954ede7">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07562"></a>07562     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a04aa6c41c62dfe3b0881930f1b591247">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07563"></a>07563     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a4c735f0d11ef7683d41ce92f4976e40b">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07564"></a>07564     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#acab660e11415e4f12a1c5c6a5f706af0">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07565"></a>07565 <span class="preprocessor">#else</span>
<a name="l07566"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#acab660e11415e4f12a1c5c6a5f706af0">07566</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#acab660e11415e4f12a1c5c6a5f706af0">rfif_rf</a>                      : 1;
<a name="l07567"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a4c735f0d11ef7683d41ce92f4976e40b">07567</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a4c735f0d11ef7683d41ce92f4976e40b">rfif_hab</a>                     : 1;
<a name="l07568"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a04aa6c41c62dfe3b0881930f1b591247">07568</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a04aa6c41c62dfe3b0881930f1b591247">rfspi</a>                        : 1;
<a name="l07569"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a837df6dbc442c8e0274dfc305954ede7">07569</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a837df6dbc442c8e0274dfc305954ede7">tile1dsp</a>                     : 1;
<a name="l07570"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#af86a703a7628e0496e535030b70225e4">07570</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#af86a703a7628e0496e535030b70225e4">tile2dsp</a>                     : 1;
<a name="l07571"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a839e54a60db9e203ac2fbc78f943b072">07571</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a839e54a60db9e203ac2fbc78f943b072">tile3dsp</a>                     : 1;
<a name="l07572"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#ac7205a5c14ebfd864df4519c4bb15d94">07572</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#ac7205a5c14ebfd864df4519c4bb15d94">token</a>                        : 1;
<a name="l07573"></a><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a8b9e11c7730adcd1c8472d3b0fc60b4f">07573</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html#a8b9e11c7730adcd1c8472d3b0fc60b4f">reserved_7_31</a>                : 25;
<a name="l07574"></a>07574 <span class="preprocessor">#endif</span>
<a name="l07575"></a>07575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html#a447741d866449276361dc8d91e0c1814">s</a>;
<a name="l07576"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html#a19fb6ec194ec4bcf5463aa2aef81e1f5">07576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__clr_1_1cvmx__endor__rstclk__reset1__clr__s.html">cvmx_endor_rstclk_reset1_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html#a19fb6ec194ec4bcf5463aa2aef81e1f5">cnf71xx</a>;
<a name="l07577"></a>07577 };
<a name="l07578"></a><a class="code" href="cvmx-endor-defs_8h.html#a94939bd38ce2af8fb16064157eeae74d">07578</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html" title="cvmx_endor_rstclk_reset1_clr">cvmx_endor_rstclk_reset1_clr</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__clr.html" title="cvmx_endor_rstclk_reset1_clr">cvmx_endor_rstclk_reset1_clr_t</a>;
<a name="l07579"></a>07579 <span class="comment"></span>
<a name="l07580"></a>07580 <span class="comment">/**</span>
<a name="l07581"></a>07581 <span class="comment"> * cvmx_endor_rstclk_reset1_set</span>
<a name="l07582"></a>07582 <span class="comment"> */</span>
<a name="l07583"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__set.html">07583</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__set.html" title="cvmx_endor_rstclk_reset1_set">cvmx_endor_rstclk_reset1_set</a> {
<a name="l07584"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__set.html#ace35af680a641b2b1bf1fb6b9fe85dee">07584</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset1__set.html#ace35af680a641b2b1bf1fb6b9fe85dee">u32</a>;
<a name="l07585"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html">07585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html">cvmx_endor_rstclk_reset1_set_s</a> {
<a name="l07586"></a>07586 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07587"></a>07587 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0de9d4f95f918b4f3fc3c2dd43b3db08">reserved_7_31</a>                : 25;
<a name="l07588"></a>07588     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a9db6da6a32026bbd78ba275b68cbbcea">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07589"></a>07589     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#abb5da7acf521fe7f691d3e5df684d730">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07590"></a>07590     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a8c121ba756d6833dda22547951fe4d3d">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07591"></a>07591     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0b4b7ec2e0299c51bdbd0792008fcd7b">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07592"></a>07592     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a3e3339184aa3b122bf22ec6b886574f6">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07593"></a>07593     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a703f037bd01da42d7efeee9c0f1a6813">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07594"></a>07594     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#ac112f44a608419079dd456cf2388e64b">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07595"></a>07595 <span class="preprocessor">#else</span>
<a name="l07596"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#ac112f44a608419079dd456cf2388e64b">07596</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#ac112f44a608419079dd456cf2388e64b">rfif_rf</a>                      : 1;
<a name="l07597"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a703f037bd01da42d7efeee9c0f1a6813">07597</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a703f037bd01da42d7efeee9c0f1a6813">rfif_hab</a>                     : 1;
<a name="l07598"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a3e3339184aa3b122bf22ec6b886574f6">07598</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a3e3339184aa3b122bf22ec6b886574f6">rfspi</a>                        : 1;
<a name="l07599"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0b4b7ec2e0299c51bdbd0792008fcd7b">07599</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0b4b7ec2e0299c51bdbd0792008fcd7b">tile1dsp</a>                     : 1;
<a name="l07600"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a8c121ba756d6833dda22547951fe4d3d">07600</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a8c121ba756d6833dda22547951fe4d3d">tile2dsp</a>                     : 1;
<a name="l07601"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#abb5da7acf521fe7f691d3e5df684d730">07601</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#abb5da7acf521fe7f691d3e5df684d730">tile3dsp</a>                     : 1;
<a name="l07602"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a9db6da6a32026bbd78ba275b68cbbcea">07602</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a9db6da6a32026bbd78ba275b68cbbcea">token</a>                        : 1;
<a name="l07603"></a><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0de9d4f95f918b4f3fc3c2dd43b3db08">07603</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html#a0de9d4f95f918b4f3fc3c2dd43b3db08">reserved_7_31</a>                : 25;
<a name="l07604"></a>07604 <span class="preprocessor">#endif</span>
<a name="l07605"></a>07605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset1__set.html#a76c309806f8dfbff98c9d8cac281653c">s</a>;
<a name="l07606"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__set.html#abadda2e8b70846419aeebc218d374960">07606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__set_1_1cvmx__endor__rstclk__reset1__set__s.html">cvmx_endor_rstclk_reset1_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__set.html#abadda2e8b70846419aeebc218d374960">cnf71xx</a>;
<a name="l07607"></a>07607 };
<a name="l07608"></a><a class="code" href="cvmx-endor-defs_8h.html#aca4e12ef091a76feb927ab4cac2c0dc5">07608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__set.html" title="cvmx_endor_rstclk_reset1_set">cvmx_endor_rstclk_reset1_set</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__set.html" title="cvmx_endor_rstclk_reset1_set">cvmx_endor_rstclk_reset1_set_t</a>;
<a name="l07609"></a>07609 <span class="comment"></span>
<a name="l07610"></a>07610 <span class="comment">/**</span>
<a name="l07611"></a>07611 <span class="comment"> * cvmx_endor_rstclk_reset1_state</span>
<a name="l07612"></a>07612 <span class="comment"> */</span>
<a name="l07613"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__state.html">07613</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__state.html" title="cvmx_endor_rstclk_reset1_state">cvmx_endor_rstclk_reset1_state</a> {
<a name="l07614"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__state.html#a9e9bd6072da0225a65be5c860520f8ba">07614</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__reset1__state.html#a9e9bd6072da0225a65be5c860520f8ba">u32</a>;
<a name="l07615"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html">07615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html">cvmx_endor_rstclk_reset1_state_s</a> {
<a name="l07616"></a>07616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07617"></a>07617 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ac41f4285f32fe1e2f2ebd8e2202bf015">reserved_7_31</a>                : 25;
<a name="l07618"></a>07618     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a61e128f8b0498c8c6dd9ad676c8b8bf1">token</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07619"></a>07619     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ad65c43a5cc76f79a066f6c8af8f8ed3b">tile3dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07620"></a>07620     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#aaf5fb2eb8789dca1dd5fa36dea302b6f">tile2dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07621"></a>07621     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a2d9a689751afaa8af2df7c9adc5e0616">tile1dsp</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07622"></a>07622     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a1db7c5dbb35850f22b2527ac49a8ada6">rfspi</a>                        : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07623"></a>07623     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a36b4d5af6a357097ce0b2be0ed33411f">rfif_hab</a>                     : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07624"></a>07624     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a3c58c182d744ce1ee877a7397639da3f">rfif_rf</a>                      : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07625"></a>07625 <span class="preprocessor">#else</span>
<a name="l07626"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a3c58c182d744ce1ee877a7397639da3f">07626</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a3c58c182d744ce1ee877a7397639da3f">rfif_rf</a>                      : 1;
<a name="l07627"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a36b4d5af6a357097ce0b2be0ed33411f">07627</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a36b4d5af6a357097ce0b2be0ed33411f">rfif_hab</a>                     : 1;
<a name="l07628"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a1db7c5dbb35850f22b2527ac49a8ada6">07628</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a1db7c5dbb35850f22b2527ac49a8ada6">rfspi</a>                        : 1;
<a name="l07629"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a2d9a689751afaa8af2df7c9adc5e0616">07629</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a2d9a689751afaa8af2df7c9adc5e0616">tile1dsp</a>                     : 1;
<a name="l07630"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#aaf5fb2eb8789dca1dd5fa36dea302b6f">07630</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#aaf5fb2eb8789dca1dd5fa36dea302b6f">tile2dsp</a>                     : 1;
<a name="l07631"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ad65c43a5cc76f79a066f6c8af8f8ed3b">07631</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ad65c43a5cc76f79a066f6c8af8f8ed3b">tile3dsp</a>                     : 1;
<a name="l07632"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a61e128f8b0498c8c6dd9ad676c8b8bf1">07632</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#a61e128f8b0498c8c6dd9ad676c8b8bf1">token</a>                        : 1;
<a name="l07633"></a><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ac41f4285f32fe1e2f2ebd8e2202bf015">07633</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html#ac41f4285f32fe1e2f2ebd8e2202bf015">reserved_7_31</a>                : 25;
<a name="l07634"></a>07634 <span class="preprocessor">#endif</span>
<a name="l07635"></a>07635 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__reset1__state.html#aa198b1f7c20b47100e87f23342a72af8">s</a>;
<a name="l07636"></a><a class="code" href="unioncvmx__endor__rstclk__reset1__state.html#a1206398aa362c4ade374f2bd2aa96f4b">07636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__reset1__state_1_1cvmx__endor__rstclk__reset1__state__s.html">cvmx_endor_rstclk_reset1_state_s</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__state.html#a1206398aa362c4ade374f2bd2aa96f4b">cnf71xx</a>;
<a name="l07637"></a>07637 };
<a name="l07638"></a><a class="code" href="cvmx-endor-defs_8h.html#a73c7f5106d7021de50c8189ce1284558">07638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__reset1__state.html" title="cvmx_endor_rstclk_reset1_state">cvmx_endor_rstclk_reset1_state</a> <a class="code" href="unioncvmx__endor__rstclk__reset1__state.html" title="cvmx_endor_rstclk_reset1_state">cvmx_endor_rstclk_reset1_state_t</a>;
<a name="l07639"></a>07639 <span class="comment"></span>
<a name="l07640"></a>07640 <span class="comment">/**</span>
<a name="l07641"></a>07641 <span class="comment"> * cvmx_endor_rstclk_sw_intr_clr</span>
<a name="l07642"></a>07642 <span class="comment"> */</span>
<a name="l07643"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html">07643</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html" title="cvmx_endor_rstclk_sw_intr_clr">cvmx_endor_rstclk_sw_intr_clr</a> {
<a name="l07644"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html#a0f939016c49b507f830a1b0495cf1e7e">07644</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html#a0f939016c49b507f830a1b0495cf1e7e">u32</a>;
<a name="l07645"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html">07645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html">cvmx_endor_rstclk_sw_intr_clr_s</a> {
<a name="l07646"></a>07646 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07647"></a>07647 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abc69ec75e762efd55c9ceea6f8e2ff9d">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07648"></a>07648     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abd219e69ebc2f6ea93a8a2e3f05886cf">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07649"></a>07649 <span class="preprocessor">#else</span>
<a name="l07650"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abd219e69ebc2f6ea93a8a2e3f05886cf">07650</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abd219e69ebc2f6ea93a8a2e3f05886cf">sw_intr</a>                      : 24;
<a name="l07651"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abc69ec75e762efd55c9ceea6f8e2ff9d">07651</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html#abc69ec75e762efd55c9ceea6f8e2ff9d">timer_intr</a>                   : 8;
<a name="l07652"></a>07652 <span class="preprocessor">#endif</span>
<a name="l07653"></a>07653 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html#af55ef08dc2514d6025ce258e0f62f1be">s</a>;
<a name="l07654"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html#a4833835e3d99b11535bf8cd4952fab54">07654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__clr_1_1cvmx__endor__rstclk__sw__intr__clr__s.html">cvmx_endor_rstclk_sw_intr_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html#a4833835e3d99b11535bf8cd4952fab54">cnf71xx</a>;
<a name="l07655"></a>07655 };
<a name="l07656"></a><a class="code" href="cvmx-endor-defs_8h.html#a2724dc74116432de43861d1dccd6fda6">07656</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html" title="cvmx_endor_rstclk_sw_intr_clr">cvmx_endor_rstclk_sw_intr_clr</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__clr.html" title="cvmx_endor_rstclk_sw_intr_clr">cvmx_endor_rstclk_sw_intr_clr_t</a>;
<a name="l07657"></a>07657 <span class="comment"></span>
<a name="l07658"></a>07658 <span class="comment">/**</span>
<a name="l07659"></a>07659 <span class="comment"> * cvmx_endor_rstclk_sw_intr_set</span>
<a name="l07660"></a>07660 <span class="comment"> */</span>
<a name="l07661"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html">07661</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html" title="cvmx_endor_rstclk_sw_intr_set">cvmx_endor_rstclk_sw_intr_set</a> {
<a name="l07662"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html#ac387541e052485532bf410eab87ca4a0">07662</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html#ac387541e052485532bf410eab87ca4a0">u32</a>;
<a name="l07663"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html">07663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html">cvmx_endor_rstclk_sw_intr_set_s</a> {
<a name="l07664"></a>07664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07665"></a>07665 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a7d814107bf5fedd7bbd6283f563e52a9">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07666"></a>07666     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a8c87b163edae76adc0ad035bdf07b927">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07667"></a>07667 <span class="preprocessor">#else</span>
<a name="l07668"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a8c87b163edae76adc0ad035bdf07b927">07668</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a8c87b163edae76adc0ad035bdf07b927">sw_intr</a>                      : 24;
<a name="l07669"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a7d814107bf5fedd7bbd6283f563e52a9">07669</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html#a7d814107bf5fedd7bbd6283f563e52a9">timer_intr</a>                   : 8;
<a name="l07670"></a>07670 <span class="preprocessor">#endif</span>
<a name="l07671"></a>07671 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html#ac1f6c9ea9e0ca3a6529a43b35d79aa85">s</a>;
<a name="l07672"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html#aacb902469b550831408a0ad2b7c3a7e6">07672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__set_1_1cvmx__endor__rstclk__sw__intr__set__s.html">cvmx_endor_rstclk_sw_intr_set_s</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html#aacb902469b550831408a0ad2b7c3a7e6">cnf71xx</a>;
<a name="l07673"></a>07673 };
<a name="l07674"></a><a class="code" href="cvmx-endor-defs_8h.html#a3785cb1dac55c4ce47e9d32cdf5f5332">07674</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html" title="cvmx_endor_rstclk_sw_intr_set">cvmx_endor_rstclk_sw_intr_set</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__set.html" title="cvmx_endor_rstclk_sw_intr_set">cvmx_endor_rstclk_sw_intr_set_t</a>;
<a name="l07675"></a>07675 <span class="comment"></span>
<a name="l07676"></a>07676 <span class="comment">/**</span>
<a name="l07677"></a>07677 <span class="comment"> * cvmx_endor_rstclk_sw_intr_status</span>
<a name="l07678"></a>07678 <span class="comment"> */</span>
<a name="l07679"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html">07679</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html" title="cvmx_endor_rstclk_sw_intr_status">cvmx_endor_rstclk_sw_intr_status</a> {
<a name="l07680"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html#a7f1c25fcafd79769d7320c55b68213c2">07680</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html#a7f1c25fcafd79769d7320c55b68213c2">u32</a>;
<a name="l07681"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html">07681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html">cvmx_endor_rstclk_sw_intr_status_s</a> {
<a name="l07682"></a>07682 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07683"></a>07683 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#a69d1a37e0088c04abb276ef7bc79e537">timer_intr</a>                   : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07684"></a>07684     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#ad78d6234fadf5cd42fa69c17994cc1be">sw_intr</a>                      : 24; <span class="comment">/**&lt; reserved. */</span>
<a name="l07685"></a>07685 <span class="preprocessor">#else</span>
<a name="l07686"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#ad78d6234fadf5cd42fa69c17994cc1be">07686</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#ad78d6234fadf5cd42fa69c17994cc1be">sw_intr</a>                      : 24;
<a name="l07687"></a><a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#a69d1a37e0088c04abb276ef7bc79e537">07687</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html#a69d1a37e0088c04abb276ef7bc79e537">timer_intr</a>                   : 8;
<a name="l07688"></a>07688 <span class="preprocessor">#endif</span>
<a name="l07689"></a>07689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html#a81efd6b8d857b67656fd24991aa7b1c4">s</a>;
<a name="l07690"></a><a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html#a2a6646b81f2f30c39160fb3ae45a84d3">07690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__sw__intr__status_1_1cvmx__endor__rstclk__sw__intr__status__s.html">cvmx_endor_rstclk_sw_intr_status_s</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html#a2a6646b81f2f30c39160fb3ae45a84d3">cnf71xx</a>;
<a name="l07691"></a>07691 };
<a name="l07692"></a><a class="code" href="cvmx-endor-defs_8h.html#ac7f739e5a479b7059a6375cb72f9100e">07692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html" title="cvmx_endor_rstclk_sw_intr_status">cvmx_endor_rstclk_sw_intr_status</a> <a class="code" href="unioncvmx__endor__rstclk__sw__intr__status.html" title="cvmx_endor_rstclk_sw_intr_status">cvmx_endor_rstclk_sw_intr_status_t</a>;
<a name="l07693"></a>07693 <span class="comment"></span>
<a name="l07694"></a>07694 <span class="comment">/**</span>
<a name="l07695"></a>07695 <span class="comment"> * cvmx_endor_rstclk_time#_thrd</span>
<a name="l07696"></a>07696 <span class="comment"> */</span>
<a name="l07697"></a><a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html">07697</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html" title="cvmx_endor_rstclk_time::_thrd">cvmx_endor_rstclk_timex_thrd</a> {
<a name="l07698"></a><a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html#a9832d6afad1f7ea10da94e7e5ba23ce7">07698</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html#a9832d6afad1f7ea10da94e7e5ba23ce7">u32</a>;
<a name="l07699"></a><a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html">07699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html">cvmx_endor_rstclk_timex_thrd_s</a> {
<a name="l07700"></a>07700 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07701"></a>07701 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#a935c9ed3cbe0c384d87f83879ed9eaa7">reserved_24_31</a>               : 8;
<a name="l07702"></a>07702     uint32_t <a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#abc54be3b33b23d95b70dddb49103a933">value</a>                        : 24; <span class="comment">/**&lt; abc */</span>
<a name="l07703"></a>07703 <span class="preprocessor">#else</span>
<a name="l07704"></a><a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#abc54be3b33b23d95b70dddb49103a933">07704</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#abc54be3b33b23d95b70dddb49103a933">value</a>                        : 24;
<a name="l07705"></a><a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#a935c9ed3cbe0c384d87f83879ed9eaa7">07705</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html#a935c9ed3cbe0c384d87f83879ed9eaa7">reserved_24_31</a>               : 8;
<a name="l07706"></a>07706 <span class="preprocessor">#endif</span>
<a name="l07707"></a>07707 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html#a0fc5faa642d43f58b941804a1e0f4398">s</a>;
<a name="l07708"></a><a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html#abf23e0c8a46b7a328ddb5b970072d6f7">07708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timex__thrd_1_1cvmx__endor__rstclk__timex__thrd__s.html">cvmx_endor_rstclk_timex_thrd_s</a> <a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html#abf23e0c8a46b7a328ddb5b970072d6f7">cnf71xx</a>;
<a name="l07709"></a>07709 };
<a name="l07710"></a><a class="code" href="cvmx-endor-defs_8h.html#a95b740fded7d57d112cd0a54bff70f4b">07710</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html" title="cvmx_endor_rstclk_time::_thrd">cvmx_endor_rstclk_timex_thrd</a> <a class="code" href="unioncvmx__endor__rstclk__timex__thrd.html" title="cvmx_endor_rstclk_time::_thrd">cvmx_endor_rstclk_timex_thrd_t</a>;
<a name="l07711"></a>07711 <span class="comment"></span>
<a name="l07712"></a>07712 <span class="comment">/**</span>
<a name="l07713"></a>07713 <span class="comment"> * cvmx_endor_rstclk_timer_ctl</span>
<a name="l07714"></a>07714 <span class="comment"> */</span>
<a name="l07715"></a><a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html">07715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html" title="cvmx_endor_rstclk_timer_ctl">cvmx_endor_rstclk_timer_ctl</a> {
<a name="l07716"></a><a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html#ab1e5ecbde458740828023c991b39d577">07716</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html#ab1e5ecbde458740828023c991b39d577">u32</a>;
<a name="l07717"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html">07717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html">cvmx_endor_rstclk_timer_ctl_s</a> {
<a name="l07718"></a>07718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07719"></a>07719 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a03efdaa30e65bc829ac6fe8b8a0245ec">reserved_16_31</a>               : 16;
<a name="l07720"></a>07720     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a3314aa733e6e628e4a526193f70de065">intr_enb</a>                     : 8;  <span class="comment">/**&lt; abc */</span>
<a name="l07721"></a>07721     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#adf7fba7d1ff1082faafd5e7d4fa92a1e">reserved_3_7</a>                 : 5;
<a name="l07722"></a>07722     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#acf5d8532d47a0f619d7c3c1712fa7129">enb</a>                          : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07723"></a>07723     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a75bc22e0ccef5d6fd65459aeaaa6f379">cont</a>                         : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07724"></a>07724     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a2ae3dccf5ff7e3e228f835477c8d2838">clr</a>                          : 1;  <span class="comment">/**&lt; abc */</span>
<a name="l07725"></a>07725 <span class="preprocessor">#else</span>
<a name="l07726"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a2ae3dccf5ff7e3e228f835477c8d2838">07726</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a2ae3dccf5ff7e3e228f835477c8d2838">clr</a>                          : 1;
<a name="l07727"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a75bc22e0ccef5d6fd65459aeaaa6f379">07727</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a75bc22e0ccef5d6fd65459aeaaa6f379">cont</a>                         : 1;
<a name="l07728"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#acf5d8532d47a0f619d7c3c1712fa7129">07728</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#acf5d8532d47a0f619d7c3c1712fa7129">enb</a>                          : 1;
<a name="l07729"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#adf7fba7d1ff1082faafd5e7d4fa92a1e">07729</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#adf7fba7d1ff1082faafd5e7d4fa92a1e">reserved_3_7</a>                 : 5;
<a name="l07730"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a3314aa733e6e628e4a526193f70de065">07730</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a3314aa733e6e628e4a526193f70de065">intr_enb</a>                     : 8;
<a name="l07731"></a><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a03efdaa30e65bc829ac6fe8b8a0245ec">07731</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html#a03efdaa30e65bc829ac6fe8b8a0245ec">reserved_16_31</a>               : 16;
<a name="l07732"></a>07732 <span class="preprocessor">#endif</span>
<a name="l07733"></a>07733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html#a7a713ea40ff18f82de8e68823911ce80">s</a>;
<a name="l07734"></a><a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html#a7637cf752b4b7cf5247ec1ac5ec3bdd5">07734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__ctl_1_1cvmx__endor__rstclk__timer__ctl__s.html">cvmx_endor_rstclk_timer_ctl_s</a>  <a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html#a7637cf752b4b7cf5247ec1ac5ec3bdd5">cnf71xx</a>;
<a name="l07735"></a>07735 };
<a name="l07736"></a><a class="code" href="cvmx-endor-defs_8h.html#a11bfaa810789d2394f47c5d1e5dd4f43">07736</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html" title="cvmx_endor_rstclk_timer_ctl">cvmx_endor_rstclk_timer_ctl</a> <a class="code" href="unioncvmx__endor__rstclk__timer__ctl.html" title="cvmx_endor_rstclk_timer_ctl">cvmx_endor_rstclk_timer_ctl_t</a>;
<a name="l07737"></a>07737 <span class="comment"></span>
<a name="l07738"></a>07738 <span class="comment">/**</span>
<a name="l07739"></a>07739 <span class="comment"> * cvmx_endor_rstclk_timer_intr_clr</span>
<a name="l07740"></a>07740 <span class="comment"> */</span>
<a name="l07741"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html">07741</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html" title="cvmx_endor_rstclk_timer_intr_clr">cvmx_endor_rstclk_timer_intr_clr</a> {
<a name="l07742"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html#a0ca5bd1d0fdc71de79b27216a4f14e4e">07742</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html#a0ca5bd1d0fdc71de79b27216a4f14e4e">u32</a>;
<a name="l07743"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html">07743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html">cvmx_endor_rstclk_timer_intr_clr_s</a> {
<a name="l07744"></a>07744 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07745"></a>07745 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a7722c348751018364012110e33df7f1d">reserved_8_31</a>                : 24;
<a name="l07746"></a>07746     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a9496c72a03f14e605c6d2b3b05ab00b3">clr</a>                          : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07747"></a>07747 <span class="preprocessor">#else</span>
<a name="l07748"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a9496c72a03f14e605c6d2b3b05ab00b3">07748</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a9496c72a03f14e605c6d2b3b05ab00b3">clr</a>                          : 8;
<a name="l07749"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a7722c348751018364012110e33df7f1d">07749</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html#a7722c348751018364012110e33df7f1d">reserved_8_31</a>                : 24;
<a name="l07750"></a>07750 <span class="preprocessor">#endif</span>
<a name="l07751"></a>07751 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html#ab9029b7a76d1a0924808ac4ba1912d3f">s</a>;
<a name="l07752"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html#a1f55b58fd3ad8cb689ae474a77486f1a">07752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__intr__clr_1_1cvmx__endor__rstclk__timer__intr__clr__s.html">cvmx_endor_rstclk_timer_intr_clr_s</a> <a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html#a1f55b58fd3ad8cb689ae474a77486f1a">cnf71xx</a>;
<a name="l07753"></a>07753 };
<a name="l07754"></a><a class="code" href="cvmx-endor-defs_8h.html#a7bad2636edd1c8bee9a00ef60945722a">07754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html" title="cvmx_endor_rstclk_timer_intr_clr">cvmx_endor_rstclk_timer_intr_clr</a> <a class="code" href="unioncvmx__endor__rstclk__timer__intr__clr.html" title="cvmx_endor_rstclk_timer_intr_clr">cvmx_endor_rstclk_timer_intr_clr_t</a>;
<a name="l07755"></a>07755 <span class="comment"></span>
<a name="l07756"></a>07756 <span class="comment">/**</span>
<a name="l07757"></a>07757 <span class="comment"> * cvmx_endor_rstclk_timer_intr_status</span>
<a name="l07758"></a>07758 <span class="comment"> */</span>
<a name="l07759"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html">07759</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html" title="cvmx_endor_rstclk_timer_intr_status">cvmx_endor_rstclk_timer_intr_status</a> {
<a name="l07760"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html#a8b8cce7551dd002c45a8ec2f3a52f431">07760</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html#a8b8cce7551dd002c45a8ec2f3a52f431">u32</a>;
<a name="l07761"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html">07761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html">cvmx_endor_rstclk_timer_intr_status_s</a> {
<a name="l07762"></a>07762 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07763"></a>07763 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#ae0d6552e7b4a7e964a43ade9d756784c">reserved_8_31</a>                : 24;
<a name="l07764"></a>07764     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#a3baeca6c7c3292abdb715ef300b57e5a">status</a>                       : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07765"></a>07765 <span class="preprocessor">#else</span>
<a name="l07766"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#a3baeca6c7c3292abdb715ef300b57e5a">07766</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#a3baeca6c7c3292abdb715ef300b57e5a">status</a>                       : 8;
<a name="l07767"></a><a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#ae0d6552e7b4a7e964a43ade9d756784c">07767</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html#ae0d6552e7b4a7e964a43ade9d756784c">reserved_8_31</a>                : 24;
<a name="l07768"></a>07768 <span class="preprocessor">#endif</span>
<a name="l07769"></a>07769 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html#aae3409ddcd5ac5110ea70bc37f39b04a">s</a>;
<a name="l07770"></a><a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html#a31190e690bb1c230902ad11dcabb2d5c">07770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__intr__status_1_1cvmx__endor__rstclk__timer__intr__status__s.html">cvmx_endor_rstclk_timer_intr_status_s</a> <a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html#a31190e690bb1c230902ad11dcabb2d5c">cnf71xx</a>;
<a name="l07771"></a>07771 };
<a name="l07772"></a><a class="code" href="cvmx-endor-defs_8h.html#a74e16c551d924aedd913e081b6bd52f9">07772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html" title="cvmx_endor_rstclk_timer_intr_status">cvmx_endor_rstclk_timer_intr_status</a> <a class="code" href="unioncvmx__endor__rstclk__timer__intr__status.html" title="cvmx_endor_rstclk_timer_intr_status">cvmx_endor_rstclk_timer_intr_status_t</a>;
<a name="l07773"></a>07773 <span class="comment"></span>
<a name="l07774"></a>07774 <span class="comment">/**</span>
<a name="l07775"></a>07775 <span class="comment"> * cvmx_endor_rstclk_timer_max</span>
<a name="l07776"></a>07776 <span class="comment"> */</span>
<a name="l07777"></a><a class="code" href="unioncvmx__endor__rstclk__timer__max.html">07777</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__max.html" title="cvmx_endor_rstclk_timer_max">cvmx_endor_rstclk_timer_max</a> {
<a name="l07778"></a><a class="code" href="unioncvmx__endor__rstclk__timer__max.html#a03135110f5d19d9d3794a50471a2d62a">07778</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timer__max.html#a03135110f5d19d9d3794a50471a2d62a">u32</a>;
<a name="l07779"></a><a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html">07779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html">cvmx_endor_rstclk_timer_max_s</a> {
<a name="l07780"></a>07780 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07781"></a>07781 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html#a5a3c6801a83a1088f687a17923f57aea">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07782"></a>07782 <span class="preprocessor">#else</span>
<a name="l07783"></a><a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html#a5a3c6801a83a1088f687a17923f57aea">07783</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html#a5a3c6801a83a1088f687a17923f57aea">value</a>                        : 32;
<a name="l07784"></a>07784 <span class="preprocessor">#endif</span>
<a name="l07785"></a>07785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timer__max.html#aefb4d7717445ad16a3ca6c36203a6cb4">s</a>;
<a name="l07786"></a><a class="code" href="unioncvmx__endor__rstclk__timer__max.html#ac976f97c3dfb37c5405d554126cdafa5">07786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__max_1_1cvmx__endor__rstclk__timer__max__s.html">cvmx_endor_rstclk_timer_max_s</a>  <a class="code" href="unioncvmx__endor__rstclk__timer__max.html#ac976f97c3dfb37c5405d554126cdafa5">cnf71xx</a>;
<a name="l07787"></a>07787 };
<a name="l07788"></a><a class="code" href="cvmx-endor-defs_8h.html#ae44601c7d71b1cf538349e39b78e71be">07788</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__max.html" title="cvmx_endor_rstclk_timer_max">cvmx_endor_rstclk_timer_max</a> <a class="code" href="unioncvmx__endor__rstclk__timer__max.html" title="cvmx_endor_rstclk_timer_max">cvmx_endor_rstclk_timer_max_t</a>;
<a name="l07789"></a>07789 <span class="comment"></span>
<a name="l07790"></a>07790 <span class="comment">/**</span>
<a name="l07791"></a>07791 <span class="comment"> * cvmx_endor_rstclk_timer_value</span>
<a name="l07792"></a>07792 <span class="comment"> */</span>
<a name="l07793"></a><a class="code" href="unioncvmx__endor__rstclk__timer__value.html">07793</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__value.html" title="cvmx_endor_rstclk_timer_value">cvmx_endor_rstclk_timer_value</a> {
<a name="l07794"></a><a class="code" href="unioncvmx__endor__rstclk__timer__value.html#ab9290175e567d1139527cec6e5cff0f5">07794</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__timer__value.html#ab9290175e567d1139527cec6e5cff0f5">u32</a>;
<a name="l07795"></a><a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html">07795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html">cvmx_endor_rstclk_timer_value_s</a> {
<a name="l07796"></a>07796 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07797"></a>07797 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html#a8c8dc0b388fe7269d5141d08d3e74c56">value</a>                        : 32; <span class="comment">/**&lt; reserved. */</span>
<a name="l07798"></a>07798 <span class="preprocessor">#else</span>
<a name="l07799"></a><a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html#a8c8dc0b388fe7269d5141d08d3e74c56">07799</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html#a8c8dc0b388fe7269d5141d08d3e74c56">value</a>                        : 32;
<a name="l07800"></a>07800 <span class="preprocessor">#endif</span>
<a name="l07801"></a>07801 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__timer__value.html#a83026e7307f8f0e4f22b242beef54c3d">s</a>;
<a name="l07802"></a><a class="code" href="unioncvmx__endor__rstclk__timer__value.html#a75424821ed7bf961149da70d9a62ca01">07802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__timer__value_1_1cvmx__endor__rstclk__timer__value__s.html">cvmx_endor_rstclk_timer_value_s</a> <a class="code" href="unioncvmx__endor__rstclk__timer__value.html#a75424821ed7bf961149da70d9a62ca01">cnf71xx</a>;
<a name="l07803"></a>07803 };
<a name="l07804"></a><a class="code" href="cvmx-endor-defs_8h.html#ab95de389457f9b9fb176e22e3ad746fd">07804</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__timer__value.html" title="cvmx_endor_rstclk_timer_value">cvmx_endor_rstclk_timer_value</a> <a class="code" href="unioncvmx__endor__rstclk__timer__value.html" title="cvmx_endor_rstclk_timer_value">cvmx_endor_rstclk_timer_value_t</a>;
<a name="l07805"></a>07805 <span class="comment"></span>
<a name="l07806"></a>07806 <span class="comment">/**</span>
<a name="l07807"></a>07807 <span class="comment"> * cvmx_endor_rstclk_version</span>
<a name="l07808"></a>07808 <span class="comment"> */</span>
<a name="l07809"></a><a class="code" href="unioncvmx__endor__rstclk__version.html">07809</a> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__version.html" title="cvmx_endor_rstclk_version">cvmx_endor_rstclk_version</a> {
<a name="l07810"></a><a class="code" href="unioncvmx__endor__rstclk__version.html#aa230be8253c7e6a2825276a35cbe594d">07810</a>     uint32_t <a class="code" href="unioncvmx__endor__rstclk__version.html#aa230be8253c7e6a2825276a35cbe594d">u32</a>;
<a name="l07811"></a><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html">07811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html">cvmx_endor_rstclk_version_s</a> {
<a name="l07812"></a>07812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07813"></a>07813 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a2ff65e7782f5f2d4f72ac77ca07b4858">reserved_16_31</a>               : 16;
<a name="l07814"></a>07814     uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a110869af97db4c1333c0465335a5a6a8">major</a>                        : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07815"></a>07815     uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a76fc43574a25264b9e43bbe8c90d8095">minor</a>                        : 8;  <span class="comment">/**&lt; reserved. */</span>
<a name="l07816"></a>07816 <span class="preprocessor">#else</span>
<a name="l07817"></a><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a76fc43574a25264b9e43bbe8c90d8095">07817</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a76fc43574a25264b9e43bbe8c90d8095">minor</a>                        : 8;
<a name="l07818"></a><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a110869af97db4c1333c0465335a5a6a8">07818</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a110869af97db4c1333c0465335a5a6a8">major</a>                        : 8;
<a name="l07819"></a><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a2ff65e7782f5f2d4f72ac77ca07b4858">07819</a>     uint32_t <a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html#a2ff65e7782f5f2d4f72ac77ca07b4858">reserved_16_31</a>               : 16;
<a name="l07820"></a>07820 <span class="preprocessor">#endif</span>
<a name="l07821"></a>07821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__endor__rstclk__version.html#af169e5a672fa05931af117827dd8968b">s</a>;
<a name="l07822"></a><a class="code" href="unioncvmx__endor__rstclk__version.html#a27a0ec578d9bf4e8c4e201c45b959679">07822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__endor__rstclk__version_1_1cvmx__endor__rstclk__version__s.html">cvmx_endor_rstclk_version_s</a>    <a class="code" href="unioncvmx__endor__rstclk__version.html#a27a0ec578d9bf4e8c4e201c45b959679">cnf71xx</a>;
<a name="l07823"></a>07823 };
<a name="l07824"></a><a class="code" href="cvmx-endor-defs_8h.html#acf60b8eed3bf64bee98fd9f470f6100e">07824</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__endor__rstclk__version.html" title="cvmx_endor_rstclk_version">cvmx_endor_rstclk_version</a> <a class="code" href="unioncvmx__endor__rstclk__version.html" title="cvmx_endor_rstclk_version">cvmx_endor_rstclk_version_t</a>;
<a name="l07825"></a>07825 
<a name="l07826"></a>07826 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
