{
  "design": {
    "design_info": {
      "boundary_crc": "0x701804017A7109E7",
      "device": "xc7z020clg400-1",
      "name": "clocked_i2s",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "stream_controller_0": "",
      "i2s_module_0": "",
      "util_ds_buf_1": "",
      "Clock_Manager_0": "",
      "processing_system7_0": "",
      "oscilator_stub_0": "",
      "proc_sys_reset_0": "",
      "RNG_N_0": "",
      "RNG_N_1": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "lrclk_out": {
        "direction": "O"
      },
      "bclk_out": {
        "direction": "O"
      },
      "sdata": {
        "direction": "O"
      },
      "mclk_out": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "clocked_i2s_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "554.143"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "432.485"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "24.57601"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "39.125"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "24.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "8"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "stream_controller_0": {
        "vlnv": "xilinx.com:module_ref:stream_controller:1.0",
        "xci_name": "clocked_i2s_stream_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stream_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "fifo_full": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "fifo_75": {
            "direction": "I"
          },
          "sysclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "clocked_i2s_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "has_data": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "clocked_i2s_util_ds_buf_0_0_BUFG_O",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "push_en": {
            "direction": "O"
          },
          "rejection": {
            "direction": "O"
          }
        }
      },
      "i2s_module_0": {
        "vlnv": "xilinx.com:module_ref:i2s_module:1.0",
        "xci_name": "clocked_i2s_i2s_module_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2s_module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "clocked_i2s_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "mclk_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "mclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "24576005",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "bclk": {
            "direction": "I"
          },
          "lrclk": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "push": {
            "direction": "I"
          },
          "sdata": {
            "direction": "O"
          },
          "bclk_out": {
            "direction": "O"
          },
          "lrclk_out": {
            "direction": "O"
          },
          "fifo_full": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "fifo_3_qtr": {
            "direction": "O"
          },
          "fifo_half": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "fifo_empty": {
            "direction": "O"
          },
          "fifo_overflow": {
            "direction": "O"
          },
          "fifo_count": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "clocked_i2s_util_ds_buf_0_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFH"
          }
        }
      },
      "Clock_Manager_0": {
        "vlnv": "xilinx.com:module_ref:Clock_Manager:1.0",
        "xci_name": "clocked_i2s_Clock_Manager_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clock_Manager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_125MHz": {
            "direction": "I"
          },
          "clk_24_576MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "24576005",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_100MHz": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "clocked_i2s_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "async_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_en_6_144MHz": {
            "direction": "O"
          },
          "clk_en_96kHz": {
            "direction": "O"
          },
          "sync_reset_24MHz": {
            "direction": "O"
          },
          "sync_resetn_24MHz": {
            "direction": "O"
          },
          "sync_reset_100MHz": {
            "direction": "O"
          },
          "sync_resetn_100MHz": {
            "direction": "O"
          },
          "sync_reset_125MHz": {
            "direction": "O"
          },
          "sync_resetn_125MHz": {
            "direction": "O"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "clocked_i2s_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "125000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "oscilator_stub_0": {
        "vlnv": "xilinx.com:module_ref:oscilator_stub:1.0",
        "xci_name": "clocked_i2s_oscilator_stub_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "oscilator_stub",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pause": {
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "note_state": {
            "direction": "I"
          },
          "trigger": {
            "direction": "I"
          },
          "waveform_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "note_index": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "velocity": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "output_ready": {
            "direction": "O"
          },
          "outout_oscilator": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "clocked_i2s_proc_sys_reset_0_0"
      },
      "RNG_N_0": {
        "vlnv": "xilinx.com:module_ref:RNG_N:1.0",
        "xci_name": "clocked_i2s_RNG_N_0_0",
        "parameters": {
          "n": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RNG_N",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sysclk": {
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "RND": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "RNG_N_1": {
        "vlnv": "xilinx.com:module_ref:RNG_N:1.0",
        "xci_name": "clocked_i2s_RNG_N_0_1",
        "parameters": {
          "n": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RNG_N",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sysclk": {
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "RND": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "Clock_Manager_0_clk_en_12_288MHz": {
        "ports": [
          "Clock_Manager_0/clk_en_6_144MHz",
          "i2s_module_0/bclk"
        ]
      },
      "Clock_Manager_0_clk_en_96kHz": {
        "ports": [
          "Clock_Manager_0/clk_en_96kHz",
          "i2s_module_0/lrclk"
        ]
      },
      "Clock_Manager_0_sync_resetn_100MHz1": {
        "ports": [
          "Clock_Manager_0/sync_resetn_100MHz",
          "i2s_module_0/sys_resetn"
        ]
      },
      "Clock_Manager_0_sync_resetn_125MHz": {
        "ports": [
          "Clock_Manager_0/sync_resetn_125MHz",
          "clk_wiz_0/resetn"
        ]
      },
      "Clock_Manager_0_sync_resetn_24MHz": {
        "ports": [
          "Clock_Manager_0/sync_resetn_24MHz",
          "i2s_module_0/mclk_resetn"
        ]
      },
      "RNG_N_0_RND": {
        "ports": [
          "RNG_N_0/RND",
          "oscilator_stub_0/note_index"
        ]
      },
      "RNG_N_1_RND": {
        "ports": [
          "RNG_N_1/RND",
          "oscilator_stub_0/velocity"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mclk_out",
          "i2s_module_0/mclk",
          "Clock_Manager_0/clk_24_576MHz"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "util_ds_buf_1/BUFH_O",
          "clk_wiz_0/clk_in1",
          "Clock_Manager_0/clk_125MHz"
        ]
      },
      "i2s_module_0_bclk_out": {
        "ports": [
          "i2s_module_0/bclk_out",
          "bclk_out"
        ]
      },
      "i2s_module_0_fifo_3_qtr": {
        "ports": [
          "i2s_module_0/fifo_3_qtr",
          "stream_controller_0/fifo_75"
        ]
      },
      "i2s_module_0_fifo_full": {
        "ports": [
          "i2s_module_0/fifo_full",
          "stream_controller_0/fifo_full"
        ]
      },
      "i2s_module_0_lrclk_out": {
        "ports": [
          "i2s_module_0/lrclk_out",
          "lrclk_out"
        ]
      },
      "i2s_module_0_sdata": {
        "ports": [
          "i2s_module_0/sdata",
          "sdata"
        ]
      },
      "oscilator_stub_0_outout_oscilator": {
        "ports": [
          "oscilator_stub_0/outout_oscilator",
          "i2s_module_0/data_in"
        ]
      },
      "oscilator_stub_0_output_ready": {
        "ports": [
          "oscilator_stub_0/output_ready",
          "stream_controller_0/has_data"
        ]
      },
      "pl_clk_1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "stream_controller_0/sysclk",
          "i2s_module_0/sys_clk",
          "Clock_Manager_0/clk_100MHz",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "oscilator_stub_0/clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "RNG_N_0/sysclk",
          "RNG_N_1/sysclk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "oscilator_stub_0/rst_n",
          "RNG_N_0/RESET",
          "RNG_N_1/RESET"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "util_ds_buf_1/BUFH_I"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "Clock_Manager_0/async_resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "stream_controller_0_push_en": {
        "ports": [
          "stream_controller_0/push_en",
          "i2s_module_0/push"
        ]
      },
      "stream_controller_0_rejection": {
        "ports": [
          "stream_controller_0/rejection",
          "oscilator_stub_0/pause"
        ]
      }
    }
  }
}