PPA Report for Variable Duty Cycle PWM Clock
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 5
IO Count: 7
Cell Count: 33

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 266.38 MHz
Reg-to-Reg Critical Path Delay: 3.054 ns

POWER METRICS:
-------------
Total Power Consumption: 0.894 W
