ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Jun 19, 2020 at 17:48:03 CST
ncverilog
	-f pre.f
		testfixture.v
		SOBEL.v
		+nc64bit
		+access+r
Recompiling... reason: file './SOBEL.v' is newer than expected.
	expected: Fri Jun 19 17:43:36 2020
	actual:   Fri Jun 19 17:47:45 2020
file: SOBEL.v
	module worklib.SOBEL:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SOBEL:v <0x413d7b78>
			streams:  35, words: 27558
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               64      64
		Scalar wires:             6       -
		Vectored wires:           7       -
		Always blocks:           25      25
		Initial blocks:          14      14
		Cont. assignments:        1       1
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SOBEL.fsdb'
*Verdi* : Begin traversing the scope (testfixture.u_sobel), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

 Sobel X  is correct !
 Sobel Y  is correct !
 Sobel combine is correct !
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Sobel X data have been generated successfully! The result is PASS!!

Congratulations! Sobel Y data have been generated successfully! The result is PASS!!

Congratulations! Sobel combine data have been generated successfully! The result is PASS!!

-----------------------------------------------------

Simulation complete via $finish(1) at time 18492980 NS + 0
./testfixture.v:205         #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Jun 19, 2020 at 17:48:12 CST  (total: 00:00:09)
