{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 01:20:21 2013 " "Info: Processing started: Wed Aug 28 01:20:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomba.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bomba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bomba-arc_bomba " "Info: Found design unit 1: Bomba-arc_bomba" {  } { { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Bomba " "Info: Found entity 1: Bomba" {  } { { "Bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bomba " "Info: Elaborating entity \"Bomba\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_frequencia.vhd 2 1 " "Warning: Using design file divisor_frequencia.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_frequencia-arc_div " "Info: Found design unit 1: Divisor_frequencia-arc_div" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_frequencia " "Info: Found entity 1: Divisor_frequencia" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_frequencia Divisor_frequencia:Divisor_de_frequência " "Info: Elaborating entity \"Divisor_frequencia\" for hierarchy \"Divisor_frequencia:Divisor_de_frequência\"" {  } { { "Bomba.vhd" "Divisor_de_frequência" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divisor_frequencia.vhd(38) " "Warning (10492): VHDL Process Statement warning at divisor_frequencia.vhd(38): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/divisor_frequencia.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Warning: Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arc_contador " "Info: Found design unit 1: contador-arc_contador" {  } { { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/contador.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/contador.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:Cont_reg " "Info: Elaborating entity \"contador\" for hierarchy \"contador:Cont_reg\"" {  } { { "Bomba.vhd" "Cont_reg" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flip_flop_d.vhd 2 1 " "Warning: Using design file flip_flop_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_D-arq_flip_flop_D " "Info: Found design unit 1: flip_flop_D-arq_flip_flop_D" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Info: Found entity 1: flip_flop_D" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D contador:Cont_reg\|flip_flop_D:Contador_1 " "Info: Elaborating entity \"flip_flop_D\" for hierarchy \"contador:Cont_reg\|flip_flop_D:Contador_1\"" {  } { { "contador.vhd" "Contador_1" { Text "C:/Users/Jean/Desktop/Bomba/contador.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear flip_flop_d.vhd(16) " "Warning (10492): VHDL Process Statement warning at flip_flop_d.vhd(16): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/flip_flop_d.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sete_seg_bomba.vhd 2 1 " "Warning: Using design file sete_seg_bomba.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_seg_bomba-arc_seg " "Info: Found design unit 1: sete_seg_bomba-arc_seg" {  } { { "sete_seg_bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/sete_seg_bomba.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sete_seg_bomba " "Info: Found entity 1: sete_seg_bomba" {  } { { "sete_seg_bomba.vhd" "" { Text "C:/Users/Jean/Desktop/Bomba/sete_seg_bomba.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_seg_bomba sete_seg_bomba:Display " "Info: Elaborating entity \"sete_seg_bomba\" for hierarchy \"sete_seg_bomba:Display\"" {  } { { "Bomba.vhd" "Display" { Text "C:/Users/Jean/Desktop/Bomba/Bomba.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Info: Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Info: Implemented 91 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 01:20:23 2013 " "Info: Processing ended: Wed Aug 28 01:20:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
