<stg><name>levmarq</name>


<trans_list>

<trans id="735" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="128" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="166" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %g_addr = getelementptr i32 %g, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %g_addr_1 = getelementptr i32 %g, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="g_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %g_addr_2 = getelementptr i32 %g, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="g_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:4 %store_ln4 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln4 = br void %VITIS_LOOP_14_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_14_2:0 %x_1 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_14_2:1 %icmp_ln4 = icmp_eq  i11 %x_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_14_2:2 %add_ln4 = add i11 %x_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_14_2:3 %br_ln4 = br i1 %icmp_ln4, void %VITIS_LOOP_14_2.split, void %for.end34

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_14_2.split:5 %trunc_ln8 = trunc i11 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:6 %zext_ln8 = zext i10 %trunc_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
for.end34:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="182" st_id="4" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="183" st_id="5" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="184" st_id="6" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:7 %x_assign = sitofp i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="196" st_id="12" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="208" st_id="15" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="212" st_id="16" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:8 %d_1 = fmul i32 %x_assign, i32 -0.67

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:21 %d_2 = fmul i32 %x_assign, i32 -9.76

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:33 %d_3 = fmul i32 %x_assign, i32 -4.21

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:52 %d_4 = fmul i32 %x_assign, i32 -0.76

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="228" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="232" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="236" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="240" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="244" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="248" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="252" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:9 %add_i = fadd i32 %d_1, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:22 %add12_i = fadd i32 %d_2, i32 0.2

]]></Node>
<StgValue><ssdm name="add12_i"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:34 %add24_i = fadd i32 %d_3, i32 0.2

]]></Node>
<StgValue><ssdm name="add24_i"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="256" st_id="27" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="260" st_id="28" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:53 %add_i1 = fadd i32 %d_4, i32 0.2

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="268" st_id="30" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="272" st_id="31" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="276" st_id="32" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="280" st_id="33" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="284" st_id="34" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:10 %mul1_i = fmul i32 %add_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:23 %mul13_i = fmul i32 %add12_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:35 %mul25_i = fmul i32 %add24_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul25_i"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="288" st_id="35" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="292" st_id="36" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="296" st_id="37" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:54 %mul1_i1 = fmul i32 %add_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul1_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="300" st_id="38" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="304" st_id="39" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="305" st_id="39" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="307" st_id="39" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="308" st_id="40" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="312" st_id="41" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="313" st_id="41" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="314" st_id="41" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="316" st_id="42" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="318" st_id="42" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="319" st_id="42" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="320" st_id="43" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="324" st_id="44" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:11 %add2_i = fadd i32 %mul1_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:24 %add14_i = fadd i32 %mul13_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add14_i"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:36 %add26_i = fadd i32 %mul25_i, i32 0.3

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="328" st_id="45" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="332" st_id="46" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="333" st_id="46" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="334" st_id="46" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="336" st_id="47" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:55 %add2_i1 = fadd i32 %mul1_i1, i32 0.3

]]></Node>
<StgValue><ssdm name="add2_i1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="340" st_id="48" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="341" st_id="48" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="342" st_id="48" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="343" st_id="48" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="344" st_id="49" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="345" st_id="49" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="346" st_id="49" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="347" st_id="49" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="348" st_id="50" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="349" st_id="50" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="350" st_id="50" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="351" st_id="50" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="352" st_id="51" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="354" st_id="51" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="355" st_id="51" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="356" st_id="52" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:12 %mul3_i = fmul i32 %add2_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="357" st_id="52" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:25 %mul15_i = fmul i32 %add14_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul15_i"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:37 %mul27_i = fmul i32 %add26_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul27_i"/></StgValue>
</operation>

<operation id="359" st_id="52" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="360" st_id="53" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="364" st_id="54" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="367" st_id="54" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="368" st_id="55" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:56 %mul3_i1 = fmul i32 %add2_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul3_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="372" st_id="56" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="376" st_id="57" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="380" st_id="58" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="383" st_id="58" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="384" st_id="59" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="385" st_id="59" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="386" st_id="59" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="387" st_id="59" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="388" st_id="60" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="389" st_id="60" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="390" st_id="60" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="391" st_id="60" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="392" st_id="61" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="393" st_id="61" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="394" st_id="61" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="395" st_id="61" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="396" st_id="62" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:13 %add4_i = fadd i32 %mul3_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:26 %add16_i = fadd i32 %mul15_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="398" st_id="62" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:38 %add28_i = fadd i32 %mul27_i, i32 0.6

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="399" st_id="62" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="400" st_id="63" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="401" st_id="63" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="402" st_id="63" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="403" st_id="63" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="404" st_id="64" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="405" st_id="64" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="406" st_id="64" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="407" st_id="64" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="408" st_id="65" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="409" st_id="65" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="410" st_id="65" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="411" st_id="65" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:57 %add4_i1 = fadd i32 %mul3_i1, i32 0.6

]]></Node>
<StgValue><ssdm name="add4_i1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="412" st_id="66" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="413" st_id="66" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="414" st_id="66" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="415" st_id="66" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="416" st_id="67" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="417" st_id="67" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="418" st_id="67" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="419" st_id="67" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="420" st_id="68" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="421" st_id="68" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="422" st_id="68" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="423" st_id="68" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="424" st_id="69" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="425" st_id="69" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="426" st_id="69" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="428" st_id="70" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:14 %mul5_i = fmul i32 %add4_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="429" st_id="70" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:27 %mul17_i = fmul i32 %add16_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>

<operation id="430" st_id="70" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:39 %mul29_i = fmul i32 %add28_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="431" st_id="70" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="432" st_id="71" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="433" st_id="71" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="434" st_id="71" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="435" st_id="71" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="436" st_id="72" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="437" st_id="72" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="438" st_id="72" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="439" st_id="72" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="440" st_id="73" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="441" st_id="73" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="442" st_id="73" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="443" st_id="73" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:58 %mul5_i1 = fmul i32 %add4_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul5_i1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="444" st_id="74" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="445" st_id="74" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="446" st_id="74" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="447" st_id="74" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="448" st_id="75" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="449" st_id="75" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="450" st_id="75" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="451" st_id="75" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="452" st_id="76" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="453" st_id="76" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="454" st_id="76" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="455" st_id="76" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="456" st_id="77" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="460" st_id="78" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="461" st_id="78" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="462" st_id="78" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="463" st_id="78" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="464" st_id="79" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="465" st_id="79" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="466" st_id="79" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="467" st_id="79" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="468" st_id="80" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:15 %add6_i = fadd i32 %mul5_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="469" st_id="80" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:28 %add18_i = fadd i32 %mul17_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add18_i"/></StgValue>
</operation>

<operation id="470" st_id="80" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:40 %add30_i = fadd i32 %mul29_i, i32 0.2

]]></Node>
<StgValue><ssdm name="add30_i"/></StgValue>
</operation>

<operation id="471" st_id="80" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="472" st_id="81" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="473" st_id="81" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="474" st_id="81" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="475" st_id="81" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="476" st_id="82" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="477" st_id="82" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="478" st_id="82" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="479" st_id="82" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="480" st_id="83" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="481" st_id="83" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="482" st_id="83" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="483" st_id="83" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:59 %add6_i1 = fadd i32 %mul5_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="add6_i1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="484" st_id="84" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="485" st_id="84" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="486" st_id="84" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="487" st_id="84" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="488" st_id="85" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="489" st_id="85" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="490" st_id="85" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="491" st_id="85" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="492" st_id="86" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="493" st_id="86" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="494" st_id="86" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="495" st_id="86" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="496" st_id="87" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="497" st_id="87" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="498" st_id="87" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="499" st_id="87" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="500" st_id="88" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:16 %mul7_i = fmul i32 %add6_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="501" st_id="88" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:29 %mul19_i = fmul i32 %add18_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="502" st_id="88" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:41 %mul31_i = fmul i32 %add30_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul31_i"/></StgValue>
</operation>

<operation id="503" st_id="88" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="504" st_id="89" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="505" st_id="89" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="506" st_id="89" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="507" st_id="89" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="508" st_id="90" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="509" st_id="90" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="510" st_id="90" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="511" st_id="90" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="512" st_id="91" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="513" st_id="91" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="514" st_id="91" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="515" st_id="91" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:60 %mul7_i1 = fmul i32 %add6_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul7_i1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="516" st_id="92" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="517" st_id="92" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="518" st_id="92" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="519" st_id="92" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="520" st_id="93" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="521" st_id="93" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="522" st_id="93" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="523" st_id="93" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="524" st_id="94" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="525" st_id="94" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="526" st_id="94" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="527" st_id="94" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="528" st_id="95" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="529" st_id="95" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="530" st_id="95" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="531" st_id="95" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="532" st_id="96" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="533" st_id="96" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="534" st_id="96" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="535" st_id="96" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="536" st_id="97" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="537" st_id="97" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="538" st_id="97" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="539" st_id="97" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="540" st_id="98" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:17 %add8_i = fadd i32 %mul7_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="541" st_id="98" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:30 %add20_i = fadd i32 %mul19_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add20_i"/></StgValue>
</operation>

<operation id="542" st_id="98" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:42 %add32_i = fadd i32 %mul31_i, i32 0.7

]]></Node>
<StgValue><ssdm name="add32_i"/></StgValue>
</operation>

<operation id="543" st_id="98" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="544" st_id="99" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="545" st_id="99" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="546" st_id="99" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="547" st_id="99" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="548" st_id="100" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="549" st_id="100" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="550" st_id="100" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="551" st_id="100" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="552" st_id="101" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="553" st_id="101" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="554" st_id="101" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="555" st_id="101" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:61 %add8_i1 = fadd i32 %mul7_i1, i32 0.7

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="556" st_id="102" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="557" st_id="102" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="558" st_id="102" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="559" st_id="102" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="560" st_id="103" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="561" st_id="103" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="562" st_id="103" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="563" st_id="103" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="564" st_id="104" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="565" st_id="104" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="566" st_id="104" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="567" st_id="104" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="568" st_id="105" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="569" st_id="105" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="570" st_id="105" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="571" st_id="105" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="572" st_id="106" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:18 %mul9_i = fmul i32 %add8_i, i32 %d_1

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="573" st_id="106" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:31 %mul21_i = fmul i32 %add20_i, i32 %d_2

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="574" st_id="106" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:43 %mul33_i = fmul i32 %add32_i, i32 %d_3

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="575" st_id="106" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="576" st_id="107" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="577" st_id="107" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="578" st_id="107" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="579" st_id="107" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="580" st_id="108" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="581" st_id="108" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="582" st_id="108" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="583" st_id="108" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="584" st_id="109" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="585" st_id="109" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="586" st_id="109" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="587" st_id="109" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="588" st_id="109" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:62 %mul9_i1 = fmul i32 %add8_i1, i32 %d_4

]]></Node>
<StgValue><ssdm name="mul9_i1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="589" st_id="110" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="590" st_id="110" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="591" st_id="110" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="592" st_id="110" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="593" st_id="110" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="594" st_id="111" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="595" st_id="111" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="596" st_id="111" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="597" st_id="111" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="598" st_id="111" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="599" st_id="112" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="600" st_id="112" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="601" st_id="112" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="602" st_id="112" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="603" st_id="112" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="604" st_id="113" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="605" st_id="113" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="606" st_id="113" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="607" st_id="113" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="608" st_id="113" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="609" st_id="114" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="610" st_id="114" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="611" st_id="114" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="612" st_id="114" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="613" st_id="114" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="614" st_id="115" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="615" st_id="115" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="616" st_id="115" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="617" st_id="115" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="618" st_id="115" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="619" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_14_2.split:0 %zext_ln4 = zext i11 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="620" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_14_2.split:3 %dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="dysq_addr"/></StgValue>
</operation>

<operation id="621" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:4 %weight = load i10 %dysq_addr

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="622" st_id="116" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:19 %exp_d = fadd i32 %mul9_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d"/></StgValue>
</operation>

<operation id="623" st_id="116" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:32 %exp_d_3 = fadd i32 %mul21_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_3"/></StgValue>
</operation>

<operation id="624" st_id="116" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:44 %exp_d_2 = fadd i32 %mul33_i, i32 0.2

]]></Node>
<StgValue><ssdm name="exp_d_2"/></StgValue>
</operation>

<operation id="625" st_id="116" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:45 %mul36_i = fmul i32 %x_assign, i32 -7.73

]]></Node>
<StgValue><ssdm name="mul36_i"/></StgValue>
</operation>

<operation id="626" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_14_2.split:50 %y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="627" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:51 %y_load = load i10 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="628" st_id="116" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="629" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:4 %weight = load i10 %dysq_addr

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="630" st_id="117" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="631" st_id="117" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="632" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:48 %store_ln11 = store i32 %exp_d_3, i7 %g_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="633" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_14_2.split:51 %y_load = load i10 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="634" st_id="117" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="635" st_id="118" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="636" st_id="118" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="637" st_id="118" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>

<operation id="638" st_id="118" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="639" st_id="119" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="640" st_id="119" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="641" st_id="119" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:63 %dout = fadd i32 %mul9_i1, i32 0.2

]]></Node>
<StgValue><ssdm name="dout"/></StgValue>
</operation>

<operation id="642" st_id="119" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="643" st_id="120" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="644" st_id="120" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="645" st_id="120" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="646" st_id="120" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="647" st_id="121" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="648" st_id="121" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="649" st_id="121" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="650" st_id="121" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="651" st_id="122" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="652" st_id="122" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="653" st_id="122" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="654" st_id="122" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="655" st_id="123" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="656" st_id="123" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="657" st_id="123" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="658" st_id="123" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="659" st_id="124" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="660" st_id="124" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:46 %out2 = fmul i32 %mul36_i, i32 %exp_d_2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="661" st_id="124" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="662" st_id="124" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="663" st_id="125" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="664" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:49 %store_ln12 = store i32 %out2, i7 %g_addr_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="665" st_id="125" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="666" st_id="125" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="667" st_id="126" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:20 %out0 = fsub i32 1, i32 %exp_d

]]></Node>
<StgValue><ssdm name="out0"/></StgValue>
</operation>

<operation id="668" st_id="126" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="669" st_id="126" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="670" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_14_2.split:1 %speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln4"/></StgValue>
</operation>

<operation id="671" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_14_2.split:2 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="672" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
VITIS_LOOP_14_2.split:47 %store_ln10 = store i32 %out0, i7 %g_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="673" st_id="127" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:64 %sub_i = fadd i32 %y_load, i32 -0.076

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="674" st_id="127" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_14_2.split:65 %mul11_i = fmul i32 %dout, i32 3.56

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="675" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_14_2.split:66 %br_ln14 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="676" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_19_3:0 %i = phi i8 %add_ln14, void %VITIS_LOOP_19_3.split, i8 0, void %VITIS_LOOP_14_2.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="677" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_19_3:1 %indvars_iv7 = phi i8 %add_ln14_1, void %VITIS_LOOP_19_3.split, i8 1, void %VITIS_LOOP_14_2.split

]]></Node>
<StgValue><ssdm name="indvars_iv7"/></StgValue>
</operation>

<operation id="678" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3:2 %icmp_ln14 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="679" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3:3 %add_ln14 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="680" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3:4 %br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_19_3.split, void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="681" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3.split:0 %zext_ln14 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="682" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:3 %g_addr_3 = getelementptr i32 %g, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="g_addr_3"/></StgValue>
</operation>

<operation id="683" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:4 %x_s = load i7 %g_addr_3

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="684" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:8 %d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="685" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3.split:12 %empty = trunc i8 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="686" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3.split:15 %add_ln14_1 = add i8 %indvars_iv7, i8 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="687" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:0 %store_ln4 = store i11 %add_ln4, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="688" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
for.inc32:1 %br_ln4 = br void %VITIS_LOOP_14_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="689" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:4 %x_s = load i7 %g_addr_3

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="690" st_id="130" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>

<operation id="691" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:13 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="692" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="14" op_6_bw="32" op_7_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:14 %call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i8 %indvars_iv7, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="693" st_id="131" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>

<operation id="694" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="14" op_6_bw="32" op_7_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:14 %call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i8 %indvars_iv7, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="695" st_id="132" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="696" st_id="133" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="697" st_id="134" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="698" st_id="135" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="699" st_id="136" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="700" st_id="137" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:5 %mul12_i = fmul i32 %mul11_i, i32 %x_s

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="701" st_id="138" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="702" st_id="139" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="703" st_id="140" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="704" st_id="141" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="705" st_id="142" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="706" st_id="143" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="707" st_id="144" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="708" st_id="145" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:6 %mul13_i1 = fmul i32 %mul12_i, i32 %weight

]]></Node>
<StgValue><ssdm name="mul13_i1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="709" st_id="146" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="710" st_id="147" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="711" st_id="148" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="712" st_id="149" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="713" st_id="150" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="714" st_id="151" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="715" st_id="152" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="716" st_id="153" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="717" st_id="154" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="718" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:9 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="719" st_id="155" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:7 %k = fadd i32 %sub_i, i32 %mul13_i1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="720" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_3.split:9 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="721" st_id="156" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="722" st_id="157" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="723" st_id="158" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="724" st_id="159" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="725" st_id="160" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="726" st_id="161" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="727" st_id="162" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="728" st_id="163" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="729" st_id="164" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="730" st_id="165" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_19_3.split:10 %add = fadd i32 %d_load, i32 %k

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="731" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:1 %speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln14"/></StgValue>
</operation>

<operation id="732" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:2 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="733" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:11 %store_ln18 = store i32 %add, i7 %d_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="734" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:16 %br_ln14 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
