// Seed: 2693979466
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4, id_5, id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
    , id_11,
    input wor id_2,
    input supply0 id_3,
    output logic id_4,
    output wire id_5,
    input uwire id_6,
    output wire id_7,
    input wor id_8,
    input wand id_9
);
  reg  id_12;
  wire id_13;
  module_0(
      id_13
  );
  assign id_4 = ~id_1 == 1;
  always @(posedge !id_13)
    if (1)
      if (id_9 + "") begin
        id_4 <= id_12;
      end else id_11 <= 1;
    else begin
      deassign id_12;
    end
endmodule
