=====
SETUP
11.986
27.340
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_9_s0
27.340
=====
SETUP
11.986
27.340
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_12_s0
27.340
=====
SETUP
11.986
27.340
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_13_s0
27.340
=====
SETUP
11.986
27.340
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_14_s0
27.340
=====
SETUP
11.995
27.331
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_1_s0
27.331
=====
SETUP
11.995
27.331
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_2_s0
27.331
=====
SETUP
12.183
26.786
38.969
EXT_CLK_ibuf
18.518
20.832
btn2Reg_s1
21.094
21.553
c/n500_s14
23.489
24.291
c/n500_s12
24.710
25.335
c/n500_s11
25.754
26.786
c/ac_0_s0
26.786
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_3_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_10_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_11_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_15_s0
26.963
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_7_s0
26.958
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_8_s0
26.958
=====
SETUP
12.731
26.594
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/writeScreen_s6
24.829
25.890
c/writeScreen_s0
26.594
=====
SETUP
12.750
26.576
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/n933_s1
24.498
25.123
c/cpuChar_3_s0
26.576
=====
SETUP
12.750
26.576
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/n933_s1
24.498
25.123
c/cpuCharIndex_3_s0
26.576
=====
SETUP
12.819
26.507
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_4_s0
26.507
=====
SETUP
12.819
26.507
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_5_s0
26.507
=====
SETUP
12.819
26.507
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_6_s0
26.507
=====
SETUP
25.841
13.127
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n364_s16
8.848
9.670
externalFlahs/n357_s15
10.496
11.528
externalFlahs/n359_s15
12.028
13.127
externalFlahs/clkCounter_30_s1
13.127
=====
SETUP
25.841
13.127
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n364_s16
8.848
9.670
externalFlahs/n357_s15
10.496
11.528
externalFlahs/n357_s14
12.028
13.127
externalFlahs/clkCounter_32_s1
13.127
=====
SETUP
25.928
13.041
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n369_s17
8.848
9.474
externalFlahs/n368_s15
10.774
11.800
externalFlahs/n368_s14
12.219
13.041
externalFlahs/clkCounter_21_s1
13.041
=====
SETUP
25.991
12.978
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n374_s16
8.848
9.670
externalFlahs/n370_s15
10.511
11.137
externalFlahs/n371_s13
11.946
12.978
externalFlahs/clkCounter_18_s1
12.978
=====
SETUP
25.991
12.978
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n374_s16
8.848
9.670
externalFlahs/n370_s15
10.511
11.137
externalFlahs/n370_s14
11.946
12.978
externalFlahs/clkCounter_19_s1
12.978
=====
SETUP
26.067
12.902
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.614
4.713
externalFlahs/n381_s15
6.508
7.540
externalFlahs/n364_s16
8.848
9.670
externalFlahs/n361_s15
10.976
12.075
externalFlahs/n361_s14
12.080
12.902
externalFlahs/clkCounter_28_s1
12.902
=====
HOLD
0.559
2.148
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_2_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.148
=====
HOLD
0.562
2.151
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuChar_7_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.151
=====
HOLD
0.562
2.151
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuChar_3_s0
1.577
1.910
screenBuffer_screenBuffer_0_0_s
2.151
=====
HOLD
0.569
2.158
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_0_s0
1.577
1.910
screenBuffer_screenBuffer_0_0_s
2.158
=====
HOLD
0.588
2.177
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuChar_6_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.177
=====
HOLD
0.588
2.177
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_3_s0
1.577
1.910
screenBuffer_screenBuffer_0_0_s
2.177
=====
HOLD
0.596
2.185
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_3_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.185
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_2_s4
1.577
1.910
c/n673_s9
1.912
2.284
c/flashReadAddr_2_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_5_s4
1.577
1.910
c/n667_s9
1.912
2.284
c/flashReadAddr_5_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_8_s4
1.577
1.910
c/n661_s9
1.912
2.284
c/flashReadAddr_8_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_0_s0
1.577
1.910
c/n779_s7
1.912
2.284
c/waitCounter_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_5_s0
1.577
1.910
c/n769_s12
1.912
2.284
c/waitCounter_5_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_10_s0
1.577
1.910
c/n759_s12
1.912
2.284
c/waitCounter_10_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_0_s0
1.577
1.910
c/n508_s10
1.912
2.284
c/c_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_1_s0
1.577
1.910
c/n507_s10
1.912
2.284
c/c_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_2_s0
1.577
1.910
c/n506_s10
1.912
2.284
c/c_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_3_s0
1.577
1.910
c/n505_s10
1.912
2.284
c/c_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_4_s0
1.577
1.910
c/n504_s10
1.912
2.284
c/c_4_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_6_s0
1.577
1.910
c/n502_s10
1.912
2.284
c/c_6_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_0_s0
1.577
1.910
c/n516_s14
1.912
2.284
c/b_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_1_s0
1.577
1.910
c/n515_s14
1.912
2.284
c/b_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_3_s0
1.577
1.910
c/n513_s14
1.912
2.284
c/b_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_4_s0
1.577
1.910
c/n512_s14
1.912
2.284
c/b_4_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_5_s0
1.577
1.910
c/n511_s14
1.912
2.284
c/b_5_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_7_s0
1.577
1.910
c/n509_s17
1.912
2.284
c/b_7_s0
2.284
