Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 15 17:12:32 2025
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   247 |
|    Minimum number of control sets                        |   247 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   634 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   247 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     7 |
| >= 16              |   119 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             480 |          173 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             686 |          268 |
| Yes          | No                    | No                     |             863 |          233 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2875 |          948 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                   | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                          |                1 |              3 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                    | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                           |                1 |              3 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[2]                                                                                                                                  |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot_0                                                                                                                                                                        | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                               | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                               | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                           | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_reg[3]_0[0]                                                                                                           | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                           |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                          |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/unpack_bits_left                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/unpack_bits_left                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/unpack_bits_left                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/unpack_bits_left                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                         | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | u_bd/design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              7 |         2.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/pixel_y_2                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/pixel_y_2                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                     | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                         |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                                   |                3 |              8 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/pixel_y_2                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/pixel_y_2                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/pixel_x_1                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/pixel_x_1                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/pixel_x_1                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/pixel_x_1                                                                                                                                                                                                                        | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                6 |             13 |         2.17 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                4 |             13 |         3.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             13 |         2.17 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             13 |         3.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             14 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             14 |         4.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/local_label_counter_0                                                                                                                                                                                                            | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/local_label_counter_0                                                                                                                                                                                                            | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/local_label_counter_0                                                                                                                                                                                                            | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/local_label_counter_0                                                                                                                                                                                                            | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             18 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |             19 |         6.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                8 |             19 |         2.38 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                3 |             21 |         7.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             21 |         5.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             21 |         5.25 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             21 |         2.62 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             25 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | u_bd/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               12 |             26 |         2.17 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                 |                6 |             28 |         4.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             28 |         2.15 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                5 |             29 |         5.80 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                9 |             30 |         3.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                               | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                                                    |               11 |             31 |         2.82 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                                     | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/reg_control                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/unpack_shift_reg                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/reg_width_4                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/reg_height_5                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/reg_slice_id_3                                                                                                                                                                                                                   | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/reg_control                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/reg_width_4                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/reg_height_5                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/reg_slice_id_3                                                                                                                                                                                                                   | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_2/U0/unpack_shift_reg                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_0/U0/reg_control                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/reg_width_4                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/reg_slice_id_3                                                                                                                                                                                                                   | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/reg_height_5                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/unpack_shift_reg                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               18 |             32 |         1.78 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_3/U0/reg_control                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_1[0]                                                                                                                                     | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/reg_slice_id_3                                                                                                                                                                                                                   | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/reg_height_5                                                                                                                                                                                                                     | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/reg_width_4                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ccl_slice_core_1/U0/unpack_shift_reg                                                                                                                                                                                                                 | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                  | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                   | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                 | u_bd/design_1_i/axis_switch_out/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_1[0]                                                                                                                                    | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                    | u_bd/design_1_i/axis_switch_in/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             32 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             33 |         2.75 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               13 |             34 |         2.62 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             35 |         3.89 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             35 |         4.38 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               10 |             35 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                 |               10 |             35 |         3.50 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                     |               10 |             36 |         3.60 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               13 |             37 |         2.85 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               14 |             37 |         2.64 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               11 |             37 |         3.36 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               13 |             41 |         3.15 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_2[0]                                                                                                                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               14 |             41 |         2.93 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                    |                6 |             43 |         7.17 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                    |                6 |             43 |         7.17 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               11 |             44 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                             | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             44 |         4.40 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                             | u_bd/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                9 |             46 |         5.11 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                7 |             46 |         6.57 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                7 |             47 |         6.71 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | u_bd/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               11 |             47 |         4.27 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             47 |         3.62 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             47 |         5.22 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               10 |             48 |         4.80 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                8 |             48 |         6.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             48 |         6.86 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                    |               12 |             48 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               12 |             48 |         4.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                     | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             62 |         3.65 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               26 |             63 |         2.42 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | u_bd/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             63 |         4.20 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_1/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               23 |             69 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_2/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               23 |             69 |         3.00 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_3/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               27 |             69 |         2.56 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | u_bd/design_1_i/ccl_slice_core_0/U0/out_data_reg[17]_i_1_n_0                                                                                                                                                                                                                       |               25 |             69 |         2.76 |
|  u_bd/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |              174 |            481 |         2.76 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


