
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002514                       # Number of seconds simulated
sim_ticks                                  2513573500                       # Number of ticks simulated
final_tick                                 2513573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69692                       # Simulator instruction rate (inst/s)
host_op_rate                                   147877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46782455                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211256                       # Number of bytes of host memory used
host_seconds                                    53.73                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61376                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks          960                       # Number of bytes written to this memory
system.physmem.bytes_written::total               960                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                473                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                959                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1432                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks              15                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                   15                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             12043412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             24417826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36461237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        12043412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           12043412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            381926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 381926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            381926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            12043412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            24417826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36843164                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                            241                       # number of replacements
system.l2.tagsinuse                        952.861534                       # Cycle average of tags in use
system.l2.total_refs                             6353                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1217                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.220214                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           208.161975                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             312.837642                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             431.861916                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.203283                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.305506                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.421740                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.930529                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 5958                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6254                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              339                       # number of Writeback hits
system.l2.Writeback_hits::total                   339                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  5958                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   305                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6263                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5958                       # number of overall hits
system.l2.overall_hits::cpu.data                  305                       # number of overall hits
system.l2.overall_hits::total                    6263                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                474                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                514                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   988                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 959                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1433                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                474                       # number of overall misses
system.l2.overall_misses::cpu.data                959                       # number of overall misses
system.l2.overall_misses::total                  1433                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25329500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27677500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53007000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23329500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76336500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25329500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51007000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76336500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7242                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               454                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7696                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.073694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.634568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.136426                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980176                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.073694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.758703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186201                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.073694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.758703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53437.763713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53847.276265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53650.809717                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52425.842697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52425.842697                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53437.763713                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53187.695516                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53270.411724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53437.763713                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53187.695516                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53270.411724                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   15                       # number of writebacks
system.l2.writebacks::total                        15                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              988                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19566500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21391500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40958000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17986500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17986500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58944500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58944500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.073694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.634568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.136426                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.073694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.758703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.073694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.758703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41279.535865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41617.704280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41455.465587                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40419.101124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40419.101124                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41279.535865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41061.522419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41133.635729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41279.535865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41061.522419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41133.635729                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1357178                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1357178                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128305                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               712107                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  692641                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.266422                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          5027148                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             898770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5373807                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1357178                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             692641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3298662                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  666535                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 253836                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    773976                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41430                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4989556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.222106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.846975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1782376     35.72%     35.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   325322      6.52%     42.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290569      5.82%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   184294      3.69%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2406995     48.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4989556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.269970                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.068957                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1166639                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                189928                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3028774                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 66042                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 538173                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10687430                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 538173                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1305246                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   38134                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19235                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2953734                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                135034                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10408930                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                 49188                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            11884074                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25721315                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23656989                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2064326                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2606127                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1353                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1354                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    197275                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               956009                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              913849                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7784                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9885990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9249587                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            142602                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1930766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2672724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4989556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.853790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.456951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1496725     30.00%     30.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              585333     11.73%     41.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              696508     13.96%     55.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1572722     31.52%     87.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              638268     12.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4989556                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  355751     70.63%     70.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147911     29.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            211174      2.28%      2.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7073397     76.47%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              230490      2.49%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               915687      9.90%     91.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              818839      8.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9249587                       # Type of FU issued
system.cpu.iq.rate                           1.839927                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      503662                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054452                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22753581                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11151123                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8326025                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1381413                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             667059                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       611593                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8779403                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  762672                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            38997                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       221931                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       155446                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 538173                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4612                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    56                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9887384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1693                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                956009                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               913849                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40201                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       136921                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               177122                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9042957                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                864273                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            206630                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1643069                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1066076                       # Number of branches executed
system.cpu.iew.exec_stores                     778796                       # Number of stores executed
system.cpu.iew.exec_rate                     1.798825                       # Inst execution rate
system.cpu.iew.wb_sent                        8953909                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8937618                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6104853                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9223827                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.777870                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661857                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1942126                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            128320                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4451383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.784896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.624706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1512856     33.99%     33.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       779870     17.52%     51.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       448973     10.09%     61.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       571295     12.83%     74.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1138389     25.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4451383                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1138389                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13200377                       # The number of ROB reads
system.cpu.rob.rob_writes                    20313120                       # The number of ROB writes
system.cpu.timesIdled                            1900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.342550                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.342550                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.744851                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.744851                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17563010                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9989670                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    782825                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   220678                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3603828                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6042                       # number of replacements
system.cpu.icache.tagsinuse                356.842079                       # Cycle average of tags in use
system.cpu.icache.total_refs                   767366                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6430                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 119.341524                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     356.842079                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.696957                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.696957                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       767366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          767366                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        767366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           767366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       767366                       # number of overall hits
system.cpu.icache.overall_hits::total          767366                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6610                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6610                       # number of overall misses
system.cpu.icache.overall_misses::total          6610                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109075500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109075500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109075500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109075500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109075500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109075500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       773976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       773976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       773976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       773976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       773976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       773976                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008540                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008540                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16501.588502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16501.588502                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16501.588502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16501.588502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16501.588502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16501.588502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6432                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6432                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91342500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91342500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91342500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91342500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008310                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14201.259328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14201.259328                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14201.259328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14201.259328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14201.259328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14201.259328                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    752                       # number of replacements
system.cpu.dcache.tagsinuse                508.013163                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1582756                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1264                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1252.180380                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               42142000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     508.013163                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.992213                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.992213                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       824258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          824258                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1582756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1582756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1582756                       # number of overall hits
system.cpu.dcache.overall_hits::total         1582756                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2593                       # number of overall misses
system.cpu.dcache.overall_misses::total          2593                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     89930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89930500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24878000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24878000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    114808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    114808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    114808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    114808500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       826395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       826395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1585349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1585349                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1585349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1585349                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001636                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42082.592419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42082.592419                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54557.017544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54557.017544                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44276.320864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44276.320864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44276.320864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44276.320864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1329                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1264                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55339500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55339500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000797                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000797                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000797                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000797                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38846.913580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38846.913580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52584.801762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52584.801762                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43781.250000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43781.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43781.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43781.250000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
