<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
WARNING - blank_trb3_periph_blank.prf(1686): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
68 potential circuit loops found in timing analysis.
Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 9
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - iotiming: blank_trb3_periph_blank.prf(1686): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: M
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - iotiming: blank_trb3_periph_blank.prf(1686): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
// Design: trb3_periph_blank
// Package: FPBGA672
// ncd File: blank_trb3_periph_blank.ncd
// Version: Diamond (64-bit) 3.10.0.111.2
// Written on Tue Apr 19 11:46:24 2022
// M: Minimum Performance Grade
// iotiming blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__VetoBM_Shraddha/project/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 9, 8):

// Input Setup and Hold Times

Port          Clock          Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
CODE_LINE[0]  CLK_GPLL_RIGHT R     5.832      8      -1.771     M
CODE_LINE[1]  CLK_GPLL_RIGHT R     5.641      8      -1.692     M
FLASH_DOUT    CLK_GPLL_RIGHT R     4.197      8       2.714     8
FPGA5_COMM[0] CLK_GPLL_RIGHT R     2.884      8      -0.746     M
INP[0]        CLK_GPLL_RIGHT R     5.744      8      -0.096     M
INP[0]        CLK_PCLK_RIGHT R     2.827      8      -0.601     M
INP[10]       CLK_GPLL_RIGHT R    10.410      8      -1.318     M
INP[10]       CLK_PCLK_RIGHT R     4.409      8       0.000     8
INP[11]       CLK_GPLL_RIGHT R     9.871      8      -1.513     M
INP[11]       CLK_PCLK_RIGHT R     4.110      8       0.000     8
INP[12]       CLK_GPLL_RIGHT R     6.397      8      -0.053     9
INP[13]       CLK_GPLL_RIGHT R     5.984      8      -0.047     9
INP[13]       CLK_PCLK_RIGHT R     2.874      8       0.000     8
INP[14]       CLK_GPLL_RIGHT R     6.019      8      -0.096     M
INP[15]       CLK_GPLL_RIGHT R     6.101      8      -0.197     M
INP[16]       CLK_GPLL_RIGHT R     8.240      8      -0.860     M
INP[17]       CLK_GPLL_RIGHT R     7.383      8      -0.630     M
INP[18]       CLK_GPLL_RIGHT R     7.851      8      -0.651     M
INP[19]       CLK_GPLL_RIGHT R     8.571      8      -0.850     M
INP[1]        CLK_GPLL_RIGHT R     6.425      8      -0.074     M
INP[20]       CLK_GPLL_RIGHT R     8.019      8      -0.649     M
INP[21]       CLK_GPLL_RIGHT R     8.027      8      -0.839     M
INP[22]       CLK_GPLL_RIGHT R     5.781      8      -0.050     M
INP[23]       CLK_GPLL_RIGHT R     5.324      8       0.233     9
INP[24]       CLK_GPLL_RIGHT R     6.532      8       0.125     9
INP[25]       CLK_GPLL_RIGHT R     5.443      8       0.000     9
INP[26]       CLK_GPLL_RIGHT R     6.258      8      -0.029     9
INP[27]       CLK_GPLL_RIGHT R     5.305      8       0.173     9
INP[28]       CLK_GPLL_RIGHT R     7.053      8      -0.270     M
INP[29]       CLK_GPLL_RIGHT R     6.889      8      -0.225     M
INP[2]        CLK_GPLL_RIGHT R     6.243      8      -0.095     M
INP[2]        CLK_PCLK_RIGHT R     2.769      8      -0.601     M
INP[30]       CLK_GPLL_RIGHT R     7.126      8      -0.244     M
INP[31]       CLK_GPLL_RIGHT R     7.878      8      -0.768     M
INP[3]        CLK_GPLL_RIGHT R     7.074      8      -0.183     M
INP[4]        CLK_GPLL_RIGHT R     7.152      8      -0.360     M
INP[5]        CLK_GPLL_RIGHT R     5.995      8      -0.081     M
INP[6]        CLK_GPLL_RIGHT R     9.903      8      -1.507     M
INP[6]        CLK_PCLK_RIGHT R     4.430      8       0.000     8
INP[7]        CLK_GPLL_RIGHT R     8.880      8      -1.220     M
INP[7]        CLK_PCLK_RIGHT R     3.969      8       0.000     8
INP[8]        CLK_GPLL_RIGHT R    10.182      8      -1.121     M
INP[8]        CLK_PCLK_RIGHT R     3.671      8       0.000     8
INP[9]        CLK_GPLL_RIGHT R    10.268      8      -1.201     M
INP[9]        CLK_PCLK_RIGHT R     3.812      8       0.000     8
TEMPSENS      CLK_GPLL_RIGHT R     5.348      8      -0.489     M
TEST_LINE[5]  CLK_GPLL_RIGHT R     3.250      8      -0.894     M
TRIGGER_LEFT  CLK_GPLL_RIGHT R     3.295      8      -0.906     M


// Clock to Output Delay

Port           Clock          Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
FLASH_CLK      CLK_GPLL_RIGHT R    10.332         8        4.435          M
FLASH_CS       CLK_GPLL_RIGHT R    10.679         8        4.603          M
FLASH_DIN      CLK_GPLL_RIGHT R    10.802         8        4.785          M
FPGA5_COMM[10] CLK_GPLL_RIGHT R    16.934         8        4.712          M
FPGA5_COMM[2]  CLK_GPLL_RIGHT R     9.763         8        4.448          M
FPGA5_COMM[7]  CLK_GPLL_RIGHT R    17.718         8        5.088          M
FPGA5_COMM[8]  CLK_GPLL_RIGHT R    17.573         8        4.915          M
FPGA5_COMM[9]  CLK_GPLL_RIGHT R    16.974         8        4.784          M
OUT_pA[0]      CLK_GPLL_RIGHT R     9.721         8        3.218          M
OUT_pA[0]      CLK_PCLK_RIGHT R     7.992         8        2.734          M
OUT_pA[2]      CLK_GPLL_RIGHT R     9.653         8        3.448          M
OUT_pA[2]      CLK_PCLK_RIGHT R     8.553         8        2.759          M
PROGRAMN       CLK_GPLL_RIGHT R    10.083         8        4.887          M
TEMPSENS       CLK_GPLL_RIGHT R     9.140         8        4.212          M
TEST_LINE[2]   CLK_GPLL_RIGHT R    10.793         8        4.757          M
TEST_LINE[3]   CLK_GPLL_RIGHT R    10.115         8        4.700          M
TEST_LINE[4]   CLK_GPLL_RIGHT R     9.875         8        4.408          M
WARNING: you must also run trce with hold speed: 8
WARNING: you must also run trce with hold speed: 9



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
