<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\users\crossover\Documents\GOWIN\Lab5\Lab5\impl\gwsynthesis\Lab5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\users\crossover\Documents\GOWIN\Lab5\Lab5\src\Lab5.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 30 13:55:39 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>282</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>296</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>39</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>63</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>busy</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>shifter_instance/busy_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">34.014(MHz)</td>
<td>33</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>busy</td>
<td>100.000(MHz)</td>
<td>377.757(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>287.971(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1035.180</td>
<td>56</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>busy</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>busy</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.399</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.364</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.379</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-19.379</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-19.372</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-19.367</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-19.367</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-19.367</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-19.352</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.317</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-19.343</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-19.343</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-19.343</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-19.328</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-19.328</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-19.286</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.251</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-19.262</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.260</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-19.260</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-19.259</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-19.220</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-19.198</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.163</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-19.181</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-19.132</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-19.016</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>28.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-19.016</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>28.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-18.993</td>
<td>timer_31_s0/Q</td>
<td>display_buffer_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>28.958</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.449</td>
<td>n49_s2/I0</td>
<td>spi_clk_s1/D</td>
<td>spi_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.960</td>
<td>shifter_instance/bits_sent_0_s16/I1</td>
<td>shifter_instance/busy_s1/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>0.239</td>
</tr>
<tr>
<td>3</td>
<td>0.078</td>
<td>shifter_instance/latch_s6/D</td>
<td>shifter_instance/latch_s6/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.276</td>
</tr>
<tr>
<td>4</td>
<td>0.422</td>
<td>shifter_instance/bits_sent_0_s14/I2</td>
<td>shifter_instance/bits_sent_0_s12/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.620</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>shifter_instance/bits_sent_3_s0/Q</td>
<td>shifter_instance/bits_sent_3_s0/D</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>drop_latch_s4/Q</td>
<td>drop_latch_s4/D</td>
<td>busy:[F]</td>
<td>busy:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>timer_2_s0/Q</td>
<td>timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>second_timer_0_s0/Q</td>
<td>second_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>second_timer_2_s0/Q</td>
<td>second_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>second_timer_6_s0/Q</td>
<td>second_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>second_timer_8_s0/Q</td>
<td>second_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>second_timer_12_s0/Q</td>
<td>second_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>second_timer_14_s0/Q</td>
<td>second_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>second_timer_18_s0/Q</td>
<td>second_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>second_timer_20_s0/Q</td>
<td>second_timer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>second_timer_24_s0/Q</td>
<td>second_timer_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>second_timer_26_s0/Q</td>
<td>second_timer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>second_timer_30_s0/Q</td>
<td>second_timer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>spi_timer_0_s0/Q</td>
<td>spi_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>spi_timer_2_s0/Q</td>
<td>spi_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>spi_timer_6_s0/Q</td>
<td>spi_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>spi_timer_8_s0/Q</td>
<td>spi_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>spi_timer_12_s0/Q</td>
<td>spi_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>spi_timer_14_s0/Q</td>
<td>spi_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>spi_timer_18_s0/Q</td>
<td>spi_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_17_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>second_timer_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_19_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_39_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_45_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_20_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.436</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.612</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>n832_s43/I2</td>
</tr>
<tr>
<td>32.983</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">n832_s43/F</td>
</tr>
<tr>
<td>33.409</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td>n834_s14/I1</td>
</tr>
<tr>
<td>33.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][B]</td>
<td style=" background: #97FFFF;">n834_s14/F</td>
</tr>
<tr>
<td>34.280</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td>n875_s22/I2</td>
</tr>
<tr>
<td>34.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C41[2][B]</td>
<td style=" background: #97FFFF;">n875_s22/F</td>
</tr>
<tr>
<td>35.494</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>n887_s116/I3</td>
</tr>
<tr>
<td>35.865</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" background: #97FFFF;">n887_s116/F</td>
</tr>
<tr>
<td>35.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">display_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>display_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>display_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.403, 49.050%; route: 14.729, 50.160%; tC2Q: 0.232, 0.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>n789_s11/I3</td>
</tr>
<tr>
<td>33.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C41[1][B]</td>
<td style=" background: #97FFFF;">n789_s11/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>n788_s45/I1</td>
</tr>
<tr>
<td>34.206</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">n788_s45/F</td>
</tr>
<tr>
<td>34.381</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>n831_s26/I0</td>
</tr>
<tr>
<td>34.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">n831_s26/F</td>
</tr>
<tr>
<td>35.275</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>n843_s112/I3</td>
</tr>
<tr>
<td>35.845</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">n843_s112/F</td>
</tr>
<tr>
<td>35.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">display_buffer_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>display_buffer_14_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>display_buffer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.137, 51.585%; route: 13.975, 47.624%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>n789_s11/I3</td>
</tr>
<tr>
<td>33.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C41[1][B]</td>
<td style=" background: #97FFFF;">n789_s11/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>n788_s45/I1</td>
</tr>
<tr>
<td>34.206</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">n788_s45/F</td>
</tr>
<tr>
<td>34.381</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>n831_s26/I0</td>
</tr>
<tr>
<td>34.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">n831_s26/F</td>
</tr>
<tr>
<td>35.275</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>n843_s117/I3</td>
</tr>
<tr>
<td>35.845</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" background: #97FFFF;">n843_s117/F</td>
</tr>
<tr>
<td>35.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">display_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>display_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>display_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.137, 51.585%; route: 13.975, 47.624%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.436</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.612</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>n832_s43/I2</td>
</tr>
<tr>
<td>32.983</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">n832_s43/F</td>
</tr>
<tr>
<td>33.409</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td>n834_s14/I1</td>
</tr>
<tr>
<td>33.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][B]</td>
<td style=" background: #97FFFF;">n834_s14/F</td>
</tr>
<tr>
<td>34.280</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td>n875_s22/I2</td>
</tr>
<tr>
<td>34.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C41[2][B]</td>
<td style=" background: #97FFFF;">n875_s22/F</td>
</tr>
<tr>
<td>35.467</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>n887_s114/I3</td>
</tr>
<tr>
<td>35.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">n887_s114/F</td>
</tr>
<tr>
<td>35.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" font-weight:bold;">display_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.403, 49.095%; route: 14.702, 50.114%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.621</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>n745_s12/I3</td>
</tr>
<tr>
<td>33.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">n745_s12/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>n744_s48/I3</td>
</tr>
<tr>
<td>34.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s48/F</td>
</tr>
<tr>
<td>34.499</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>n744_s47/I0</td>
</tr>
<tr>
<td>35.016</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">n744_s47/F</td>
</tr>
<tr>
<td>35.463</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>n755_s113/I0</td>
</tr>
<tr>
<td>35.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" background: #97FFFF;">n755_s113/F</td>
</tr>
<tr>
<td>35.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">display_buffer_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>display_buffer_29_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>display_buffer_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.492, 52.815%; route: 13.608, 46.394%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.621</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>n745_s12/I3</td>
</tr>
<tr>
<td>33.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">n745_s12/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>n744_s48/I3</td>
</tr>
<tr>
<td>34.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s48/F</td>
</tr>
<tr>
<td>34.499</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>n744_s47/I0</td>
</tr>
<tr>
<td>35.016</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">n744_s47/F</td>
</tr>
<tr>
<td>35.463</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>n755_s112/I0</td>
</tr>
<tr>
<td>35.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">n755_s112/F</td>
</tr>
<tr>
<td>35.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">display_buffer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>display_buffer_30_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>display_buffer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.492, 52.815%; route: 13.608, 46.394%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.621</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>n745_s12/I3</td>
</tr>
<tr>
<td>33.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">n745_s12/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>n744_s48/I3</td>
</tr>
<tr>
<td>34.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s48/F</td>
</tr>
<tr>
<td>34.499</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>n744_s47/I0</td>
</tr>
<tr>
<td>35.016</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">n744_s47/F</td>
</tr>
<tr>
<td>35.463</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>n755_s117/I0</td>
</tr>
<tr>
<td>35.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">n755_s117/F</td>
</tr>
<tr>
<td>35.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">display_buffer_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>display_buffer_25_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>display_buffer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.492, 52.815%; route: 13.608, 46.394%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>n789_s11/I3</td>
</tr>
<tr>
<td>33.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C41[1][B]</td>
<td style=" background: #97FFFF;">n789_s11/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>n788_s45/I1</td>
</tr>
<tr>
<td>34.206</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">n788_s45/F</td>
</tr>
<tr>
<td>34.381</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>n831_s26/I0</td>
</tr>
<tr>
<td>34.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">n831_s26/F</td>
</tr>
<tr>
<td>35.269</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>n843_s113/I3</td>
</tr>
<tr>
<td>35.818</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td style=" background: #97FFFF;">n843_s113/F</td>
</tr>
<tr>
<td>35.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td style=" font-weight:bold;">display_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>display_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>display_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.116, 51.561%; route: 13.969, 47.648%; tC2Q: 0.232, 0.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n877_s11/I3</td>
</tr>
<tr>
<td>33.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n877_s11/F</td>
</tr>
<tr>
<td>33.565</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>n878_s15/I1</td>
</tr>
<tr>
<td>34.114</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">n878_s15/F</td>
</tr>
<tr>
<td>34.258</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n878_s13/I1</td>
</tr>
<tr>
<td>34.629</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n878_s13/F</td>
</tr>
<tr>
<td>35.347</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>n887_s112/I2</td>
</tr>
<tr>
<td>35.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">n887_s112/F</td>
</tr>
<tr>
<td>35.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">display_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>display_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>display_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.575, 49.731%; route: 14.501, 49.478%; tC2Q: 0.232, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n877_s11/I3</td>
</tr>
<tr>
<td>33.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n877_s11/F</td>
</tr>
<tr>
<td>33.565</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>n878_s15/I1</td>
</tr>
<tr>
<td>34.114</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">n878_s15/F</td>
</tr>
<tr>
<td>34.258</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n878_s13/I1</td>
</tr>
<tr>
<td>34.629</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n878_s13/F</td>
</tr>
<tr>
<td>35.347</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>n887_s113/I2</td>
</tr>
<tr>
<td>35.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">n887_s113/F</td>
</tr>
<tr>
<td>35.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" font-weight:bold;">display_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.575, 49.731%; route: 14.501, 49.478%; tC2Q: 0.232, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n877_s11/I3</td>
</tr>
<tr>
<td>33.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n877_s11/F</td>
</tr>
<tr>
<td>33.565</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>n878_s15/I1</td>
</tr>
<tr>
<td>34.114</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">n878_s15/F</td>
</tr>
<tr>
<td>34.258</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n878_s13/I1</td>
</tr>
<tr>
<td>34.629</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n878_s13/F</td>
</tr>
<tr>
<td>35.347</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>n887_s117/I2</td>
</tr>
<tr>
<td>35.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">n887_s117/F</td>
</tr>
<tr>
<td>35.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">display_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>display_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>display_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.575, 49.731%; route: 14.501, 49.478%; tC2Q: 0.232, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>27.522</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>n788_s65/I1</td>
</tr>
<tr>
<td>28.039</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">n788_s65/F</td>
</tr>
<tr>
<td>28.847</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>n832_s96/I3</td>
</tr>
<tr>
<td>29.300</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s96/F</td>
</tr>
<tr>
<td>29.697</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>n832_s74/I2</td>
</tr>
<tr>
<td>30.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s74/F</td>
</tr>
<tr>
<td>30.072</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>n832_s61/I3</td>
</tr>
<tr>
<td>30.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">n832_s61/F</td>
</tr>
<tr>
<td>30.864</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>n788_s55/I1</td>
</tr>
<tr>
<td>31.413</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">n788_s55/F</td>
</tr>
<tr>
<td>31.588</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>n788_s51/I0</td>
</tr>
<tr>
<td>32.105</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">n788_s51/F</td>
</tr>
<tr>
<td>32.682</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>n831_s27/I2</td>
</tr>
<tr>
<td>33.231</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">n831_s27/F</td>
</tr>
<tr>
<td>33.406</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>n789_s12/I0</td>
</tr>
<tr>
<td>33.955</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">n789_s12/F</td>
</tr>
<tr>
<td>34.129</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>n790_s13/I1</td>
</tr>
<tr>
<td>34.646</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">n790_s13/F</td>
</tr>
<tr>
<td>35.332</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>n799_s113/I2</td>
</tr>
<tr>
<td>35.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">n799_s113/F</td>
</tr>
<tr>
<td>35.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">display_buffer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>display_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>display_buffer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.922, 50.941%; route: 14.139, 48.267%; tC2Q: 0.232, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>27.522</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>n788_s65/I1</td>
</tr>
<tr>
<td>28.039</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">n788_s65/F</td>
</tr>
<tr>
<td>28.847</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>n832_s96/I3</td>
</tr>
<tr>
<td>29.300</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s96/F</td>
</tr>
<tr>
<td>29.697</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>n832_s74/I2</td>
</tr>
<tr>
<td>30.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s74/F</td>
</tr>
<tr>
<td>30.072</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>n832_s61/I3</td>
</tr>
<tr>
<td>30.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">n832_s61/F</td>
</tr>
<tr>
<td>30.864</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>n788_s55/I1</td>
</tr>
<tr>
<td>31.413</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">n788_s55/F</td>
</tr>
<tr>
<td>31.588</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>n788_s51/I0</td>
</tr>
<tr>
<td>32.105</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">n788_s51/F</td>
</tr>
<tr>
<td>32.682</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>n831_s27/I2</td>
</tr>
<tr>
<td>33.231</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">n831_s27/F</td>
</tr>
<tr>
<td>33.406</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>n789_s12/I0</td>
</tr>
<tr>
<td>33.955</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">n789_s12/F</td>
</tr>
<tr>
<td>34.129</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>n790_s13/I1</td>
</tr>
<tr>
<td>34.646</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">n790_s13/F</td>
</tr>
<tr>
<td>35.332</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>n799_s114/I2</td>
</tr>
<tr>
<td>35.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">n799_s114/F</td>
</tr>
<tr>
<td>35.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">display_buffer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>display_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>display_buffer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.922, 50.941%; route: 14.139, 48.267%; tC2Q: 0.232, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>27.522</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>n788_s65/I1</td>
</tr>
<tr>
<td>28.039</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">n788_s65/F</td>
</tr>
<tr>
<td>28.847</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>n832_s96/I3</td>
</tr>
<tr>
<td>29.300</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s96/F</td>
</tr>
<tr>
<td>29.697</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>n832_s74/I2</td>
</tr>
<tr>
<td>30.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s74/F</td>
</tr>
<tr>
<td>30.072</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>n832_s61/I3</td>
</tr>
<tr>
<td>30.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">n832_s61/F</td>
</tr>
<tr>
<td>30.864</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>n788_s55/I1</td>
</tr>
<tr>
<td>31.413</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">n788_s55/F</td>
</tr>
<tr>
<td>31.588</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>n788_s51/I0</td>
</tr>
<tr>
<td>32.105</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">n788_s51/F</td>
</tr>
<tr>
<td>32.682</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>n831_s27/I2</td>
</tr>
<tr>
<td>33.231</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">n831_s27/F</td>
</tr>
<tr>
<td>33.406</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>n789_s12/I0</td>
</tr>
<tr>
<td>33.955</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">n789_s12/F</td>
</tr>
<tr>
<td>34.129</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>n790_s13/I1</td>
</tr>
<tr>
<td>34.646</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">n790_s13/F</td>
</tr>
<tr>
<td>35.182</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>n799_s112/I2</td>
</tr>
<tr>
<td>35.752</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">n799_s112/F</td>
</tr>
<tr>
<td>35.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td style=" font-weight:bold;">display_buffer_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>display_buffer_22_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>display_buffer_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.030, 51.383%; route: 13.989, 47.824%; tC2Q: 0.232, 0.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>27.522</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>n788_s65/I1</td>
</tr>
<tr>
<td>28.039</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">n788_s65/F</td>
</tr>
<tr>
<td>28.847</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>n832_s96/I3</td>
</tr>
<tr>
<td>29.300</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s96/F</td>
</tr>
<tr>
<td>29.697</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>n832_s74/I2</td>
</tr>
<tr>
<td>30.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s74/F</td>
</tr>
<tr>
<td>30.072</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>n832_s61/I3</td>
</tr>
<tr>
<td>30.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">n832_s61/F</td>
</tr>
<tr>
<td>30.864</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>n788_s55/I1</td>
</tr>
<tr>
<td>31.413</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">n788_s55/F</td>
</tr>
<tr>
<td>31.588</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>n788_s51/I0</td>
</tr>
<tr>
<td>32.105</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">n788_s51/F</td>
</tr>
<tr>
<td>32.682</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>n831_s27/I2</td>
</tr>
<tr>
<td>33.231</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">n831_s27/F</td>
</tr>
<tr>
<td>33.406</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>n789_s12/I0</td>
</tr>
<tr>
<td>33.955</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">n789_s12/F</td>
</tr>
<tr>
<td>34.129</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>n790_s13/I1</td>
</tr>
<tr>
<td>34.646</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">n790_s13/F</td>
</tr>
<tr>
<td>35.267</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>n799_s117/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">n799_s117/F</td>
</tr>
<tr>
<td>35.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">display_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>display_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>display_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.922, 51.055%; route: 14.073, 48.151%; tC2Q: 0.232, 0.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>n834_s16/I0</td>
</tr>
<tr>
<td>33.301</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">n834_s16/F</td>
</tr>
<tr>
<td>33.561</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>n833_s11/I2</td>
</tr>
<tr>
<td>34.023</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" background: #97FFFF;">n833_s11/F</td>
</tr>
<tr>
<td>34.025</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>n833_s9/I3</td>
</tr>
<tr>
<td>34.580</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">n833_s9/F</td>
</tr>
<tr>
<td>35.264</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>n843_s114/I1</td>
</tr>
<tr>
<td>35.726</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">n843_s114/F</td>
</tr>
<tr>
<td>35.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">display_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>display_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>display_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.260, 52.216%; route: 13.733, 46.990%; tC2Q: 0.232, 0.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>n834_s16/I0</td>
</tr>
<tr>
<td>33.301</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">n834_s16/F</td>
</tr>
<tr>
<td>33.561</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>n833_s11/I2</td>
</tr>
<tr>
<td>34.023</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" background: #97FFFF;">n833_s11/F</td>
</tr>
<tr>
<td>34.025</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>n833_s9/I3</td>
</tr>
<tr>
<td>34.580</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">n833_s9/F</td>
</tr>
<tr>
<td>35.264</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>n843_s116/I1</td>
</tr>
<tr>
<td>35.726</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" background: #97FFFF;">n843_s116/F</td>
</tr>
<tr>
<td>35.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" font-weight:bold;">display_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>display_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>display_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.260, 52.216%; route: 13.733, 46.990%; tC2Q: 0.232, 0.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n877_s11/I3</td>
</tr>
<tr>
<td>33.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n877_s11/F</td>
</tr>
<tr>
<td>33.565</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>n878_s15/I1</td>
</tr>
<tr>
<td>34.114</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">n878_s15/F</td>
</tr>
<tr>
<td>34.258</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n878_s13/I1</td>
</tr>
<tr>
<td>34.629</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n878_s13/F</td>
</tr>
<tr>
<td>35.156</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>n887_s115/I2</td>
</tr>
<tr>
<td>35.726</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">n887_s115/F</td>
</tr>
<tr>
<td>35.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">display_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>display_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>display_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.683, 50.242%; route: 14.309, 48.964%; tC2Q: 0.232, 0.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>n832_s104/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">n832_s104/F</td>
</tr>
<tr>
<td>26.745</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>n832_s92/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">n832_s92/F</td>
</tr>
<tr>
<td>28.052</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>n832_s76/I2</td>
</tr>
<tr>
<td>28.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">n832_s76/F</td>
</tr>
<tr>
<td>28.800</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>n832_s80/I3</td>
</tr>
<tr>
<td>29.171</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">n832_s80/F</td>
</tr>
<tr>
<td>29.693</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>n832_s65/I0</td>
</tr>
<tr>
<td>30.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">n832_s65/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>n832_s57/I2</td>
</tr>
<tr>
<td>30.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">n832_s57/F</td>
</tr>
<tr>
<td>31.298</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>n832_s49/I2</td>
</tr>
<tr>
<td>31.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[1][B]</td>
<td style=" background: #97FFFF;">n832_s49/F</td>
</tr>
<tr>
<td>31.866</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][B]</td>
<td>n832_s50/I2</td>
</tr>
<tr>
<td>32.436</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C42[3][B]</td>
<td style=" background: #97FFFF;">n832_s50/F</td>
</tr>
<tr>
<td>32.612</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[3][A]</td>
<td>n832_s43/I2</td>
</tr>
<tr>
<td>32.983</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C41[3][A]</td>
<td style=" background: #97FFFF;">n832_s43/F</td>
</tr>
<tr>
<td>33.409</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td>n834_s14/I1</td>
</tr>
<tr>
<td>33.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][B]</td>
<td style=" background: #97FFFF;">n834_s14/F</td>
</tr>
<tr>
<td>34.280</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td>n875_s22/I2</td>
</tr>
<tr>
<td>34.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C41[2][B]</td>
<td style=" background: #97FFFF;">n875_s22/F</td>
</tr>
<tr>
<td>35.224</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>n887_s111/I3</td>
</tr>
<tr>
<td>35.686</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td style=" background: #97FFFF;">n887_s111/F</td>
</tr>
<tr>
<td>35.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td style=" font-weight:bold;">display_buffer_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>display_buffer_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42[2][A]</td>
<td>display_buffer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.494, 49.662%; route: 14.459, 49.543%; tC2Q: 0.232, 0.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>n832_s134/I2</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">n832_s134/F</td>
</tr>
<tr>
<td>22.415</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n744_s236/I2</td>
</tr>
<tr>
<td>22.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n744_s236/F</td>
</tr>
<tr>
<td>22.987</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>n744_s213/I0</td>
</tr>
<tr>
<td>23.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">n744_s213/F</td>
</tr>
<tr>
<td>23.713</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n744_s208/I1</td>
</tr>
<tr>
<td>24.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n744_s208/F</td>
</tr>
<tr>
<td>24.769</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>n744_s171/I0</td>
</tr>
<tr>
<td>25.140</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">n744_s171/F</td>
</tr>
<tr>
<td>25.583</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>n744_s136/I1</td>
</tr>
<tr>
<td>26.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">n744_s136/F</td>
</tr>
<tr>
<td>26.398</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n744_s181/I2</td>
</tr>
<tr>
<td>26.968</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n744_s181/F</td>
</tr>
<tr>
<td>26.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>n744_s138/I3</td>
</tr>
<tr>
<td>27.524</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s138/F</td>
</tr>
<tr>
<td>28.484</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n744_s111/I1</td>
</tr>
<tr>
<td>28.946</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n744_s111/F</td>
</tr>
<tr>
<td>29.120</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n744_s79/I3</td>
</tr>
<tr>
<td>29.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n744_s79/F</td>
</tr>
<tr>
<td>29.939</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>n744_s85/I2</td>
</tr>
<tr>
<td>30.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">n744_s85/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>n744_s59/I0</td>
</tr>
<tr>
<td>31.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s59/F</td>
</tr>
<tr>
<td>31.560</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>n789_s15/I1</td>
</tr>
<tr>
<td>32.077</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">n789_s15/F</td>
</tr>
<tr>
<td>32.746</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>n789_s11/I3</td>
</tr>
<tr>
<td>33.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C41[1][B]</td>
<td style=" background: #97FFFF;">n789_s11/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>n788_s45/I1</td>
</tr>
<tr>
<td>34.206</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">n788_s45/F</td>
</tr>
<tr>
<td>34.381</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>n831_s26/I0</td>
</tr>
<tr>
<td>34.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">n831_s26/F</td>
</tr>
<tr>
<td>35.094</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>n843_s115/I3</td>
</tr>
<tr>
<td>35.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">n843_s115/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">display_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>display_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>display_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.137, 51.905%; route: 13.794, 47.299%; tC2Q: 0.232, 0.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.621</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>n745_s12/I3</td>
</tr>
<tr>
<td>33.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">n745_s12/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>n744_s48/I3</td>
</tr>
<tr>
<td>34.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s48/F</td>
</tr>
<tr>
<td>34.499</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>n744_s47/I0</td>
</tr>
<tr>
<td>35.016</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">n744_s47/F</td>
</tr>
<tr>
<td>35.276</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>n755_s114/I0</td>
</tr>
<tr>
<td>35.647</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" background: #97FFFF;">n755_s114/F</td>
</tr>
<tr>
<td>35.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" font-weight:bold;">display_buffer_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>display_buffer_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.492, 53.153%; route: 13.422, 46.051%; tC2Q: 0.232, 0.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.621</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>n745_s12/I3</td>
</tr>
<tr>
<td>33.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">n745_s12/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>n744_s48/I3</td>
</tr>
<tr>
<td>34.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s48/F</td>
</tr>
<tr>
<td>34.499</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>n744_s47/I0</td>
</tr>
<tr>
<td>35.048</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">n744_s47/F</td>
</tr>
<tr>
<td>35.228</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>n755_s111/I0</td>
</tr>
<tr>
<td>35.598</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">n755_s111/F</td>
</tr>
<tr>
<td>35.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">display_buffer_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>display_buffer_31_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>display_buffer_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.524, 53.352%; route: 13.341, 45.851%; tC2Q: 0.232, 0.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>n700_s53/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">n700_s53/F</td>
</tr>
<tr>
<td>31.169</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>n744_s65/I2</td>
</tr>
<tr>
<td>31.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">n744_s65/F</td>
</tr>
<tr>
<td>31.787</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n744_s52/I2</td>
</tr>
<tr>
<td>32.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s52/F</td>
</tr>
<tr>
<td>32.774</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>n745_s11/I0</td>
</tr>
<tr>
<td>33.291</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">n745_s11/F</td>
</tr>
<tr>
<td>33.863</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>n787_s27/I0</td>
</tr>
<tr>
<td>34.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">n787_s27/F</td>
</tr>
<tr>
<td>34.912</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>n799_s111/I3</td>
</tr>
<tr>
<td>35.482</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">n799_s111/F</td>
</tr>
<tr>
<td>35.482</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" font-weight:bold;">display_buffer_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>display_buffer_23_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>display_buffer_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.323, 52.872%; route: 13.426, 46.327%; tC2Q: 0.232, 0.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>n700_s53/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">n700_s53/F</td>
</tr>
<tr>
<td>31.169</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>n744_s65/I2</td>
</tr>
<tr>
<td>31.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">n744_s65/F</td>
</tr>
<tr>
<td>31.787</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n744_s52/I2</td>
</tr>
<tr>
<td>32.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n744_s52/F</td>
</tr>
<tr>
<td>32.774</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>n745_s11/I0</td>
</tr>
<tr>
<td>33.291</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">n745_s11/F</td>
</tr>
<tr>
<td>33.863</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>n787_s27/I0</td>
</tr>
<tr>
<td>34.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">n787_s27/F</td>
</tr>
<tr>
<td>34.912</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>n799_s115/I3</td>
</tr>
<tr>
<td>35.482</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">n799_s115/F</td>
</tr>
<tr>
<td>35.482</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" font-weight:bold;">display_buffer_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>display_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>display_buffer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.323, 52.872%; route: 13.426, 46.327%; tC2Q: 0.232, 0.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>timer_31_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">timer_31_s0/Q</td>
</tr>
<tr>
<td>7.650</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n832_s183/I3</td>
</tr>
<tr>
<td>8.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n832_s183/F</td>
</tr>
<tr>
<td>8.462</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>n832_s184/I2</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">n832_s184/F</td>
</tr>
<tr>
<td>9.332</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>n832_s213/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">n832_s213/F</td>
</tr>
<tr>
<td>9.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>n832_s190/I0</td>
</tr>
<tr>
<td>10.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">n832_s190/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n832_s252/I1</td>
</tr>
<tr>
<td>11.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n832_s252/F</td>
</tr>
<tr>
<td>11.623</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>n832_s228/I1</td>
</tr>
<tr>
<td>12.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n832_s228/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n832_s205/I0</td>
</tr>
<tr>
<td>13.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n832_s205/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>n832_s198/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">n832_s198/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>n832_s171/I3</td>
</tr>
<tr>
<td>14.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">n832_s171/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>n832_s180/I3</td>
</tr>
<tr>
<td>15.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">n832_s180/F</td>
</tr>
<tr>
<td>16.183</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n744_s286/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n744_s286/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>n744_s275/I2</td>
</tr>
<tr>
<td>17.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">n744_s275/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>n832_s167/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">n832_s167/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>n744_s266/I3</td>
</tr>
<tr>
<td>19.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">n744_s266/F</td>
</tr>
<tr>
<td>20.121</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>n744_s253/I1</td>
</tr>
<tr>
<td>20.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">n744_s253/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>n744_s248/I3</td>
</tr>
<tr>
<td>21.765</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">n744_s248/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>n744_s223/I1</td>
</tr>
<tr>
<td>22.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">n744_s223/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n744_s193/I2</td>
</tr>
<tr>
<td>23.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n744_s193/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>n744_s198/I2</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">n744_s198/F</td>
</tr>
<tr>
<td>24.297</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>n744_s155/I2</td>
</tr>
<tr>
<td>24.750</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">n744_s155/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>n744_s165/I2</td>
</tr>
<tr>
<td>25.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">n744_s165/F</td>
</tr>
<tr>
<td>25.945</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n744_s128/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n744_s128/F</td>
</tr>
<tr>
<td>26.769</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>n744_s117/I2</td>
</tr>
<tr>
<td>27.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">n744_s117/F</td>
</tr>
<tr>
<td>27.495</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>n744_s97/I3</td>
</tr>
<tr>
<td>27.948</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">n744_s97/F</td>
</tr>
<tr>
<td>28.861</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>n744_s112/I0</td>
</tr>
<tr>
<td>29.431</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">n744_s112/F</td>
</tr>
<tr>
<td>29.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n744_s82/I0</td>
</tr>
<tr>
<td>29.951</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n744_s82/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>n744_s67/I1</td>
</tr>
<tr>
<td>30.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">n744_s67/F</td>
</tr>
<tr>
<td>31.200</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>n744_s61/I2</td>
</tr>
<tr>
<td>31.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">n744_s61/F</td>
</tr>
<tr>
<td>32.637</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>n744_s50/I2</td>
</tr>
<tr>
<td>33.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">n744_s50/F</td>
</tr>
<tr>
<td>33.270</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td>n745_s10/I1</td>
</tr>
<tr>
<td>33.825</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[3][A]</td>
<td style=" background: #97FFFF;">n745_s10/F</td>
</tr>
<tr>
<td>34.078</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>n746_s13/I2</td>
</tr>
<tr>
<td>34.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C37[2][B]</td>
<td style=" background: #97FFFF;">n746_s13/F</td>
</tr>
<tr>
<td>34.890</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>n755_s115/I2</td>
</tr>
<tr>
<td>35.460</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">n755_s115/F</td>
</tr>
<tr>
<td>35.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" font-weight:bold;">display_buffer_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>display_buffer_27_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>display_buffer_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.399, 53.176%; route: 13.327, 46.023%; tC2Q: 0.232, 0.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>n49_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">n49_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">spi_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_0_s16</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/busy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s16/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/bits_sent_0_s16/F</td>
</tr>
<tr>
<td>5.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/busy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/busy_s1</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 97.252%; route: 0.000, 0.000%; tC2Q: 0.007, 2.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.276</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td style=" font-weight:bold;">shifter_instance/latch_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td>shifter_instance/latch_s6/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR38[B]</td>
<td>shifter_instance/latch_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.276, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.276</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s14/I2</td>
</tr>
<tr>
<td>7.620</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">shifter_instance/bits_sent_0_s14/F</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>shifter_instance/bits_sent_0_s12/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 13.131%; route: 0.000, 0.000%; tC2Q: 2.276, 86.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>shifter_instance/bits_sent_3_s0/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_3_s0/Q</td>
</tr>
<tr>
<td>7.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>shifter_instance/n24_s3/I3</td>
</tr>
<tr>
<td>7.589</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/n24_s3/F</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C35[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>shifter_instance/bits_sent_3_s0/CLK</td>
</tr>
<tr>
<td>7.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>drop_latch_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>drop_latch_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>busy:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.157</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>drop_latch_s4/CLK</td>
</tr>
<tr>
<td>7.359</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">drop_latch_s4/Q</td>
</tr>
<tr>
<td>7.362</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>n350_s5/I2</td>
</tr>
<tr>
<td>7.594</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">n350_s5/F</td>
</tr>
<tr>
<td>7.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">drop_latch_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R29C42[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.157</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>drop_latch_s4/CLK</td>
</tr>
<tr>
<td>7.168</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>drop_latch_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>n115_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">n115_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>n83_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">n83_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>second_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td>n81_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">n81_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>second_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>n77_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">n77_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>second_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>n75_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">n75_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>second_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>n71_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">n71_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>second_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>n69_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">n69_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>second_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>n65_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">n65_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>n63_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">n63_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>second_timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>n59_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">n59_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>second_timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>n57_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">n57_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>second_timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C49[0][A]</td>
<td>n53_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" background: #97FFFF;">n53_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>second_timer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>n27_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">n27_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>spi_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td>n25_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">n25_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td>n21_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n19_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td>n15_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">n15_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td>n13_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">n13_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C38[0][A]</td>
<td>n9_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">n9_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>141</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_17_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>second_timer_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>second_timer_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>second_timer_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_19_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_39_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_39_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_39_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_45_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_45_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_45_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_20_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>141</td>
<td>clk_d</td>
<td>-19.399</td>
<td>2.274</td>
</tr>
<tr>
<td>63</td>
<td>n118_18</td>
<td>4.064</td>
<td>0.984</td>
</tr>
<tr>
<td>36</td>
<td>display_index[0]</td>
<td>7.353</td>
<td>0.920</td>
</tr>
<tr>
<td>24</td>
<td>busy</td>
<td>3.355</td>
<td>3.402</td>
</tr>
<tr>
<td>21</td>
<td>n30_8</td>
<td>6.680</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>display_index[1]</td>
<td>7.688</td>
<td>0.723</td>
</tr>
<tr>
<td>19</td>
<td>timer[24]</td>
<td>-18.917</td>
<td>1.116</td>
</tr>
<tr>
<td>19</td>
<td>timer[30]</td>
<td>-19.343</td>
<td>1.124</td>
</tr>
<tr>
<td>18</td>
<td>timer[21]</td>
<td>-14.996</td>
<td>1.029</td>
</tr>
<tr>
<td>17</td>
<td>timer[19]</td>
<td>-14.592</td>
<td>0.952</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C41</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C42</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C40</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C47</td>
<td>79.17%</td>
</tr>
<tr>
<td>R25C37</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C45</td>
<td>77.78%</td>
</tr>
<tr>
<td>R22C48</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C36</td>
<td>77.78%</td>
</tr>
<tr>
<td>R22C46</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
