INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.ip_user_files/ip/instr_ram/sim/instr_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/dataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWriteM' is not allowed [D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/dataPath.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/hardware-design/shiyan4/shiyan4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
