// Seed: 3629993545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output supply1 id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output tri1 id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26 = 1;
  assign id_22 = -1'd0;
  assign id_16 = (id_7);
  assign id_13 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd81,
    parameter id_6  = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire _id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire _id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_3,
      id_9,
      id_4,
      id_5,
      id_7,
      id_11,
      id_12,
      id_11,
      id_3,
      id_1,
      id_2,
      id_11,
      id_9,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7,
      id_7,
      id_12,
      id_11,
      id_3,
      id_9
  );
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_13 = 1;
  logic [id_6 : ~  id_10  ===  -1] id_14;
  wire id_15;
endmodule
