#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 15 18:52:31 2019
# Process ID: 22084
# Current directory: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex
# Command line: vivado.exe -notrace -source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/vivado.log
# Journal file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex'
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml:
 Pin Map file does not provide LOC constraints for PHY_TXD0COMP : xilinx.com:k410tfm2:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 753.672 ; gain = 151.465
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/ies/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0_create_bitstreams.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/sys_clk_gen_ps_v.txt'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0_build_stage1.tcl'
INFO: [SIM-utils-43] Exported 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0_create_bitstreams.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' is already up-to-date
[Fri Feb 15 18:55:50 2019] Launched synth_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.runs/synth_1/runme.log
[Fri Feb 15 18:55:50 2019] Launched impl_1...
Run output will be captured here: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2-tendompcie/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/runme.log
