begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2006 Bernd Walter.  All rights reserved.  * Copyright (c) 2006 M. Warner Losh.  All rights reserved.  * Copyright (c) 2010 Greg Ansley.  All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|"opt_platform.h"
end_include

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/endian.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/resource.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91var.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_mcireg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_pdcreg.h>
end_include

begin_include
include|#
directive|include
file|<dev/mmc/bridge.h>
end_include

begin_include
include|#
directive|include
file|<dev/mmc/mmcbrvar.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|"mmcbr_if.h"
end_include

begin_include
include|#
directive|include
file|"opt_at91.h"
end_include

begin_comment
comment|/*  * About running the MCI bus above 25MHz  *  * Historically, the MCI bus has been run at 30MHz on systems with a 60MHz  * master clock, in part due to a bug in dev/mmc.c making always request  * 30MHz, and in part over clocking the bus because 15MHz was too slow.  * Fixing that bug causes the mmc driver to request a 25MHz clock (as it  * should) and the logic in at91_mci_update_ios() picks the highest speed that  * doesn't exceed that limit.  With a 60MHz MCK that would be 15MHz, and  * that's a real performance buzzkill when you've been getting away with 30MHz  * all along.  *  * By defining AT91_MCI_ALLOW_OVERCLOCK (or setting the allow_overclock=1  * device hint or sysctl) you can enable logic in at91_mci_update_ios() to  * overlcock the SD bus a little by running it at MCK / 2 when the requested  * speed is 25MHz and the next highest speed is 15MHz or less.  This appears  * to work on virtually all SD cards, since it is what this driver has been  * doing prior to the introduction of this option, where the overclocking vs  * underclocking decision was automatically "overclock".  Modern SD cards can  * run at 45mhz/1-bit in standard mode (high speed mode enable commands not  * sent) without problems.  *  * Speaking of high-speed mode, the rm9200 manual says the MCI device supports  * the SD v1.0 specification and can run up to 50MHz.  This is interesting in  * that the SD v1.0 spec caps the speed at 25MHz; high speed mode was added in  * the v1.10 spec.  Furthermore, high speed mode doesn't just crank up the  * clock, it alters the signal timing.  The rm9200 MCI device doesn't support  * these altered timings.  So while speeds over 25MHz may work, they only work  * in what the SD spec calls "default" speed mode, and it amounts to violating  * the spec by overclocking the bus.  *  * If you also enable 4-wire mode it's possible transfers faster than 25MHz  * will fail.  On the AT91RM9200, due to bugs in the bus contention logic, if  * you have the USB host device and OHCI driver enabled will fail.  Even  * underclocking to 15MHz, intermittant overrun and underrun errors occur.  * Note that you don't even need to have usb devices attached to the system,  * the errors begin to occur as soon as the OHCI driver sets the register bit  * to enable periodic transfers.  It appears (based on brief investigation)  * that the usb host controller uses so much ASB bandwidth that sometimes the  * DMA for MCI transfers doesn't get a bus grant in time and data gets  * dropped.  Adding even a modicum of network activity changes the symptom  * from intermittant to very frequent.  Members of the AT91SAM9 family have  * corrected this problem, or are at least better about their use of the bus.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|AT91_MCI_ALLOW_OVERCLOCK
end_ifndef

begin_define
define|#
directive|define
name|AT91_MCI_ALLOW_OVERCLOCK
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Allocate 2 bounce buffers we'll use to endian-swap the data due to the rm9200  * erratum.  We use a pair of buffers because when reading that lets us begin  * endian-swapping the data in the first buffer while the DMA is reading into  * the second buffer.  (We can't use the same trick for writing because we might  * not get all the data in the 2nd buffer swapped before the hardware needs it;  * dealing with that would add complexity to the driver.)  *  * The buffers are sized at 16K each due to the way the busdma cache sync  * operations work on arm.  A dcache_inv_range() operation on a range larger  * than 16K gets turned into a dcache_wbinv_all().  That needlessly flushes the  * entire data cache, impacting overall system performance.  */
end_comment

begin_define
define|#
directive|define
name|BBCOUNT
value|2
end_define

begin_define
define|#
directive|define
name|BBSIZE
value|(16*1024)
end_define

begin_define
define|#
directive|define
name|MAX_BLOCKS
value|((BBSIZE*BBCOUNT)/512)
end_define

begin_decl_stmt
specifier|static
name|int
name|mci_debug
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|at91_mci_softc
block|{
name|void
modifier|*
name|intrhand
decl_stmt|;
comment|/* Interrupt handle */
name|device_t
name|dev
decl_stmt|;
name|int
name|sc_cap
decl_stmt|;
define|#
directive|define
name|CAP_HAS_4WIRE
value|1
comment|/* Has 4 wire bus */
define|#
directive|define
name|CAP_NEEDS_BYTESWAP
value|2
comment|/* broken hardware needing bounce */
define|#
directive|define
name|CAP_MCI1_REV2XX
value|4
comment|/* MCI 1 rev 2.x */
name|int
name|flags
decl_stmt|;
define|#
directive|define
name|PENDING_CMD
value|0x01
define|#
directive|define
name|PENDING_STOP
value|0x02
define|#
directive|define
name|CMD_MULTIREAD
value|0x10
define|#
directive|define
name|CMD_MULTIWRITE
value|0x20
name|int
name|has_4wire
decl_stmt|;
name|int
name|allow_overclock
decl_stmt|;
name|struct
name|resource
modifier|*
name|irq_res
decl_stmt|;
comment|/* IRQ resource */
name|struct
name|resource
modifier|*
name|mem_res
decl_stmt|;
comment|/* Memory resource */
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
name|bus_dma_tag_t
name|dmatag
decl_stmt|;
name|struct
name|mmc_host
name|host
decl_stmt|;
name|int
name|bus_busy
decl_stmt|;
name|struct
name|mmc_request
modifier|*
name|req
decl_stmt|;
name|struct
name|mmc_command
modifier|*
name|curcmd
decl_stmt|;
name|bus_dmamap_t
name|bbuf_map
index|[
name|BBCOUNT
index|]
decl_stmt|;
name|char
modifier|*
name|bbuf_vaddr
index|[
name|BBCOUNT
index|]
decl_stmt|;
comment|/* bounce bufs in KVA space */
name|uint32_t
name|bbuf_len
index|[
name|BBCOUNT
index|]
decl_stmt|;
comment|/* len currently queued for bounce buf */
name|uint32_t
name|bbuf_curidx
decl_stmt|;
comment|/* which bbuf is the active DMA buffer */
name|uint32_t
name|xfer_offset
decl_stmt|;
comment|/* offset so far into caller's buf */
block|}
struct|;
end_struct

begin_comment
comment|/* bus entry points */
end_comment

begin_function_decl
specifier|static
name|int
name|at91_mci_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_mci_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_mci_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_mci_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* helper routines */
end_comment

begin_function_decl
specifier|static
name|int
name|at91_mci_activate
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_mci_deactivate
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_mci_is_mci1rev2xx
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_define
define|#
directive|define
name|AT91_MCI_LOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_lock(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|AT91_MCI_UNLOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_unlock(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|AT91_MCI_LOCK_INIT
parameter_list|(
name|_sc
parameter_list|)
define|\
value|mtx_init(&_sc->sc_mtx, device_get_nameunit(_sc->dev), \ 	    "mci", MTX_DEF)
end_define

begin_define
define|#
directive|define
name|AT91_MCI_LOCK_DESTROY
parameter_list|(
name|_sc
parameter_list|)
value|mtx_destroy(&_sc->sc_mtx);
end_define

begin_define
define|#
directive|define
name|AT91_MCI_ASSERT_LOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_OWNED);
end_define

begin_define
define|#
directive|define
name|AT91_MCI_ASSERT_UNLOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_NOTOWNED);
end_define

begin_function
specifier|static
specifier|inline
name|uint32_t
name|RD4
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|)
block|{
return|return
operator|(
name|bus_read_4
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|,
name|off
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|WR4
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_write_4
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|,
name|off
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_bswap_buf
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|void
modifier|*
name|dptr
parameter_list|,
name|void
modifier|*
name|sptr
parameter_list|,
name|uint32_t
name|memsize
parameter_list|)
block|{
name|uint32_t
modifier|*
name|dst
init|=
operator|(
name|uint32_t
operator|*
operator|)
name|dptr
decl_stmt|;
name|uint32_t
modifier|*
name|src
init|=
operator|(
name|uint32_t
operator|*
operator|)
name|sptr
decl_stmt|;
name|uint32_t
name|i
decl_stmt|;
comment|/* 	 * If the hardware doesn't need byte-swapping, let bcopy() do the 	 * work.  Use bounce buffer even if we don't need byteswap, since 	 * buffer may straddle a page boundary, and we don't handle 	 * multi-segment transfers in hardware.  Seen from 'bsdlabel -w' which 	 * uses raw geom access to the volume.  Greg Ansley (gja (at) 	 * ansley.com) 	 */
if|if
condition|(
operator|!
operator|(
name|sc
operator|->
name|sc_cap
operator|&
name|CAP_NEEDS_BYTESWAP
operator|)
condition|)
block|{
name|memcpy
argument_list|(
name|dptr
argument_list|,
name|sptr
argument_list|,
name|memsize
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* 	 * Nice performance boost for slightly unrolling this loop. 	 * (But very little extra boost for further unrolling it.) 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|memsize
condition|;
name|i
operator|+=
literal|16
control|)
block|{
operator|*
name|dst
operator|++
operator|=
name|bswap32
argument_list|(
operator|*
name|src
operator|++
argument_list|)
expr_stmt|;
operator|*
name|dst
operator|++
operator|=
name|bswap32
argument_list|(
operator|*
name|src
operator|++
argument_list|)
expr_stmt|;
operator|*
name|dst
operator|++
operator|=
name|bswap32
argument_list|(
operator|*
name|src
operator|++
argument_list|)
expr_stmt|;
operator|*
name|dst
operator|++
operator|=
name|bswap32
argument_list|(
operator|*
name|src
operator|++
argument_list|)
expr_stmt|;
block|}
comment|/* Mop up the last 1-3 words, if any. */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
operator|(
name|memsize
operator|&
literal|0x0F
operator|)
condition|;
name|i
operator|+=
literal|4
control|)
block|{
operator|*
name|dst
operator|++
operator|=
name|bswap32
argument_list|(
operator|*
name|src
operator|++
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_getaddr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|,
name|bus_dma_segment_t
modifier|*
name|segs
parameter_list|,
name|int
name|nsegs
parameter_list|,
name|int
name|error
parameter_list|)
block|{
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return;
operator|*
operator|(
name|bus_addr_t
operator|*
operator|)
name|arg
operator|=
name|segs
index|[
literal|0
index|]
operator|.
name|ds_addr
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_pdc_disable
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|)
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_TXTDIS
operator||
name|PDC_PTCR_RXTDIS
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RPR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RNPR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RNCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TPR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TNPR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TNCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Reset the controller, then restore most of the current state.  *  * This is called after detecting an error.  It's also called after stopping a  * multi-block write, to un-wedge the device so that it will handle the NOTBUSY  * signal correctly.  See comments in at91_mci_stop_done() for more details.  */
end_comment

begin_function
specifier|static
name|void
name|at91_mci_reset
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|mr
decl_stmt|;
name|uint32_t
name|sdcr
decl_stmt|;
name|uint32_t
name|dtor
decl_stmt|;
name|uint32_t
name|imr
decl_stmt|;
name|at91_mci_pdc_disable
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* save current state */
name|imr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_IMR
argument_list|)
expr_stmt|;
name|mr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|)
operator|&
literal|0x7fff
expr_stmt|;
name|sdcr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|)
expr_stmt|;
name|dtor
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_DTOR
argument_list|)
expr_stmt|;
comment|/* reset the controller */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIDIS
operator||
name|MCI_CR_SWRST
argument_list|)
expr_stmt|;
comment|/* restore state */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIEN
operator||
name|MCI_CR_PWSEN
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|,
name|mr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|,
name|sdcr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_DTOR
argument_list|,
name|dtor
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|imr
argument_list|)
expr_stmt|;
comment|/* 	 * Make sure sdio interrupts will fire.  Not sure why reading 	 * SR ensures that, but this is in the linux driver. 	 */
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SR
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_init
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIDIS
operator||
name|MCI_CR_SWRST
argument_list|)
expr_stmt|;
comment|/* device into reset */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
comment|/* Turn off interrupts */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_DTOR
argument_list|,
name|MCI_DTOR_DTOMUL_1M
operator||
literal|1
argument_list|)
expr_stmt|;
name|val
operator|=
name|MCI_MR_PDCMODE
expr_stmt|;
name|val
operator||=
literal|0x34a
expr_stmt|;
comment|/* PWSDIV = 3; CLKDIV = 74 */
comment|//	if (sc->sc_cap& CAP_MCI1_REV2XX)
comment|//		val |= MCI_MR_RDPROOF | MCI_MR_WRPROOF;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|,
name|val
argument_list|)
expr_stmt|;
ifndef|#
directive|ifndef
name|AT91_MCI_SLOT_B
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* SLOT A, 1 bit bus */
else|#
directive|else
comment|/* 	 * XXX Really should add second "unit" but nobody using using 	 * a two slot card that we know of. XXX 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* SLOT B, 1 bit bus */
endif|#
directive|endif
comment|/* 	 * Enable controller, including power-save.  The slower clock 	 * of the power-save mode is only in effect when there is no 	 * transfer in progress, so it can be left in this mode all 	 * the time. 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIEN
operator||
name|MCI_CR_PWSEN
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_fini
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
comment|/* Turn off interrupts */
name|at91_mci_pdc_disable
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIDIS
operator||
name|MCI_CR_SWRST
argument_list|)
expr_stmt|;
comment|/* device into reset */
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
ifdef|#
directive|ifdef
name|FDT
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"atmel,hsmci"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
endif|#
directive|endif
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"MCI mmc/sd host bridge"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|sysctl_ctx_list
modifier|*
name|sctx
decl_stmt|;
name|struct
name|sysctl_oid
modifier|*
name|soid
decl_stmt|;
name|device_t
name|child
decl_stmt|;
name|int
name|err
decl_stmt|,
name|i
decl_stmt|;
name|sctx
operator|=
name|device_get_sysctl_ctx
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|soid
operator|=
name|device_get_sysctl_tree
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|sc
operator|->
name|sc_cap
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|at91_is_rm92
argument_list|()
condition|)
name|sc
operator|->
name|sc_cap
operator||=
name|CAP_NEEDS_BYTESWAP
expr_stmt|;
comment|/* 	 * MCI1 Rev 2 controllers need some workarounds, flag if so. 	 */
if|if
condition|(
name|at91_mci_is_mci1rev2xx
argument_list|()
condition|)
name|sc
operator|->
name|sc_cap
operator||=
name|CAP_MCI1_REV2XX
expr_stmt|;
name|err
operator|=
name|at91_mci_activate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|out
goto|;
name|AT91_MCI_LOCK_INIT
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|at91_mci_fini
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|at91_mci_init
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* 	 * Allocate DMA tags and maps and bounce buffers. 	 * 	 * The parms in the tag_create call cause the dmamem_alloc call to 	 * create each bounce buffer as a single contiguous buffer of BBSIZE 	 * bytes aligned to a 4096 byte boundary. 	 * 	 * Do not use DMA_COHERENT for these buffers because that maps the 	 * memory as non-cachable, which prevents cache line burst fills/writes, 	 * which is something we need since we're trying to overlap the 	 * byte-swapping with the DMA operations. 	 */
name|err
operator|=
name|bus_dma_tag_create
argument_list|(
name|bus_get_dma_tag
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|4096
argument_list|,
literal|0
argument_list|,
name|BUS_SPACE_MAXADDR_32BIT
argument_list|,
name|BUS_SPACE_MAXADDR
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
name|BBSIZE
argument_list|,
literal|1
argument_list|,
name|BBSIZE
argument_list|,
literal|0
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
operator|&
name|sc
operator|->
name|dmatag
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|out
goto|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|BBCOUNT
condition|;
operator|++
name|i
control|)
block|{
name|err
operator|=
name|bus_dmamem_alloc
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
operator|(
name|void
operator|*
operator|*
operator|)
operator|&
name|sc
operator|->
name|bbuf_vaddr
index|[
name|i
index|]
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|,
operator|&
name|sc
operator|->
name|bbuf_map
index|[
name|i
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|out
goto|;
block|}
comment|/* 	 * Activate the interrupt 	 */
name|err
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|irq_res
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|NULL
argument_list|,
name|at91_mci_intr
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|intrhand
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|AT91_MCI_LOCK_DESTROY
argument_list|(
name|sc
argument_list|)
expr_stmt|;
goto|goto
name|out
goto|;
block|}
comment|/* 	 * Allow 4-wire to be initially set via #define. 	 * Allow a device hint to override that. 	 * Allow a sysctl to override that. 	 */
if|#
directive|if
name|defined
argument_list|(
name|AT91_MCI_HAS_4WIRE
argument_list|)
operator|&&
name|AT91_MCI_HAS_4WIRE
operator|!=
literal|0
name|sc
operator|->
name|has_4wire
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
name|resource_int_value
argument_list|(
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|,
name|device_get_unit
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|"4wire"
argument_list|,
operator|&
name|sc
operator|->
name|has_4wire
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_UINT
argument_list|(
name|sctx
argument_list|,
name|SYSCTL_CHILDREN
argument_list|(
name|soid
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"4wire"
argument_list|,
name|CTLFLAG_RW
argument_list|,
operator|&
name|sc
operator|->
name|has_4wire
argument_list|,
literal|0
argument_list|,
literal|"has 4 wire SD Card bus"
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|has_4wire
condition|)
name|sc
operator|->
name|sc_cap
operator||=
name|CAP_HAS_4WIRE
expr_stmt|;
name|sc
operator|->
name|allow_overclock
operator|=
name|AT91_MCI_ALLOW_OVERCLOCK
expr_stmt|;
name|resource_int_value
argument_list|(
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|,
name|device_get_unit
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|"allow_overclock"
argument_list|,
operator|&
name|sc
operator|->
name|allow_overclock
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_UINT
argument_list|(
name|sctx
argument_list|,
name|SYSCTL_CHILDREN
argument_list|(
name|soid
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"allow_overclock"
argument_list|,
name|CTLFLAG_RW
argument_list|,
operator|&
name|sc
operator|->
name|allow_overclock
argument_list|,
literal|0
argument_list|,
literal|"Allow up to 30MHz clock for 25MHz request when next highest speed 15MHz or less."
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_UINT
argument_list|(
name|sctx
argument_list|,
name|SYSCTL_CHILDREN
argument_list|(
name|soid
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"debug"
argument_list|,
name|CTLFLAG_RWTUN
argument_list|,
operator|&
name|mci_debug
argument_list|,
literal|0
argument_list|,
literal|"enable debug output"
argument_list|)
expr_stmt|;
comment|/* 	 * Our real min freq is master_clock/512, but upper driver layers are 	 * going to set the min speed during card discovery, and the right speed 	 * for that is 400kHz, so advertise a safe value just under that. 	 * 	 * For max speed, while the rm9200 manual says the max is 50mhz, it also 	 * says it supports only the SD v1.0 spec, which means the real limit is 	 * 25mhz. On the other hand, historical use has been to slightly violate 	 * the standard by running the bus at 30MHz.  For more information on 	 * that, see the comments at the top of this file. 	 */
name|sc
operator|->
name|host
operator|.
name|f_min
operator|=
literal|375000
expr_stmt|;
name|sc
operator|->
name|host
operator|.
name|f_max
operator|=
name|at91_master_clock
operator|/
literal|2
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|host
operator|.
name|f_max
operator|>
literal|25000000
condition|)
name|sc
operator|->
name|host
operator|.
name|f_max
operator|=
literal|25000000
expr_stmt|;
name|sc
operator|->
name|host
operator|.
name|host_ocr
operator|=
name|MMC_OCR_320_330
operator||
name|MMC_OCR_330_340
expr_stmt|;
name|sc
operator|->
name|host
operator|.
name|caps
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_cap
operator|&
name|CAP_HAS_4WIRE
condition|)
name|sc
operator|->
name|host
operator|.
name|caps
operator||=
name|MMC_CAP_4_BIT_DATA
expr_stmt|;
name|child
operator|=
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"mmc"
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|device_set_ivars
argument_list|(
name|dev
argument_list|,
operator|&
name|sc
operator|->
name|host
argument_list|)
expr_stmt|;
name|err
operator|=
name|bus_generic_attach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|out
label|:
if|if
condition|(
name|err
condition|)
name|at91_mci_deactivate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|at91_mci_fini
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|at91_mci_deactivate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|bus_dmamem_free
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|0
index|]
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|bus_dmamem_free
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|1
index|]
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|bus_dma_tag_destroy
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|)
expr_stmt|;
return|return
operator|(
name|EBUSY
operator|)
return|;
comment|/* XXX */
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_activate
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mem_res
operator|==
name|NULL
condition|)
goto|goto
name|errout
goto|;
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|irq_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|irq_res
operator|==
name|NULL
condition|)
goto|goto
name|errout
goto|;
return|return
operator|(
literal|0
operator|)
return|;
name|errout
label|:
name|at91_mci_deactivate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENOMEM
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_deactivate
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|intrhand
condition|)
name|bus_teardown_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|irq_res
argument_list|,
name|sc
operator|->
name|intrhand
argument_list|)
expr_stmt|;
name|sc
operator|->
name|intrhand
operator|=
name|NULL
expr_stmt|;
name|bus_generic_detach
argument_list|(
name|sc
operator|->
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mem_res
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|rman_get_rid
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|)
argument_list|,
name|sc
operator|->
name|mem_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|mem_res
operator|=
name|NULL
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|irq_res
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
name|rman_get_rid
argument_list|(
name|sc
operator|->
name|irq_res
argument_list|)
argument_list|,
name|sc
operator|->
name|irq_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|irq_res
operator|=
name|NULL
expr_stmt|;
return|return;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_is_mci1rev2xx
parameter_list|(
name|void
parameter_list|)
block|{
switch|switch
condition|(
name|soc_info
operator|.
name|type
condition|)
block|{
case|case
name|AT91_T_SAM9260
case|:
case|case
name|AT91_T_SAM9263
case|:
case|case
name|AT91_T_CAP9
case|:
case|case
name|AT91_T_SAM9G10
case|:
case|case
name|AT91_T_SAM9G20
case|:
case|case
name|AT91_T_SAM9RL
case|:
return|return
operator|(
literal|1
operator|)
return|;
default|default:
return|return
operator|(
literal|0
operator|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_update_ios
parameter_list|(
name|device_t
name|brdev
parameter_list|,
name|device_t
name|reqdev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|mmc_ios
modifier|*
name|ios
decl_stmt|;
name|uint32_t
name|clkdiv
decl_stmt|;
name|uint32_t
name|freq
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|brdev
argument_list|)
expr_stmt|;
name|ios
operator|=
operator|&
name|sc
operator|->
name|host
operator|.
name|ios
expr_stmt|;
comment|/* 	 * Calculate our closest available clock speed that doesn't exceed the 	 * requested speed. 	 * 	 * When overclocking is allowed, the requested clock is 25MHz, the 	 * computed frequency is 15MHz or smaller and clockdiv is 1, use 	 * clockdiv of 0 to double that.  If less than 12.5MHz, double 	 * regardless of the overclocking setting. 	 * 	 * Whatever we come up with, store it back into ios->clock so that the 	 * upper layer drivers can report the actual speed of the bus. 	 */
if|if
condition|(
name|ios
operator|->
name|clock
operator|==
literal|0
condition|)
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIDIS
argument_list|)
expr_stmt|;
name|clkdiv
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CR
argument_list|,
name|MCI_CR_MCIEN
operator||
name|MCI_CR_PWSEN
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|at91_master_clock
operator|%
operator|(
name|ios
operator|->
name|clock
operator|*
literal|2
operator|)
operator|)
operator|==
literal|0
condition|)
name|clkdiv
operator|=
operator|(
operator|(
name|at91_master_clock
operator|/
name|ios
operator|->
name|clock
operator|)
operator|/
literal|2
operator|)
operator|-
literal|1
expr_stmt|;
else|else
name|clkdiv
operator|=
operator|(
name|at91_master_clock
operator|/
name|ios
operator|->
name|clock
operator|)
operator|/
literal|2
expr_stmt|;
name|freq
operator|=
name|at91_master_clock
operator|/
operator|(
operator|(
name|clkdiv
operator|+
literal|1
operator|)
operator|*
literal|2
operator|)
expr_stmt|;
if|if
condition|(
name|clkdiv
operator|==
literal|1
operator|&&
name|ios
operator|->
name|clock
operator|==
literal|25000000
operator|&&
name|freq
operator|<=
literal|15000000
condition|)
block|{
if|if
condition|(
name|sc
operator|->
name|allow_overclock
operator|||
name|freq
operator|<=
literal|12500000
condition|)
block|{
name|clkdiv
operator|=
literal|0
expr_stmt|;
name|freq
operator|=
name|at91_master_clock
operator|/
operator|(
operator|(
name|clkdiv
operator|+
literal|1
operator|)
operator|*
literal|2
operator|)
expr_stmt|;
block|}
block|}
name|ios
operator|->
name|clock
operator|=
name|freq
expr_stmt|;
block|}
if|if
condition|(
name|ios
operator|->
name|bus_width
operator|==
name|bus_width_4
condition|)
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|,
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|)
operator||
name|MCI_SDCR_SDCBUS
argument_list|)
expr_stmt|;
else|else
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|,
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SDCR
argument_list|)
operator|&
operator|~
name|MCI_SDCR_SDCBUS
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|,
operator|(
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|)
operator|&
operator|~
name|MCI_MR_CLKDIV
operator|)
operator||
name|clkdiv
argument_list|)
expr_stmt|;
comment|/* Do we need a settle time here? */
comment|/* XXX We need to turn the device on/off here with a GPIO pin */
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_start_cmd
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|struct
name|mmc_command
modifier|*
name|cmd
parameter_list|)
block|{
name|uint32_t
name|cmdr
decl_stmt|,
name|mr
decl_stmt|;
name|struct
name|mmc_data
modifier|*
name|data
decl_stmt|;
name|sc
operator|->
name|curcmd
operator|=
name|cmd
expr_stmt|;
name|data
operator|=
name|cmd
operator|->
name|data
expr_stmt|;
comment|/* XXX Upper layers don't always set this */
name|cmd
operator|->
name|mrq
operator|=
name|sc
operator|->
name|req
expr_stmt|;
comment|/* Begin setting up command register. */
name|cmdr
operator|=
name|cmd
operator|->
name|opcode
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|bus_mode
operator|==
name|opendrain
condition|)
name|cmdr
operator||=
name|MCI_CMDR_OPDCMD
expr_stmt|;
comment|/* Set up response handling.  Allow max timeout for responses. */
if|if
condition|(
name|MMC_RSP
argument_list|(
name|cmd
operator|->
name|flags
argument_list|)
operator|==
name|MMC_RSP_NONE
condition|)
name|cmdr
operator||=
name|MCI_CMDR_RSPTYP_NO
expr_stmt|;
else|else
block|{
name|cmdr
operator||=
name|MCI_CMDR_MAXLAT
expr_stmt|;
if|if
condition|(
name|cmd
operator|->
name|flags
operator|&
name|MMC_RSP_136
condition|)
name|cmdr
operator||=
name|MCI_CMDR_RSPTYP_136
expr_stmt|;
else|else
name|cmdr
operator||=
name|MCI_CMDR_RSPTYP_48
expr_stmt|;
block|}
comment|/* 	 * If there is no data transfer, just set up the right interrupt mask 	 * and start the command. 	 * 	 * The interrupt mask needs to be CMDRDY plus all non-data-transfer 	 * errors. It's important to leave the transfer-related errors out, to 	 * avoid spurious timeout or crc errors on a STOP command following a 	 * multiblock read.  When a multiblock read is in progress, sending a 	 * STOP in the middle of a block occasionally triggers such errors, but 	 * we're totally disinterested in them because we've already gotten all 	 * the data we wanted without error before sending the STOP command. 	 */
if|if
condition|(
name|data
operator|==
name|NULL
condition|)
block|{
name|uint32_t
name|ier
init|=
name|MCI_SR_CMDRDY
operator||
name|MCI_SR_RTOE
operator||
name|MCI_SR_RENDE
operator||
name|MCI_SR_RCRCE
operator||
name|MCI_SR_RDIRE
operator||
name|MCI_SR_RINDE
decl_stmt|;
name|at91_mci_pdc_disable
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|cmd
operator|->
name|opcode
operator|==
name|MMC_STOP_TRANSMISSION
condition|)
name|cmdr
operator||=
name|MCI_CMDR_TRCMD_STOP
expr_stmt|;
comment|/* Ignore response CRC on CMD2 and ACMD41, per standard. */
if|if
condition|(
name|cmd
operator|->
name|opcode
operator|==
name|MMC_SEND_OP_COND
operator|||
name|cmd
operator|->
name|opcode
operator|==
name|ACMD_SD_SEND_OP_COND
condition|)
name|ier
operator|&=
operator|~
name|MCI_SR_RCRCE
expr_stmt|;
if|if
condition|(
name|mci_debug
condition|)
name|printf
argument_list|(
literal|"CMDR %x (opcode %d) ARGR %x no data\n"
argument_list|,
name|cmdr
argument_list|,
name|cmd
operator|->
name|opcode
argument_list|,
name|cmd
operator|->
name|arg
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_ARGR
argument_list|,
name|cmd
operator|->
name|arg
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CMDR
argument_list|,
name|cmdr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|ier
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* There is data, set up the transfer-related parts of the command. */
if|if
condition|(
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_READ
condition|)
name|cmdr
operator||=
name|MCI_CMDR_TRDIR
expr_stmt|;
if|if
condition|(
name|data
operator|->
name|flags
operator|&
operator|(
name|MMC_DATA_READ
operator||
name|MMC_DATA_WRITE
operator|)
condition|)
name|cmdr
operator||=
name|MCI_CMDR_TRCMD_START
expr_stmt|;
if|if
condition|(
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_STREAM
condition|)
name|cmdr
operator||=
name|MCI_CMDR_TRTYP_STREAM
expr_stmt|;
elseif|else
if|if
condition|(
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_MULTI
condition|)
block|{
name|cmdr
operator||=
name|MCI_CMDR_TRTYP_MULTIPLE
expr_stmt|;
name|sc
operator|->
name|flags
operator||=
operator|(
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_READ
operator|)
condition|?
name|CMD_MULTIREAD
else|:
name|CMD_MULTIWRITE
expr_stmt|;
block|}
comment|/* 	 * Disable PDC until we're ready. 	 * 	 * Set block size and turn on PDC mode for dma xfer. 	 * Note that the block size is the smaller of the amount of data to be 	 * transferred, or 512 bytes.  The 512 size is fixed by the standard; 	 * smaller blocks are possible, but never larger. 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTDIS
operator||
name|PDC_PTCR_TXTDIS
argument_list|)
expr_stmt|;
name|mr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|)
operator|&
operator|~
name|MCI_MR_BLKLEN
expr_stmt|;
name|mr
operator||=
name|min
argument_list|(
name|data
operator|->
name|len
argument_list|,
literal|512
argument_list|)
operator|<<
literal|16
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_MR
argument_list|,
name|mr
operator||
name|MCI_MR_PDCMODE
operator||
name|MCI_MR_PDCPADV
argument_list|)
expr_stmt|;
comment|/* 	 * Set up DMA. 	 * 	 * Use bounce buffers even if we don't need to byteswap, because doing 	 * multi-block IO with large DMA buffers is way fast (compared to 	 * single-block IO), even after incurring the overhead of also copying 	 * from/to the caller's buffers (which may be in non-contiguous physical 	 * pages). 	 * 	 * In an ideal non-byteswap world we could create a dma tag that allows 	 * for discontiguous segments and do the IO directly from/to the 	 * caller's buffer(s), using ENDRX/ENDTX interrupts to chain the 	 * discontiguous buffers through the PDC. Someday. 	 * 	 * If a read is bigger than 2k, split it in half so that we can start 	 * byte-swapping the first half while the second half is on the wire. 	 * It would be best if we could split it into 8k chunks, but we can't 	 * always keep up with the byte-swapping due to other system activity, 	 * and if an RXBUFF interrupt happens while we're still handling the 	 * byte-swap from the prior buffer (IE, we haven't returned from 	 * handling the prior interrupt yet), then data will get dropped on the 	 * floor and we can't easily recover from that.  The right fix for that 	 * would be to have the interrupt handling only keep the DMA flowing and 	 * enqueue filled buffers to be byte-swapped in a non-interrupt context. 	 * Even that won't work on the write side of things though; in that 	 * context we have to have all the data ready to go before starting the 	 * dma. 	 * 	 * XXX what about stream transfers? 	 */
name|sc
operator|->
name|xfer_offset
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|bbuf_curidx
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|data
operator|->
name|flags
operator|&
operator|(
name|MMC_DATA_READ
operator||
name|MMC_DATA_WRITE
operator|)
condition|)
block|{
name|uint32_t
name|len
decl_stmt|;
name|uint32_t
name|remaining
init|=
name|data
operator|->
name|len
decl_stmt|;
name|bus_addr_t
name|paddr
decl_stmt|;
name|int
name|err
decl_stmt|;
if|if
condition|(
name|remaining
operator|>
operator|(
name|BBCOUNT
operator|*
name|BBSIZE
operator|)
condition|)
name|panic
argument_list|(
literal|"IO read size exceeds MAXDATA\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_READ
condition|)
block|{
if|if
condition|(
name|remaining
operator|>
literal|2048
condition|)
comment|// XXX
name|len
operator|=
name|remaining
operator|/
literal|2
expr_stmt|;
else|else
name|len
operator|=
name|remaining
expr_stmt|;
name|err
operator|=
name|bus_dmamap_load
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|0
index|]
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|0
index|]
argument_list|,
name|len
argument_list|,
name|at91_mci_getaddr
argument_list|,
operator|&
name|paddr
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"IO read dmamap_load failed\n"
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|0
index|]
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RPR
argument_list|,
name|paddr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RCR
argument_list|,
name|len
operator|/
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bbuf_len
index|[
literal|0
index|]
operator|=
name|len
expr_stmt|;
name|remaining
operator|-=
name|len
expr_stmt|;
if|if
condition|(
name|remaining
operator|==
literal|0
condition|)
block|{
name|sc
operator|->
name|bbuf_len
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|len
operator|=
name|remaining
expr_stmt|;
name|err
operator|=
name|bus_dmamap_load
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|1
index|]
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|1
index|]
argument_list|,
name|len
argument_list|,
name|at91_mci_getaddr
argument_list|,
operator|&
name|paddr
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"IO read dmamap_load failed\n"
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|1
index|]
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RNPR
argument_list|,
name|paddr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RNCR
argument_list|,
name|len
operator|/
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bbuf_len
index|[
literal|1
index|]
operator|=
name|len
expr_stmt|;
name|remaining
operator|-=
name|len
expr_stmt|;
block|}
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTEN
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|len
operator|=
name|min
argument_list|(
name|BBSIZE
argument_list|,
name|remaining
argument_list|)
expr_stmt|;
name|at91_bswap_buf
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|0
index|]
argument_list|,
name|data
operator|->
name|data
argument_list|,
name|len
argument_list|)
expr_stmt|;
name|err
operator|=
name|bus_dmamap_load
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|0
index|]
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|0
index|]
argument_list|,
name|len
argument_list|,
name|at91_mci_getaddr
argument_list|,
operator|&
name|paddr
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"IO write dmamap_load failed\n"
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|0
index|]
argument_list|,
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
comment|/* 			 * Erratum workaround:  PDC transfer length on a write 			 * must not be smaller than 12 bytes (3 words); only 			 * blklen bytes (set above) are actually transferred. 			 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TPR
argument_list|,
name|paddr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TCR
argument_list|,
operator|(
name|len
operator|<
literal|12
operator|)
condition|?
literal|3
else|:
name|len
operator|/
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bbuf_len
index|[
literal|0
index|]
operator|=
name|len
expr_stmt|;
name|remaining
operator|-=
name|len
expr_stmt|;
if|if
condition|(
name|remaining
operator|==
literal|0
condition|)
block|{
name|sc
operator|->
name|bbuf_len
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|len
operator|=
name|remaining
expr_stmt|;
name|at91_bswap_buf
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|1
index|]
argument_list|,
operator|(
operator|(
name|char
operator|*
operator|)
name|data
operator|->
name|data
operator|)
operator|+
name|BBSIZE
argument_list|,
name|len
argument_list|)
expr_stmt|;
name|err
operator|=
name|bus_dmamap_load
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|1
index|]
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
literal|1
index|]
argument_list|,
name|len
argument_list|,
name|at91_mci_getaddr
argument_list|,
operator|&
name|paddr
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"IO write dmamap_load failed\n"
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
literal|1
index|]
argument_list|,
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TNPR
argument_list|,
name|paddr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_TNCR
argument_list|,
operator|(
name|len
operator|<
literal|12
operator|)
condition|?
literal|3
else|:
name|len
operator|/
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bbuf_len
index|[
literal|1
index|]
operator|=
name|len
expr_stmt|;
name|remaining
operator|-=
name|len
expr_stmt|;
block|}
comment|/* do not enable PDC xfer until CMDRDY asserted */
block|}
name|data
operator|->
name|xfer_len
operator|=
literal|0
expr_stmt|;
comment|/* XXX what's this? appears to be unused. */
block|}
if|if
condition|(
name|mci_debug
condition|)
name|printf
argument_list|(
literal|"CMDR %x (opcode %d) ARGR %x with data len %d\n"
argument_list|,
name|cmdr
argument_list|,
name|cmd
operator|->
name|opcode
argument_list|,
name|cmd
operator|->
name|arg
argument_list|,
name|cmd
operator|->
name|data
operator|->
name|len
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_ARGR
argument_list|,
name|cmd
operator|->
name|arg
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_CMDR
argument_list|,
name|cmdr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|MCI_SR_CMDRDY
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_next_operation
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|mmc_request
modifier|*
name|req
decl_stmt|;
name|req
operator|=
name|sc
operator|->
name|req
expr_stmt|;
if|if
condition|(
name|req
operator|==
name|NULL
condition|)
return|return;
if|if
condition|(
name|sc
operator|->
name|flags
operator|&
name|PENDING_CMD
condition|)
block|{
name|sc
operator|->
name|flags
operator|&=
operator|~
name|PENDING_CMD
expr_stmt|;
name|at91_mci_start_cmd
argument_list|(
name|sc
argument_list|,
name|req
operator|->
name|cmd
argument_list|)
expr_stmt|;
return|return;
block|}
elseif|else
if|if
condition|(
name|sc
operator|->
name|flags
operator|&
name|PENDING_STOP
condition|)
block|{
name|sc
operator|->
name|flags
operator|&=
operator|~
name|PENDING_STOP
expr_stmt|;
name|at91_mci_start_cmd
argument_list|(
name|sc
argument_list|,
name|req
operator|->
name|stop
argument_list|)
expr_stmt|;
return|return;
block|}
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
name|sc
operator|->
name|req
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|curcmd
operator|=
name|NULL
expr_stmt|;
comment|//printf("req done\n");
name|req
operator|->
name|done
argument_list|(
name|req
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_request
parameter_list|(
name|device_t
name|brdev
parameter_list|,
name|device_t
name|reqdev
parameter_list|,
name|struct
name|mmc_request
modifier|*
name|req
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|brdev
argument_list|)
decl_stmt|;
name|AT91_MCI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|req
operator|!=
name|NULL
condition|)
block|{
name|AT91_MCI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EBUSY
operator|)
return|;
block|}
comment|//printf("new req\n");
name|sc
operator|->
name|req
operator|=
name|req
expr_stmt|;
name|sc
operator|->
name|flags
operator|=
name|PENDING_CMD
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|req
operator|->
name|stop
condition|)
name|sc
operator|->
name|flags
operator||=
name|PENDING_STOP
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|AT91_MCI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_get_ro
parameter_list|(
name|device_t
name|brdev
parameter_list|,
name|device_t
name|reqdev
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_acquire_host
parameter_list|(
name|device_t
name|brdev
parameter_list|,
name|device_t
name|reqdev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|brdev
argument_list|)
decl_stmt|;
name|int
name|err
init|=
literal|0
decl_stmt|;
name|AT91_MCI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
while|while
condition|(
name|sc
operator|->
name|bus_busy
condition|)
name|msleep
argument_list|(
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
name|PZERO
argument_list|,
literal|"mciah"
argument_list|,
name|hz
operator|/
literal|5
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bus_busy
operator|++
expr_stmt|;
name|AT91_MCI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_release_host
parameter_list|(
name|device_t
name|brdev
parameter_list|,
name|device_t
name|reqdev
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|brdev
argument_list|)
decl_stmt|;
name|AT91_MCI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bus_busy
operator|--
expr_stmt|;
name|wakeup
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|AT91_MCI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_read_done
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|sr
parameter_list|)
block|{
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
name|char
modifier|*
name|dataptr
init|=
operator|(
name|char
operator|*
operator|)
name|cmd
operator|->
name|data
operator|->
name|data
decl_stmt|;
name|uint32_t
name|curidx
init|=
name|sc
operator|->
name|bbuf_curidx
decl_stmt|;
name|uint32_t
name|len
init|=
name|sc
operator|->
name|bbuf_len
index|[
name|curidx
index|]
decl_stmt|;
comment|/* 	 * We arrive here when a DMA transfer for a read is done, whether it's 	 * a single or multi-block read. 	 * 	 * We byte-swap the buffer that just completed, and if that is the 	 * last buffer that's part of this read then we move on to the next 	 * operation, otherwise we wait for another ENDRX for the next bufer. 	 */
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
name|curidx
index|]
argument_list|,
name|BUS_DMASYNC_POSTREAD
argument_list|)
expr_stmt|;
name|bus_dmamap_unload
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
name|curidx
index|]
argument_list|)
expr_stmt|;
name|at91_bswap_buf
argument_list|(
name|sc
argument_list|,
name|dataptr
operator|+
name|sc
operator|->
name|xfer_offset
argument_list|,
name|sc
operator|->
name|bbuf_vaddr
index|[
name|curidx
index|]
argument_list|,
name|len
argument_list|)
expr_stmt|;
if|if
condition|(
name|mci_debug
condition|)
block|{
name|printf
argument_list|(
literal|"read done sr %x curidx %d len %d xfer_offset %d\n"
argument_list|,
name|sr
argument_list|,
name|curidx
argument_list|,
name|len
argument_list|,
name|sc
operator|->
name|xfer_offset
argument_list|)
expr_stmt|;
block|}
name|sc
operator|->
name|xfer_offset
operator|+=
name|len
expr_stmt|;
name|sc
operator|->
name|bbuf_curidx
operator|=
operator|!
name|curidx
expr_stmt|;
comment|/* swap buffers */
comment|/* 	 * If we've transferred all the data, move on to the next operation. 	 * 	 * If we're still transferring the last buffer, RNCR is already zero but 	 * we have to write a zero anyway to clear the ENDRX status so we don't 	 * re-interrupt until the last buffer is done. 	 */
if|if
condition|(
name|sc
operator|->
name|xfer_offset
operator|==
name|cmd
operator|->
name|data
operator|->
name|len
condition|)
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTDIS
operator||
name|PDC_PTCR_TXTDIS
argument_list|)
expr_stmt|;
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_NONE
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_RNCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|MCI_SR_ENDRX
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_write_done
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|sr
parameter_list|)
block|{
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
comment|/* 	 * We arrive here when the entire DMA transfer for a write is done, 	 * whether it's a single or multi-block write.  If it's multi-block we 	 * have to immediately move on to the next operation which is to send 	 * the stop command.  If it's a single-block transfer we need to wait 	 * for NOTBUSY, but if that's already asserted we can avoid another 	 * interrupt and just move on to completing the request right away. 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTDIS
operator||
name|PDC_PTCR_TXTDIS
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
name|sc
operator|->
name|bbuf_curidx
index|]
argument_list|,
name|BUS_DMASYNC_POSTWRITE
argument_list|)
expr_stmt|;
name|bus_dmamap_unload
argument_list|(
name|sc
operator|->
name|dmatag
argument_list|,
name|sc
operator|->
name|bbuf_map
index|[
name|sc
operator|->
name|bbuf_curidx
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cmd
operator|->
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_MULTI
operator|)
operator|||
operator|(
name|sr
operator|&
name|MCI_SR_NOTBUSY
operator|)
condition|)
block|{
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_NONE
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|MCI_SR_NOTBUSY
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_notbusy
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
comment|/* 	 * We arrive here by either completion of a single-block write, or 	 * completion of the stop command that ended a multi-block write (and, 	 * I suppose, after a card-select or erase, but I haven't tested 	 * those).  Anyway, we're done and it's time to move on to the next 	 * command. 	 */
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_NONE
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_stop_done
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|sr
parameter_list|)
block|{
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
comment|/* 	 * We arrive here after receiving CMDRDY for a MMC_STOP_TRANSMISSION 	 * command.  Depending on the operation being stopped, we may have to 	 * do some unusual things to work around hardware bugs. 	 */
comment|/* 	 * This is known to be true of at91rm9200 hardware; it may or may not 	 * apply to more recent chips: 	 * 	 * After stopping a multi-block write, the NOTBUSY bit in MCI_SR does 	 * not properly reflect the actual busy state of the card as signaled 	 * on the DAT0 line; it always claims the card is not-busy.  If we 	 * believe that and let operations continue, following commands will 	 * fail with response timeouts (except of course MMC_SEND_STATUS -- it 	 * indicates the card is busy in the PRG state, which was the smoking 	 * gun that showed MCI_SR NOTBUSY was not tracking DAT0 correctly). 	 * 	 * The atmel docs are emphatic: "This flag [NOTBUSY] must be used only 	 * for Write Operations."  I guess technically since we sent a stop 	 * it's not a write operation anymore.  But then just what did they 	 * think it meant for the stop command to have "...an optional busy 	 * signal transmitted on the data line" according to the SD spec? 	 * 	 * I tried a variety of things to un-wedge the MCI and get the status 	 * register to reflect NOTBUSY correctly again, but the only thing 	 * that worked was a full device reset.  It feels like an awfully big 	 * hammer, but doing a full reset after every multiblock write is 	 * still faster than doing single-block IO (by almost two orders of 	 * magnitude: 20KB/sec improves to about 1.8MB/sec best case). 	 * 	 * After doing the reset, wait for a NOTBUSY interrupt before 	 * continuing with the next operation. 	 * 	 * This workaround breaks multiwrite on the rev2xx parts, but some other 	 * workaround is needed. 	 */
if|if
condition|(
operator|(
name|sc
operator|->
name|flags
operator|&
name|CMD_MULTIWRITE
operator|)
operator|&&
operator|(
name|sc
operator|->
name|sc_cap
operator|&
name|CAP_NEEDS_BYTESWAP
operator|)
condition|)
block|{
name|at91_mci_reset
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|MCI_SR_NOTBUSY
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* 	 * This is known to be true of at91rm9200 hardware; it may or may not 	 * apply to more recent chips: 	 * 	 * After stopping a multi-block read, loop to read and discard any 	 * data that coasts in after we sent the stop command.  The docs don't 	 * say anything about it, but empirical testing shows that 1-3 	 * additional words of data get buffered up in some unmentioned 	 * internal fifo and if we don't read and discard them here they end 	 * up on the front of the next read DMA transfer we do. 	 * 	 * This appears to be unnecessary for rev2xx parts. 	 */
if|if
condition|(
operator|(
name|sc
operator|->
name|flags
operator|&
name|CMD_MULTIREAD
operator|)
operator|&&
operator|(
name|sc
operator|->
name|sc_cap
operator|&
name|CAP_NEEDS_BYTESWAP
operator|)
condition|)
block|{
name|uint32_t
name|sr
decl_stmt|;
name|int
name|count
init|=
literal|0
decl_stmt|;
do|do
block|{
name|sr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SR
argument_list|)
expr_stmt|;
if|if
condition|(
name|sr
operator|&
name|MCI_SR_RXRDY
condition|)
block|{
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_RDR
argument_list|)
expr_stmt|;
operator|++
name|count
expr_stmt|;
block|}
block|}
do|while
condition|(
name|sr
operator|&
name|MCI_SR_RXRDY
condition|)
do|;
name|at91_mci_reset
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_NONE
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_cmdrdy
parameter_list|(
name|struct
name|at91_mci_softc
modifier|*
name|sc
parameter_list|,
name|uint32_t
name|sr
parameter_list|)
block|{
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|cmd
operator|==
name|NULL
condition|)
return|return;
comment|/* 	 * We get here at the end of EVERY command.  We retrieve the command 	 * response (if any) then decide what to do next based on the command. 	 */
if|if
condition|(
name|cmd
operator|->
name|flags
operator|&
name|MMC_RSP_PRESENT
condition|)
block|{
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
operator|(
operator|(
name|cmd
operator|->
name|flags
operator|&
name|MMC_RSP_136
operator|)
condition|?
literal|4
else|:
literal|1
operator|)
condition|;
name|i
operator|++
control|)
block|{
name|cmd
operator|->
name|resp
index|[
name|i
index|]
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_RSPR
operator|+
name|i
operator|*
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|mci_debug
condition|)
name|printf
argument_list|(
literal|"RSPR[%d] = %x sr=%x\n"
argument_list|,
name|i
argument_list|,
name|cmd
operator|->
name|resp
index|[
name|i
index|]
argument_list|,
name|sr
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* 	 * If this was a stop command, go handle the various special 	 * conditions (read: bugs) that have to be dealt with following a stop. 	 */
if|if
condition|(
name|cmd
operator|->
name|opcode
operator|==
name|MMC_STOP_TRANSMISSION
condition|)
block|{
name|at91_mci_stop_done
argument_list|(
name|sc
argument_list|,
name|sr
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* 	 * If this command can continue to assert BUSY beyond the response then 	 * we need to wait for NOTBUSY before the command is really done. 	 * 	 * Note that this may not work properly on the at91rm9200.  It certainly 	 * doesn't work for the STOP command that follows a multi-block write, 	 * so post-stop CMDRDY is handled separately; see the special handling 	 * in at91_mci_stop_done(). 	 * 	 * Beside STOP, there are other R1B-type commands that use the busy 	 * signal after CMDRDY: CMD7 (card select), CMD28-29 (write protect), 	 * CMD38 (erase). I haven't tested any of them, but I rather expect 	 * them all to have the same sort of problem with MCI_SR not actually 	 * reflecting the state of the DAT0-line busy indicator.  So this code 	 * may need to grow some sort of special handling for them too. (This 	 * just in: CMD7 isn't a problem right now because dev/mmc.c incorrectly 	 * sets the response flags to R1 rather than R1B.) XXX 	 */
if|if
condition|(
operator|(
name|cmd
operator|->
name|flags
operator|&
name|MMC_RSP_BUSY
operator|)
condition|)
block|{
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|MCI_SR_NOTBUSY
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* 	 * If there is a data transfer with this command, then... 	 * - If it's a read, we need to wait for ENDRX. 	 * - If it's a write, now is the time to enable the PDC, and we need 	 *   to wait for a BLKE that follows a TXBUFE, because if we're doing 	 *   a split transfer we get a BLKE after the first half (when TPR/TCR 	 *   get loaded from TNPR/TNCR).  So first we wait for the TXBUFE, and 	 *   the handling for that interrupt will then invoke the wait for the 	 *   subsequent BLKE which indicates actual completion. 	 */
if|if
condition|(
name|cmd
operator|->
name|data
condition|)
block|{
name|uint32_t
name|ier
decl_stmt|;
if|if
condition|(
name|cmd
operator|->
name|data
operator|->
name|flags
operator|&
name|MMC_DATA_READ
condition|)
block|{
name|ier
operator|=
name|MCI_SR_ENDRX
expr_stmt|;
block|}
else|else
block|{
name|ier
operator|=
name|MCI_SR_TXBUFE
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_TXTEN
argument_list|)
expr_stmt|;
block|}
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_ERROR
operator||
name|ier
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* 	 * If we made it to here, we don't need to wait for anything more for 	 * the current command, move on to the next command (will complete the 	 * request if there is no next command). 	 */
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_NONE
expr_stmt|;
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_mci_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
operator|(
expr|struct
name|at91_mci_softc
operator|*
operator|)
name|arg
decl_stmt|;
name|struct
name|mmc_command
modifier|*
name|cmd
init|=
name|sc
operator|->
name|curcmd
decl_stmt|;
name|uint32_t
name|sr
decl_stmt|,
name|isr
decl_stmt|;
name|AT91_MCI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|sr
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_SR
argument_list|)
expr_stmt|;
name|isr
operator|=
name|sr
operator|&
name|RD4
argument_list|(
name|sc
argument_list|,
name|MCI_IMR
argument_list|)
expr_stmt|;
if|if
condition|(
name|mci_debug
condition|)
name|printf
argument_list|(
literal|"i 0x%x sr 0x%x\n"
argument_list|,
name|isr
argument_list|,
name|sr
argument_list|)
expr_stmt|;
comment|/* 	 * All interrupts are one-shot; disable it now. 	 * The next operation will re-enable whatever interrupts it wants. 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IDR
argument_list|,
name|isr
argument_list|)
expr_stmt|;
if|if
condition|(
name|isr
operator|&
name|MCI_SR_ERROR
condition|)
block|{
if|if
condition|(
name|isr
operator|&
operator|(
name|MCI_SR_RTOE
operator||
name|MCI_SR_DTOE
operator|)
condition|)
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_TIMEOUT
expr_stmt|;
elseif|else
if|if
condition|(
name|isr
operator|&
operator|(
name|MCI_SR_RCRCE
operator||
name|MCI_SR_DCRCE
operator|)
condition|)
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_BADCRC
expr_stmt|;
elseif|else
if|if
condition|(
name|isr
operator|&
operator|(
name|MCI_SR_OVRE
operator||
name|MCI_SR_UNRE
operator|)
condition|)
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_FIFO
expr_stmt|;
else|else
name|cmd
operator|->
name|error
operator|=
name|MMC_ERR_FAILED
expr_stmt|;
comment|/* 		 * CMD8 is used to probe for SDHC cards, a standard SD card 		 * will get a response timeout; don't report it because it's a 		 * normal and expected condition.  One might argue that all 		 * error reporting should be left to higher levels, but when 		 * they report at all it's always EIO, which isn't very 		 * helpful. XXX bootverbose? 		 */
if|if
condition|(
name|cmd
operator|->
name|opcode
operator|!=
literal|8
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"IO error; status MCI_SR = 0x%b cmd opcode = %d%s\n"
argument_list|,
name|sr
argument_list|,
name|MCI_SR_BITSTRING
argument_list|,
name|cmd
operator|->
name|opcode
argument_list|,
operator|(
name|cmd
operator|->
name|opcode
operator|!=
literal|12
operator|)
condition|?
literal|""
else|:
operator|(
name|sc
operator|->
name|flags
operator|&
name|CMD_MULTIREAD
operator|)
condition|?
literal|" after read"
else|:
literal|" after write"
argument_list|)
expr_stmt|;
comment|/* XXX not sure RTOE needs a full reset, just a retry */
name|at91_mci_reset
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
name|at91_mci_next_operation
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|isr
operator|&
name|MCI_SR_TXBUFE
condition|)
block|{
comment|//			printf("TXBUFE\n");
comment|/* 			 * We need to wait for a BLKE that follows TXBUFE 			 * (intermediate BLKEs might happen after ENDTXes if 			 * we're chaining multiple buffers).  If BLKE is also 			 * asserted at the time we get TXBUFE, we can avoid 			 * another interrupt and process it right away, below. 			 */
if|if
condition|(
name|sr
operator|&
name|MCI_SR_BLKE
condition|)
name|isr
operator||=
name|MCI_SR_BLKE
expr_stmt|;
else|else
name|WR4
argument_list|(
name|sc
argument_list|,
name|MCI_IER
argument_list|,
name|MCI_SR_BLKE
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_RXBUFF
condition|)
block|{
comment|//			printf("RXBUFF\n");
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_ENDTX
condition|)
block|{
comment|//			printf("ENDTX\n");
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_ENDRX
condition|)
block|{
comment|//			printf("ENDRX\n");
name|at91_mci_read_done
argument_list|(
name|sc
argument_list|,
name|sr
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_NOTBUSY
condition|)
block|{
comment|//			printf("NOTBUSY\n");
name|at91_mci_notbusy
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_DTIP
condition|)
block|{
comment|//			printf("Data transfer in progress\n");
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_BLKE
condition|)
block|{
comment|//			printf("Block transfer end\n");
name|at91_mci_write_done
argument_list|(
name|sc
argument_list|,
name|sr
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_TXRDY
condition|)
block|{
comment|//			printf("Ready to transmit\n");
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_RXRDY
condition|)
block|{
comment|//			printf("Ready to receive\n");
block|}
if|if
condition|(
name|isr
operator|&
name|MCI_SR_CMDRDY
condition|)
block|{
comment|//			printf("Command ready\n");
name|at91_mci_cmdrdy
argument_list|(
name|sc
argument_list|,
name|sr
argument_list|)
expr_stmt|;
block|}
block|}
name|AT91_MCI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_read_ivar
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|which
parameter_list|,
name|uintptr_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|bus
argument_list|)
decl_stmt|;
switch|switch
condition|(
name|which
condition|)
block|{
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
case|case
name|MMCBR_IVAR_BUS_MODE
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|bus_mode
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_BUS_WIDTH
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|bus_width
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_CHIP_SELECT
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|chip_select
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_CLOCK
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|clock
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_F_MIN
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|f_min
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_F_MAX
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|f_max
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_HOST_OCR
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|host_ocr
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_MODE
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|mode
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_OCR
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ocr
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_POWER_MODE
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|power_mode
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_VDD
case|:
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|vdd
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_CAPS
case|:
if|if
condition|(
name|sc
operator|->
name|has_4wire
condition|)
block|{
name|sc
operator|->
name|sc_cap
operator||=
name|CAP_HAS_4WIRE
expr_stmt|;
name|sc
operator|->
name|host
operator|.
name|caps
operator||=
name|MMC_CAP_4_BIT_DATA
expr_stmt|;
block|}
else|else
block|{
name|sc
operator|->
name|sc_cap
operator|&=
operator|~
name|CAP_HAS_4WIRE
expr_stmt|;
name|sc
operator|->
name|host
operator|.
name|caps
operator|&=
operator|~
name|MMC_CAP_4_BIT_DATA
expr_stmt|;
block|}
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|sc
operator|->
name|host
operator|.
name|caps
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_MAX_DATA
case|:
comment|/* 		 * Something is wrong with the 2x parts and multiblock, so 		 * just do 1 block at a time for now, which really kills 		 * performance. 		 */
if|if
condition|(
name|sc
operator|->
name|sc_cap
operator|&
name|CAP_MCI1_REV2XX
condition|)
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
literal|1
expr_stmt|;
else|else
operator|*
operator|(
name|int
operator|*
operator|)
name|result
operator|=
name|MAX_BLOCKS
expr_stmt|;
break|break;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_mci_write_ivar
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|which
parameter_list|,
name|uintptr_t
name|value
parameter_list|)
block|{
name|struct
name|at91_mci_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|bus
argument_list|)
decl_stmt|;
switch|switch
condition|(
name|which
condition|)
block|{
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
case|case
name|MMCBR_IVAR_BUS_MODE
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|bus_mode
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_BUS_WIDTH
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|bus_width
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_CHIP_SELECT
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|chip_select
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_CLOCK
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|clock
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_MODE
case|:
name|sc
operator|->
name|host
operator|.
name|mode
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_OCR
case|:
name|sc
operator|->
name|host
operator|.
name|ocr
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_POWER_MODE
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|power_mode
operator|=
name|value
expr_stmt|;
break|break;
case|case
name|MMCBR_IVAR_VDD
case|:
name|sc
operator|->
name|host
operator|.
name|ios
operator|.
name|vdd
operator|=
name|value
expr_stmt|;
break|break;
comment|/* These are read-only */
case|case
name|MMCBR_IVAR_CAPS
case|:
case|case
name|MMCBR_IVAR_HOST_OCR
case|:
case|case
name|MMCBR_IVAR_F_MIN
case|:
case|case
name|MMCBR_IVAR_F_MAX
case|:
case|case
name|MMCBR_IVAR_MAX_DATA
case|:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|at91_mci_methods
index|[]
init|=
block|{
comment|/* device_if */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|at91_mci_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|at91_mci_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|at91_mci_detach
argument_list|)
block|,
comment|/* Bus interface */
name|DEVMETHOD
argument_list|(
name|bus_read_ivar
argument_list|,
name|at91_mci_read_ivar
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_write_ivar
argument_list|,
name|at91_mci_write_ivar
argument_list|)
block|,
comment|/* mmcbr_if */
name|DEVMETHOD
argument_list|(
name|mmcbr_update_ios
argument_list|,
name|at91_mci_update_ios
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|mmcbr_request
argument_list|,
name|at91_mci_request
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|mmcbr_get_ro
argument_list|,
name|at91_mci_get_ro
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|mmcbr_acquire_host
argument_list|,
name|at91_mci_acquire_host
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|mmcbr_release_host
argument_list|,
name|at91_mci_release_host
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|at91_mci_driver
init|=
block|{
literal|"at91_mci"
block|,
name|at91_mci_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|at91_mci_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|at91_mci_devclass
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|at91_mci
argument_list|,
name|simplebus
argument_list|,
name|at91_mci_driver
argument_list|,
name|at91_mci_devclass
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_else
else|#
directive|else
end_else

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|at91_mci
argument_list|,
name|atmelarm
argument_list|,
name|at91_mci_driver
argument_list|,
name|at91_mci_devclass
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|MMC_DECLARE_BRIDGE
argument_list|(
name|at91_mci
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

