

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 16 13:38:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  276687941|  276687941|  2.767 sec|  2.767 sec|  276687941|  276687941|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |                              |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name          |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_31_1             |  276167229|  276167229|  92055743|          -|          -|       3|        no|
        | + VITIS_LOOP_32_2            |   92055741|   92055741|  30685247|          -|          -|       3|        no|
        |  ++ VITIS_LOOP_32_2.1        |     253472|     253472|         1|          -|          -|  253472|        no|
        |  ++ VITIS_LOOP_107_1         |     512704|     512704|     16022|          -|          -|      32|        no|
        |   +++ VITIS_LOOP_108_2       |      16020|      16020|       180|          -|          -|      89|        no|
        |    ++++ VITIS_LOOP_109_3     |        178|        178|         2|          -|          -|      89|        no|
        |  ++ VITIS_LOOP_48_4          |   29897220|   29897220|    351732|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_49_5        |     351730|     351730|      4138|          -|          -|      85|        no|
        |    ++++ VITIS_LOOP_52_6      |       4135|       4135|       827|          -|          -|       5|        no|
        |     +++++ VITIS_LOOP_53_7    |        825|        825|       165|          -|          -|       5|        no|
        |      ++++++ VITIS_LOOP_61_8  |        163|        163|        40|          -|          -|       4|        no|
        |  ++ VITIS_LOOP_129_2         |      14620|      14620|       172|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_130_3       |        170|        170|         2|          -|          -|      85|        no|
        |  ++ VITIS_LOOP_32_2.5        |       7225|       7225|         1|          -|          -|    7225|        no|
        |- VITIS_LOOP_80_10            |     520710|     520710|      2042|          -|          -|     255|        no|
        | + VITIS_LOOP_81_11           |       2040|       2040|         8|          -|          -|     255|        no|
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     8|       -|       -|    -|
|Expression       |        -|     -|       0|    1652|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|     368|    -|
|Memory           |      466|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     802|    -|
|Register         |        -|     -|     889|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      466|     9|     889|    2822|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      161|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_12ns_8ns_18_1_1_U86  |mul_12ns_8ns_18_1_1  |        0|   1|  0|   5|    0|
    |mul_5ns_8ns_12_1_1_U89   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U90   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U91   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U92   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U93   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U94   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_5ns_8ns_12_1_1_U95   |mul_5ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mul_6ns_8ns_12_1_1_U88   |mul_6ns_8ns_12_1_1   |        0|   0|  0|  40|    0|
    |mux_8_3_32_1_1_U87       |mux_8_3_32_1_1       |        0|   0|  0|  43|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0| 368|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                  |                 Module                |      Expression     |
    +--------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U96   |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U97   |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U98   |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U99   |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U100  |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U101  |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U102  |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1_U103  |ama_addmuladd_12ns_7ns_7ns_7ns_18_4_1  |  (i0 + i1) * i2 + i3|
    +--------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +----------------------+----------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |        Memory        |                 Module                 | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |input_fm_buffer_U     |conv3_input_fm_buffer_RAM_AUTO_1R1W     |      450|  0|   0|    0|  253472|   32|     1|      8111104|
    |output_fm_buffer_0_U  |conv3_output_fm_buffer_0_RAM_AUTO_1R1W  |       16|  0|   0|    0|    7225|   32|     1|       231200|
    +----------------------+----------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                 |                                        |      466|  0|   0|    0|  260697|   64|     2|      8342304|
    +----------------------+----------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_935_p2     |         +|   0|  0|  19|          12|           7|
    |add_ln107_fu_951_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln108_fu_1023_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln109_fu_1133_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln112_1_fu_926_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln112_fu_1139_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln116_1_fu_1082_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln116_2_fu_1113_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln116_3_fu_1192_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln116_fu_997_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln129_1_fu_2006_p2    |         +|   0|  0|  20|          13|           7|
    |add_ln129_fu_2022_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln130_fu_2076_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln132_1_fu_2055_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln132_2_fu_2092_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln132_fu_2082_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln31_1_fu_846_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln31_fu_858_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln32_1_fu_883_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln32_fu_895_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln48_1_fu_1231_p2     |         +|   0|  0|  20|          13|           7|
    |add_ln48_fu_1243_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln49_fu_1270_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln52_fu_1290_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln53_fu_1320_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln57_fu_1326_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln61_fu_1442_p2       |         +|   0|  0|  13|           6|           4|
    |add_ln63_12_fu_1575_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_13_fu_1581_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_14_fu_1598_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_15_fu_1604_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_18_fu_1652_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_19_fu_1658_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_20_fu_1675_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_21_fu_1681_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_24_fu_1729_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_25_fu_1735_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_26_fu_1752_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_27_fu_1758_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_2_fu_1378_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln63_30_fu_1806_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_31_fu_1812_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_32_fu_1829_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_33_fu_1835_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_36_fu_1876_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_37_fu_1882_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_38_fu_1899_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_39_fu_1905_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_3_fu_1426_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln63_42_fu_1941_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_43_fu_1947_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln63_44_fu_1964_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_45_fu_1970_p2    |         +|   0|  0|  18|          10|          10|
    |add_ln63_4_fu_1432_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln63_7_fu_1497_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln63_8_fu_1521_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln63_9_fu_1527_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln80_fu_2150_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln81_fu_2176_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln83_fu_2160_p2       |         +|   0|  0|  23|          16|          16|
    |empty_70_fu_915_p2        |         +|   0|  0|  25|          18|           1|
    |empty_71_fu_1029_p2       |         +|   0|  0|  17|          10|          10|
    |empty_72_fu_1253_p2       |         +|   0|  0|  20|          13|          13|
    |empty_73_fu_1296_p2       |         +|   0|  0|  14|           7|           7|
    |empty_74_fu_2028_p2       |         +|   0|  0|  15|           8|           8|
    |empty_76_fu_2112_p2       |         +|   0|  0|  20|          13|           1|
    |empty_fu_864_p2           |         +|   0|  0|  16|           9|           3|
    |sub_ln116_1_fu_1103_p2    |         -|   0|  0|  25|          18|          18|
    |sub_ln116_fu_973_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln132_fu_2045_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln83_fu_2138_p2       |         -|   0|  0|  23|          16|          16|
    |and_ln84_fu_2226_p2       |       and|   0|  0|   2|           1|           1|
    |exitcond393_fu_909_p2     |      icmp|   0|  0|  25|          18|          15|
    |exitcond8314_fu_2106_p2   |      icmp|   0|  0|  20|          13|          11|
    |icmp_ln107_fu_945_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln108_fu_1017_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln109_fu_1127_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln129_fu_2016_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln130_fu_2070_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln31_fu_852_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln32_fu_889_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln41_1_fu_1152_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln41_fu_1042_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln48_fu_1237_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln49_fu_1264_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln52_fu_1284_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln53_fu_1314_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln80_fu_2144_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln81_fu_2170_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln84_1_fu_2214_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln84_fu_2208_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln40_1_fu_1174_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_1064_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln61_1_fu_1537_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln61_2_fu_1614_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln61_3_fu_1691_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln61_4_fu_1768_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln61_5_fu_1845_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln61_6_fu_1910_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln61_fu_1448_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln63_fu_1469_p2        |        or|   0|  0|   5|           5|           5|
    |or_ln84_fu_2220_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_2_fu_1166_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln40_fu_1056_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln84_fu_2232_p3    |    select|   0|  0|  32|           1|           1|
    |xClamped_fu_1180_p3       |    select|   0|  0|  10|           1|          10|
    |yClamped_fu_1070_p3       |    select|   0|  0|  10|           1|          10|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1652|         890|         719|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |add51_725_reg_724              |    9|          2|   32|         64|
    |add51_7_lcssa27_reg_700        |    9|          2|   32|         64|
    |add51_7_lcssa_lcssa28_reg_678  |    9|          2|   32|         64|
    |ap_NS_fsm                      |  307|         67|    1|         67|
    |bx_reg_619                     |    9|          2|    7|         14|
    |by_reg_608                     |    9|          2|    7|         14|
    |conv3_weights_address0         |   49|          9|   10|         90|
    |empty_69_reg_574               |    9|          2|   18|         36|
    |empty_75_reg_770               |    9|          2|   13|         26|
    |grp_fu_792_p0                  |   20|          4|   32|        128|
    |grp_fu_792_p1                  |   14|          3|   32|         96|
    |grp_fu_797_p0                  |   49|          9|   32|        288|
    |input_fm_buffer_address0       |   59|         11|   18|        198|
    |input_fm_buffer_d0             |   14|          3|   32|         96|
    |kx_reg_689                     |    9|          2|    3|          6|
    |ky_reg_666                     |    9|          2|    3|          6|
    |nin_1_reg_712                  |    9|          2|    6|         12|
    |nin_reg_585                    |    9|          2|    6|         12|
    |output_fm_buffer_0_address0    |   26|          5|   13|         65|
    |output_fm_buffer_0_d0          |   14|          3|   32|         96|
    |output_ftmap_address0          |   20|          4|   16|         64|
    |output_ftmap_d0                |   14|          3|   32|         96|
    |phi_mul20_reg_642              |    9|          2|   13|         26|
    |phi_mul22_reg_747              |    9|          2|   13|         26|
    |phi_mul24_reg_562              |    9|          2|    8|         16|
    |phi_mul26_fu_224               |    9|          2|    8|         16|
    |phi_mul_reg_596                |    9|          2|   12|         24|
    |ti_reg_551                     |    9|          2|    2|          4|
    |tj_fu_228                      |    9|          2|    2|          4|
    |tx_1_reg_759                   |    9|          2|    7|         14|
    |tx_reg_654                     |    9|          2|    7|         14|
    |ty_1_reg_736                   |    9|          2|    7|         14|
    |ty_reg_630                     |    9|          2|    7|         14|
    |xr_reg_781                     |    9|          2|    8|         16|
    |yr_fu_232                      |    9|          2|    8|         16|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  802|        169|  511|       1806|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add51_725_reg_724                   |  32|   0|   32|          0|
    |add51_7_lcssa27_reg_700             |  32|   0|   32|          0|
    |add51_7_lcssa_lcssa28_reg_678       |  32|   0|   32|          0|
    |add_ln107_1_reg_2392                |  12|   0|   12|          0|
    |add_ln107_reg_2400                  |   6|   0|    6|          0|
    |add_ln108_reg_2423                  |   7|   0|    7|          0|
    |add_ln109_reg_2441                  |   7|   0|    7|          0|
    |add_ln129_1_reg_2770                |  13|   0|   13|          0|
    |add_ln129_reg_2778                  |   7|   0|    7|          0|
    |add_ln130_reg_2796                  |   7|   0|    7|          0|
    |add_ln132_2_reg_2801                |  16|   0|   16|          0|
    |add_ln31_1_reg_2336                 |   8|   0|    8|          0|
    |add_ln31_reg_2344                   |   2|   0|    2|          0|
    |add_ln32_1_reg_2366                 |   8|   0|    8|          0|
    |add_ln32_reg_2374                   |   2|   0|    2|          0|
    |add_ln48_1_reg_2486                 |  13|   0|   13|          0|
    |add_ln48_reg_2494                   |   7|   0|    7|          0|
    |add_ln49_reg_2507                   |   7|   0|    7|          0|
    |add_ln52_reg_2531                   |   3|   0|    3|          0|
    |add_ln53_reg_2563                   |   3|   0|    3|          0|
    |add_ln61_reg_2605                   |   6|   0|    6|          0|
    |add_ln63_39_reg_2715                |  10|   0|   10|          0|
    |add_ln63_41_reg_2740                |  18|   0|   18|          0|
    |add_ln63_45_reg_2720                |  10|   0|   10|          0|
    |add_ln63_7_reg_2610                 |   8|   0|    8|          0|
    |add_ln80_reg_2822                   |   8|   0|    8|          0|
    |add_ln81_reg_2835                   |   8|   0|    8|          0|
    |ap_CS_fsm                           |  66|   0|   66|          0|
    |bx_reg_619                          |   7|   0|    7|          0|
    |by_reg_608                          |   7|   0|    7|          0|
    |empty_69_reg_574                    |  18|   0|   18|          0|
    |empty_75_reg_770                    |  13|   0|   13|          0|
    |input_fm_buffer_addr_2_reg_2433     |  18|   0|   18|          0|
    |kx_reg_689                          |   3|   0|    3|          0|
    |ky_reg_666                          |   3|   0|    3|          0|
    |mul_ln108_reg_2415                  |  18|   0|   18|          0|
    |nin_1_reg_712                       |   6|   0|    6|          0|
    |nin_reg_585                         |   6|   0|    6|          0|
    |or_ln61_1_reg_2631                  |   4|   0|    5|          1|
    |or_ln61_2_reg_2652                  |   3|   0|    5|          2|
    |or_ln61_3_reg_2673                  |   4|   0|    5|          1|
    |or_ln61_4_reg_2694                  |   3|   0|    5|          2|
    |output_fm_buffer_0_addr_1_reg_2499  |  13|   0|   13|          0|
    |output_ftmap_addr_reg_2827          |  16|   0|   16|          0|
    |output_ftmap_load_reg_2840          |  32|   0|   32|          0|
    |p_cast3_reg_2349                    |  10|   0|   10|          0|
    |phi_mul20_reg_642                   |  13|   0|   13|          0|
    |phi_mul22_reg_747                   |  13|   0|   13|          0|
    |phi_mul24_reg_562                   |   8|   0|    8|          0|
    |phi_mul26_fu_224                    |   8|   0|    8|          0|
    |phi_mul26_load_reg_2331             |   8|   0|    8|          0|
    |phi_mul_reg_596                     |  12|   0|   12|          0|
    |reg_806                             |  32|   0|   32|          0|
    |reg_810                             |  32|   0|   32|          0|
    |reg_815                             |  32|   0|   32|          0|
    |reg_820                             |  32|   0|   32|          0|
    |sext_ln107_reg_2405                 |  12|   0|   12|          0|
    |sext_ln112_reg_2387                 |  10|   0|   10|          0|
    |sub_ln116_1_reg_2428                |  18|   0|   18|          0|
    |sub_ln132_reg_2783                  |  16|   0|   16|          0|
    |sub_ln83_reg_2814                   |  16|   0|   16|          0|
    |ti_reg_551                          |   2|   0|    2|          0|
    |tj_fu_228                           |   2|   0|    2|          0|
    |tmp_11_reg_2591                     |   1|   0|    1|          0|
    |trunc_ln1_reg_2410                  |   3|   0|    3|          0|
    |trunc_ln61_reg_2580                 |   5|   0|    5|          0|
    |tx_1_reg_759                        |   7|   0|    7|          0|
    |tx_reg_654                          |   7|   0|    7|          0|
    |ty_1_reg_736                        |   7|   0|    7|          0|
    |ty_reg_630                          |   7|   0|    7|          0|
    |xr_reg_781                          |   8|   0|    8|          0|
    |yr_fu_232                           |   8|   0|    8|          0|
    |zext_ln32_reg_2361                  |   8|   0|    9|          1|
    |zext_ln52_reg_2517                  |   3|   0|    8|          5|
    |zext_ln53_1_reg_2548                |   3|   0|   10|          7|
    |zext_ln53_reg_2536                  |   7|   0|   12|          5|
    |zext_ln61_reg_2568                  |   7|   0|   18|         11|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 889|   0|  924|         35|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_739_p_din0                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_739_p_din1                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_739_p_opcode                                              |  out|    2|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_739_p_dout0                                               |   in|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_739_p_ce                                                  |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_743_p_din0                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_743_p_din1                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_743_p_dout0                                               |   in|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_743_p_ce                                                  |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_747_p_din0                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_747_p_din1                                                |  out|   32|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_747_p_opcode                                              |  out|    5|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_747_p_dout0                                               |   in|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|grp_fu_747_p_ce                                                  |  out|    1|  ap_ctrl_hs|                                                   conv3|  return value|
|conv3_weights_address0                                           |  out|   10|   ap_memory|                                           conv3_weights|         array|
|conv3_weights_ce0                                                |  out|    1|   ap_memory|                                           conv3_weights|         array|
|conv3_weights_q0                                                 |   in|   32|   ap_memory|                                           conv3_weights|         array|
|conv3_biases_0_0_val                                             |   in|   32|     ap_none|                                    conv3_biases_0_0_val|        scalar|
|output_ftmap_address0                                            |  out|   16|   ap_memory|                                            output_ftmap|         array|
|output_ftmap_ce0                                                 |  out|    1|   ap_memory|                                            output_ftmap|         array|
|output_ftmap_we0                                                 |  out|    1|   ap_memory|                                            output_ftmap|         array|
|output_ftmap_d0                                                  |  out|   32|   ap_memory|                                            output_ftmap|         array|
|output_ftmap_q0                                                  |   in|   32|   ap_memory|                                            output_ftmap|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0    |  out|   18|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0         |  out|    1|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0          |   in|   32|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0  |  out|   18|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 58 
3 --> 4 2 
4 --> 4 5 
5 --> 6 9 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 54 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 13 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 14 
54 --> 55 57 
55 --> 56 54 
56 --> 55 
57 --> 57 3 
58 --> 59 
59 --> 60 58 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 59 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%phi_mul26 = alloca i32 1"   --->   Operation 67 'alloca' 'phi_mul26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 68 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 71 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 0, i2 %tj" [src/conv3.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %phi_mul26" [src/conv3.cpp:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%phi_mul26_load = load i8 %phi_mul26"   --->   Operation 75 'load' 'phi_mul26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tj_1 = load i2 %tj" [src/conv3.cpp:31]   --->   Operation 76 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %phi_mul26_load" [src/conv3.cpp:31]   --->   Operation 77 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i8 %phi_mul26_load, i8 85" [src/conv3.cpp:31]   --->   Operation 78 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%icmp_ln31 = icmp_eq  i2 %tj_1, i2 3" [src/conv3.cpp:31]   --->   Operation 79 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%add_ln31 = add i2 %tj_1, i2 1" [src/conv3.cpp:31]   --->   Operation 80 'add' 'add_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_81_11.preheader" [src/conv3.cpp:31]   --->   Operation 81 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:31]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:31]   --->   Operation 83 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln31, i9 510" [src/conv3.cpp:31]   --->   Operation 84 'add' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast3 = sext i9 %empty" [src/conv3.cpp:31]   --->   Operation 85 'sext' 'p_cast3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln32 = br void %VITIS_LOOP_45_3" [src/conv3.cpp:32]   --->   Operation 86 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%yr = alloca i32 1"   --->   Operation 87 'alloca' 'yr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln83 = store i8 0, i8 %yr" [src/conv3.cpp:83]   --->   Operation 88 'store' 'store_ln83' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln83 = br void %VITIS_LOOP_81_11" [src/conv3.cpp:83]   --->   Operation 89 'br' 'br_ln83' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ti = phi i2 %add_ln32, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i2 0, void %VITIS_LOOP_32_2.split" [src/conv3.cpp:32]   --->   Operation 90 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%phi_mul24 = phi i8 %add_ln32_1, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i8 0, void %VITIS_LOOP_32_2.split" [src/conv3.cpp:32]   --->   Operation 91 'phi' 'phi_mul24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %phi_mul24" [src/conv3.cpp:32]   --->   Operation 92 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln32_1 = add i8 %phi_mul24, i8 85" [src/conv3.cpp:32]   --->   Operation 93 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.54ns)   --->   "%icmp_ln32 = icmp_eq  i2 %ti, i2 3" [src/conv3.cpp:32]   --->   Operation 94 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.54ns)   --->   "%add_ln32 = add i2 %ti, i2 1" [src/conv3.cpp:32]   --->   Operation 95 'add' 'add_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_45_3.split, void %for.inc70" [src/conv3.cpp:32]   --->   Operation 96 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:32]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv3.cpp:32]   --->   Operation 98 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln105 = br void %memset.loop.i" [src/conv3.cpp:105->src/conv3.cpp:42]   --->   Operation 99 'br' 'br_ln105' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %tj" [src/conv3.cpp:31]   --->   Operation 100 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31_1, i8 %phi_mul26" [src/conv3.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 102 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_69 = phi i18 0, void %VITIS_LOOP_45_3.split, i18 %empty_70, void %memset.loop.i.split"   --->   Operation 103 'phi' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.87ns)   --->   "%exitcond393 = icmp_eq  i18 %empty_69, i18 253472"   --->   Operation 104 'icmp' 'exitcond393' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.87ns)   --->   "%empty_70 = add i18 %empty_69, i18 1"   --->   Operation 105 'add' 'empty_70' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond393, void %memset.loop.i.split, void %VITIS_LOOP_107_1.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 253472, i64 253472, i64 253472"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast38 = zext i18 %empty_69"   --->   Operation 108 'zext' 'p_cast38' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast38"   --->   Operation 109 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %input_fm_buffer_addr"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond393)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln32, i9 510" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 112 'add' 'add_ln112_1' <Predicate = (exitcond393)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i9 %add_ln112_1" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 113 'sext' 'sext_ln112' <Predicate = (exitcond393)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_2.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 114 'br' 'br_ln107' <Predicate = (exitcond393)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.80>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%nin = phi i6 %add_ln107, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_1.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 115 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln107_1, void %for.inc25.i, i12 0, void %VITIS_LOOP_107_1.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 116 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%add_ln107_1 = add i12 %phi_mul, i12 89" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 117 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i6 %nin" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 118 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i6 %nin, i6 32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 119 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln107 = add i6 %nin, i6 1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 120 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_2.i.split, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 121 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 123 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i2 %trunc_ln107" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 124 'zext' 'zext_ln116' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln107, i8 0" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 125 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %tmp_6" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 126 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.78ns)   --->   "%sub_ln116 = sub i11 %zext_ln116_1, i11 %zext_ln116" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 127 'sub' 'sub_ln116' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i11 %sub_ln116" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 128 'sext' 'sext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nin, i32 2, i32 4" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 129 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.42ns)   --->   "%br_ln108 = br void %VITIS_LOOP_109_3.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 130 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_5 : Operation 131 [1/1] (0.42ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 131 'br' 'br_ln48' <Predicate = (icmp_ln107)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%by = phi i7 %add_ln108, void %for.inc22.i, i7 0, void %VITIS_LOOP_108_2.i.split" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 132 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i7 %by" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 133 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.80ns)   --->   "%add_ln116 = add i12 %phi_mul, i12 %zext_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 134 'add' 'add_ln116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i12 %add_ln116" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 135 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.18ns)   --->   "%mul_ln108 = mul i18 %zext_ln108, i18 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 136 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i7 %by" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 137 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.77ns)   --->   "%icmp_ln108 = icmp_eq  i7 %by, i7 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 138 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.77ns)   --->   "%add_ln108 = add i7 %by, i7 1" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 139 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %VITIS_LOOP_109_3.i.split, void %for.inc25.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 140 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 142 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.77ns)   --->   "%empty_71 = add i10 %p_cast3, i10 %zext_ln108_1" [src/conv3.cpp:31]   --->   Operation 143 'add' 'empty_71' <Predicate = (!icmp_ln108)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 144 'bitselect' 'tmp_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_sgt  i10 %empty_71, i10 254" [src/srcnn.cpp:41->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 145 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 146 'bitselect' 'tmp_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%select_ln40 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 147 'select' 'select_ln40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%or_ln40 = or i1 %tmp_3, i1 %icmp_ln41" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 148 'or' 'or_ln40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%yClamped = select i1 %or_ln40, i10 %select_ln40, i10 %empty_71" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 149 'select' 'yClamped' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%sext_ln116 = sext i10 %yClamped" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 150 'sext' 'sext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln116_1 = add i12 %sext_ln107, i12 %sext_ln116" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 151 'add' 'add_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i12 %add_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 152 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i12 %add_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 153 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln116, i8 0" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 154 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.87ns)   --->   "%sub_ln116_1 = sub i18 %p_shl1, i18 %sext_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 155 'sub' 'sub_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln109 = br void %for.inc.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 156 'br' 'br_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_2.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 157 'br' 'br_ln107' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%bx = phi i7 %add_ln109, void %for.inc.i.split, i7 0, void %VITIS_LOOP_109_3.i.split" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 158 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i7 %bx" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 159 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.87ns)   --->   "%add_ln116_2 = add i18 %mul_ln108, i18 %zext_ln116_3" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 160 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i18 %add_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 161 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln116_4" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 162 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %bx" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 163 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i7 %bx, i7 89" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 164 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %bx, i7 1" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 165 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i.split, void %for.inc22.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 166 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.77ns)   --->   "%add_ln112 = add i10 %sext_ln112, i10 %zext_ln109" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 167 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 168 'bitselect' 'tmp_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.78ns)   --->   "%icmp_ln41_1 = icmp_sgt  i10 %add_ln112, i10 254" [src/srcnn.cpp:41->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 169 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 170 'bitselect' 'tmp_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%select_ln40_2 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 171 'select' 'select_ln40_2' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%or_ln40_1 = or i1 %tmp_7, i1 %icmp_ln41_1" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 172 'or' 'or_ln40_1' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%xClamped = select i1 %or_ln40_1, i10 %select_ln40_2, i10 %add_ln112" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 173 'select' 'xClamped' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%sext_ln116_2 = sext i10 %xClamped" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 174 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln116_3 = add i18 %sub_ln116_1, i18 %sext_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 175 'add' 'add_ln116_3' <Predicate = (!icmp_ln109)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i18 %add_ln116_3" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 176 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 177 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 178 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 179 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 180 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 181 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 182 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 183 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 184 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 185 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 185 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 186 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 186 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 187 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 187 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 188 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 188 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 189 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 189 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 190 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 190 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 191 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 191 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 192 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 192 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln108 = br void %VITIS_LOOP_109_3.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 193 'br' 'br_ln108' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.19>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 195 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 197 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 197 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 198 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 198 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 199 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 199 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 200 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 201 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 201 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 202 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 202 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 203 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 203 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 204 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63, i3 %trunc_ln1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 204 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %tmp, i18 %input_fm_buffer_addr_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 205 'store' 'store_ln116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 206 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.82>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%ty = phi i7 %add_ln48, void %for.inc61, i7 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 207 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%phi_mul20 = phi i13 %add_ln48_1, void %for.inc61, i13 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 208 'phi' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.82ns)   --->   "%add_ln48_1 = add i13 %phi_mul20, i13 85" [src/conv3.cpp:48]   --->   Operation 209 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.77ns)   --->   "%icmp_ln48 = icmp_eq  i7 %ty, i7 85" [src/conv3.cpp:48]   --->   Operation 210 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.77ns)   --->   "%add_ln48 = add i7 %ty, i7 1" [src/conv3.cpp:48]   --->   Operation 211 'add' 'add_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:48]   --->   Operation 212 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:48]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv3.cpp:48]   --->   Operation 214 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.42ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 215 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_9 : Operation 216 [1/1] (0.42ns)   --->   "%br_ln129 = br void %VITIS_LOOP_130_3.i" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 216 'br' 'br_ln129' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 10 <SV = 6> <Delay = 2.05>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tx = phi i7 %add_ln49, void %for.inc58, i7 0, void %VITIS_LOOP_49_5.split" [src/conv3.cpp:49]   --->   Operation 217 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%tx_cast = zext i7 %tx" [src/conv3.cpp:49]   --->   Operation 218 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.82ns)   --->   "%empty_72 = add i13 %phi_mul20, i13 %tx_cast" [src/conv3.cpp:48]   --->   Operation 219 'add' 'empty_72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast41 = zext i13 %empty_72" [src/conv3.cpp:48]   --->   Operation 220 'zext' 'p_cast41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast41" [src/conv3.cpp:48]   --->   Operation 221 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.77ns)   --->   "%icmp_ln49 = icmp_eq  i7 %tx, i7 85" [src/conv3.cpp:49]   --->   Operation 222 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.77ns)   --->   "%add_ln49 = add i7 %tx, i7 1" [src/conv3.cpp:49]   --->   Operation 223 'add' 'add_ln49' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc61" [src/conv3.cpp:49]   --->   Operation 224 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 225 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 226 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.23>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:49]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/conv3.cpp:49]   --->   Operation 228 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 229 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_11 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 230 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 12 <SV = 8> <Delay = 1.90>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln52, void %for.inc55, i3 0, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:52]   --->   Operation 231 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%add51_7_lcssa_lcssa28 = phi i32 %add51_7_lcssa27, void %for.inc55, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:63]   --->   Operation 232 'phi' 'add51_7_lcssa_lcssa28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 233 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 234 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.67ns)   --->   "%icmp_ln52 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:52]   --->   Operation 235 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.67ns)   --->   "%add_ln52 = add i3 %ky, i3 1" [src/conv3.cpp:52]   --->   Operation 236 'add' 'add_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %VITIS_LOOP_53_7.split, void %for.inc58" [src/conv3.cpp:52]   --->   Operation 237 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:52]   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv3.cpp:52]   --->   Operation 239 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.77ns)   --->   "%empty_73 = add i7 %zext_ln52_1, i7 %ty" [src/conv3.cpp:52]   --->   Operation 240 'add' 'empty_73' <Predicate = (!icmp_ln52)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %empty_73" [src/conv3.cpp:53]   --->   Operation 241 'zext' 'zext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.42ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 242 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_12 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add51_7_lcssa_lcssa28, i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 243 'store' 'store_ln63' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 244 'br' 'br_ln49' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.77>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln53, void %for.inc52, i3 0, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:53]   --->   Operation 245 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%add51_7_lcssa27 = phi i32 %add51_725, void %for.inc52, i32 %add51_7_lcssa_lcssa28, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:63]   --->   Operation 246 'phi' 'add51_7_lcssa27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 247 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 248 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.67ns)   --->   "%icmp_ln53 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:53]   --->   Operation 249 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %kx, i3 1" [src/conv3.cpp:53]   --->   Operation 250 'add' 'add_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc55" [src/conv3.cpp:53]   --->   Operation 251 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:53]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:53]   --->   Operation 253 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.77ns)   --->   "%add_ln57 = add i7 %zext_ln53_2, i7 %tx" [src/conv3.cpp:57]   --->   Operation 254 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %add_ln57" [src/conv3.cpp:61]   --->   Operation 255 'zext' 'zext_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.42ns)   --->   "%br_ln61 = br void %for.inc" [src/conv3.cpp:61]   --->   Operation 256 'br' 'br_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 257 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 4.34>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%nin_1 = phi i6 %add_ln61, void %for.inc.split, i6 0, void %VITIS_LOOP_61_8.split" [src/conv3.cpp:61]   --->   Operation 258 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%add51_725 = phi i32 %add51_7, void %for.inc.split, i32 %add51_7_lcssa27, void %VITIS_LOOP_61_8.split" [src/conv3.cpp:63]   --->   Operation 259 'phi' 'add51_725' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i6 %nin_1" [src/conv3.cpp:63]   --->   Operation 260 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (1.65ns)   --->   "%mul_ln63 = mul i12 %zext_ln63_1, i12 89" [src/conv3.cpp:63]   --->   Operation 261 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_1)   --->   "%add_ln63 = add i12 %mul_ln63, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 262 'add' 'add_ln63' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%zext_ln63_2 = zext i12 %add_ln63" [src/conv3.cpp:63]   --->   Operation 263 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 264 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i6 %nin_1" [src/conv3.cpp:61]   --->   Operation 265 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %nin_1, i32 5" [src/conv3.cpp:61]   --->   Operation 266 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.99>
ST_15 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 267 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 12> <Delay = 0.64>
ST_16 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 268 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 269 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 269 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 13> <Delay = 2.96>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %nin_1" [src/conv3.cpp:63]   --->   Operation 270 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 271 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i18 %add_ln63_1" [src/conv3.cpp:63]   --->   Operation 272 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_3" [src/conv3.cpp:63]   --->   Operation 273 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %nin_1, i2 0" [src/conv3.cpp:63]   --->   Operation 274 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i8 %tmp_9" [src/conv3.cpp:63]   --->   Operation 275 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln63_2 = add i9 %zext_ln63_4, i9 %zext_ln63" [src/conv3.cpp:63]   --->   Operation 276 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 8" [src/conv3.cpp:63]   --->   Operation 277 'partselect' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_11_cast, i3 %ky" [src/conv3.cpp:63]   --->   Operation 278 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i9 %tmp_s" [src/conv3.cpp:63]   --->   Operation 279 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 7" [src/conv3.cpp:63]   --->   Operation 280 'partselect' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i3.i2, i5 %tmp_13_cast, i3 %ky, i2 0" [src/conv3.cpp:63]   --->   Operation 281 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_3 = add i10 %p_shl2, i10 %zext_ln63_5" [src/conv3.cpp:63]   --->   Operation 282 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 283 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_4 = add i10 %add_ln63_3, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 283 'add' 'add_ln63_4' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i10 %add_ln63_4" [src/conv3.cpp:63]   --->   Operation 284 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_6" [src/conv3.cpp:63]   --->   Operation 285 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_11, void %for.inc.split, void %for.inc52" [src/conv3.cpp:61]   --->   Operation 286 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:63]   --->   Operation 287 'load' 'conv3_weights_load' <Predicate = (!tmp_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_17 : Operation 288 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i18 %input_fm_buffer_addr_3" [src/conv3.cpp:63]   --->   Operation 288 'load' 'input_fm_buffer_load' <Predicate = (!tmp_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_17 : Operation 289 [1/1] (0.78ns)   --->   "%add_ln61 = add i6 %nin_1, i6 8" [src/conv3.cpp:61]   --->   Operation 289 'add' 'add_ln61' <Predicate = (!tmp_11)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 290 'br' 'br_ln53' <Predicate = (tmp_11)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 4.34>
ST_18 : Operation 291 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:63]   --->   Operation 291 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_18 : Operation 292 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i18 %input_fm_buffer_addr_3" [src/conv3.cpp:63]   --->   Operation 292 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln61 = or i5 %trunc_ln61, i5 1" [src/conv3.cpp:61]   --->   Operation 293 'or' 'or_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i5 %or_ln61" [src/conv3.cpp:63]   --->   Operation 294 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (1.65ns)   --->   "%mul_ln63_2 = mul i12 %zext_ln63_7, i12 89" [src/conv3.cpp:63]   --->   Operation 295 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_6)   --->   "%add_ln63_5 = add i12 %mul_ln63_2, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 296 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%zext_ln63_8 = zext i12 %add_ln63_5" [src/conv3.cpp:63]   --->   Operation 297 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 298 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%shl_ln63 = shl i5 %or_ln61, i5 2" [src/conv3.cpp:63]   --->   Operation 299 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%or_ln63 = or i5 %shl_ln63, i5 %or_ln61" [src/conv3.cpp:63]   --->   Operation 300 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %or_ln61, i32 3, i32 4" [src/conv3.cpp:63]   --->   Operation 301 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %tmp_12, i5 %or_ln63" [src/conv3.cpp:63]   --->   Operation 302 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%zext_ln63_10 = zext i7 %tmp_13" [src/conv3.cpp:63]   --->   Operation 303 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln63_7 = add i8 %zext_ln63_10, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 304 'add' 'add_ln63_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.01>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:63]   --->   Operation 305 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.71ns)   --->   Input mux for Operation 306 '%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load'
ST_19 : Operation 306 [3/3] (6.30ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 306 'fmul' 'mul' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 307 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 7.01>
ST_20 : Operation 308 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 308 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 309 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 310 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 7.01>
ST_21 : Operation 311 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 311 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 312 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i18 %add_ln63_6" [src/conv3.cpp:63]   --->   Operation 313 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_9" [src/conv3.cpp:63]   --->   Operation 314 'getelementptr' 'input_fm_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i8 %add_ln63_7" [src/conv3.cpp:63]   --->   Operation 315 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_7, i2 0" [src/conv3.cpp:63]   --->   Operation 316 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_8 = add i10 %p_shl, i10 %zext_ln63_11" [src/conv3.cpp:63]   --->   Operation 317 'add' 'add_ln63_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 318 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_9 = add i10 %add_ln63_8, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 318 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i10 %add_ln63_9" [src/conv3.cpp:63]   --->   Operation 319 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_12" [src/conv3.cpp:63]   --->   Operation 320 'getelementptr' 'conv3_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [2/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:63]   --->   Operation 321 'load' 'conv3_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_21 : Operation 322 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4" [src/conv3.cpp:63]   --->   Operation 322 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 22 <SV = 18> <Delay = 6.43>
ST_22 : [1/1] (0.79ns)   --->   Input mux for Operation 323 '%add1 = fadd i32 %add51_725, i32 %mul'
ST_22 : Operation 323 [4/4] (5.64ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 323 'fadd' 'add1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:63]   --->   Operation 324 'load' 'conv3_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_22 : Operation 325 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4" [src/conv3.cpp:63]   --->   Operation 325 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln61_1 = or i5 %trunc_ln61, i5 2" [src/conv3.cpp:61]   --->   Operation 326 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i5 %or_ln61_1" [src/conv3.cpp:63]   --->   Operation 327 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (1.65ns)   --->   "%mul_ln63_4 = mul i12 %zext_ln63_14, i12 89" [src/conv3.cpp:63]   --->   Operation 328 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_11)   --->   "%add_ln63_10 = add i12 %mul_ln63_4, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 329 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 330 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%zext_ln63_15 = zext i12 %add_ln63_10" [src/conv3.cpp:63]   --->   Operation 330 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 331 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 7.01>
ST_23 : Operation 332 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 332 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %conv3_weights_load_1" [src/conv3.cpp:63]   --->   Operation 333 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.71ns)   --->   Input mux for Operation 334 '%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1'
ST_23 : Operation 334 [3/3] (6.30ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 334 'fmul' 'mul44_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 335 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 20> <Delay = 7.01>
ST_24 : Operation 336 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 336 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [2/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 337 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 338 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 339 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 21> <Delay = 7.01>
ST_25 : Operation 340 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 340 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 341 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i5 %or_ln61_1" [src/conv3.cpp:63]   --->   Operation 342 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 343 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i18 %add_ln63_11" [src/conv3.cpp:63]   --->   Operation 344 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_16" [src/conv3.cpp:63]   --->   Operation 345 'getelementptr' 'input_fm_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_1, i2 0" [src/conv3.cpp:63]   --->   Operation 346 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i7 %tmp_14" [src/conv3.cpp:63]   --->   Operation 347 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_12 = add i8 %zext_ln63_17, i8 %zext_ln63_13" [src/conv3.cpp:63]   --->   Operation 348 'add' 'add_ln63_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 349 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_13 = add i8 %add_ln63_12, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 349 'add' 'add_ln63_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i8 %add_ln63_13" [src/conv3.cpp:63]   --->   Operation 350 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_13, i2 0" [src/conv3.cpp:63]   --->   Operation 351 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_14 = add i10 %p_shl3, i10 %zext_ln63_18" [src/conv3.cpp:63]   --->   Operation 352 'add' 'add_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 353 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_15 = add i10 %add_ln63_14, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 353 'add' 'add_ln63_15' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i10 %add_ln63_15" [src/conv3.cpp:63]   --->   Operation 354 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_19" [src/conv3.cpp:63]   --->   Operation 355 'getelementptr' 'conv3_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 356 [2/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:63]   --->   Operation 356 'load' 'conv3_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_25 : Operation 357 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5" [src/conv3.cpp:63]   --->   Operation 357 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 26 <SV = 22> <Delay = 6.43>
ST_26 : [1/1] (0.79ns)   --->   Input mux for Operation 358 '%add51_1 = fadd i32 %add1, i32 %mul44_1'
ST_26 : Operation 358 [4/4] (5.64ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 358 'fadd' 'add51_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 359 [1/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:63]   --->   Operation 359 'load' 'conv3_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_26 : Operation 360 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5" [src/conv3.cpp:63]   --->   Operation 360 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln61_2 = or i5 %trunc_ln61, i5 3" [src/conv3.cpp:61]   --->   Operation 361 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i5 %or_ln61_2" [src/conv3.cpp:63]   --->   Operation 362 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (1.65ns)   --->   "%mul_ln63_6 = mul i12 %zext_ln63_21, i12 89" [src/conv3.cpp:63]   --->   Operation 363 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_17)   --->   "%add_ln63_16 = add i12 %mul_ln63_6, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 364 'add' 'add_ln63_16' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 365 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%zext_ln63_22 = zext i12 %add_ln63_16" [src/conv3.cpp:63]   --->   Operation 365 'zext' 'zext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 7.01>
ST_27 : Operation 367 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 367 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln63_2 = bitcast i32 %conv3_weights_load_2" [src/conv3.cpp:63]   --->   Operation 368 'bitcast' 'bitcast_ln63_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.71ns)   --->   Input mux for Operation 369 '%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2'
ST_27 : Operation 369 [3/3] (6.30ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 369 'fmul' 'mul44_2' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 370 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 24> <Delay = 7.01>
ST_28 : Operation 371 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 371 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 372 [2/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 372 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 373 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 374 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 374 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 25> <Delay = 7.01>
ST_29 : Operation 375 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 375 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 376 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i5 %or_ln61_2" [src/conv3.cpp:63]   --->   Operation 377 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 378 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 378 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i18 %add_ln63_17" [src/conv3.cpp:63]   --->   Operation 379 'zext' 'zext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_23" [src/conv3.cpp:63]   --->   Operation 380 'getelementptr' 'input_fm_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_2, i2 0" [src/conv3.cpp:63]   --->   Operation 381 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i7 %tmp_15" [src/conv3.cpp:63]   --->   Operation 382 'zext' 'zext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_18 = add i8 %zext_ln63_24, i8 %zext_ln63_20" [src/conv3.cpp:63]   --->   Operation 383 'add' 'add_ln63_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 384 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_19 = add i8 %add_ln63_18, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 384 'add' 'add_ln63_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i8 %add_ln63_19" [src/conv3.cpp:63]   --->   Operation 385 'zext' 'zext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_19, i2 0" [src/conv3.cpp:63]   --->   Operation 386 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_20 = add i10 %p_shl5, i10 %zext_ln63_25" [src/conv3.cpp:63]   --->   Operation 387 'add' 'add_ln63_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 388 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_21 = add i10 %add_ln63_20, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 388 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i10 %add_ln63_21" [src/conv3.cpp:63]   --->   Operation 389 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_26" [src/conv3.cpp:63]   --->   Operation 390 'getelementptr' 'conv3_weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [2/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:63]   --->   Operation 391 'load' 'conv3_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_29 : Operation 392 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6" [src/conv3.cpp:63]   --->   Operation 392 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 30 <SV = 26> <Delay = 6.43>
ST_30 : [1/1] (0.79ns)   --->   Input mux for Operation 393 '%add51_2 = fadd i32 %add51_1, i32 %mul44_2'
ST_30 : Operation 393 [4/4] (5.64ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 393 'fadd' 'add51_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 394 [1/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:63]   --->   Operation 394 'load' 'conv3_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_30 : Operation 395 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6" [src/conv3.cpp:63]   --->   Operation 395 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln61_3 = or i5 %trunc_ln61, i5 4" [src/conv3.cpp:61]   --->   Operation 396 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i5 %or_ln61_3" [src/conv3.cpp:63]   --->   Operation 397 'zext' 'zext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/1] (1.65ns)   --->   "%mul_ln63_8 = mul i12 %zext_ln63_28, i12 89" [src/conv3.cpp:63]   --->   Operation 398 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 399 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_23)   --->   "%add_ln63_22 = add i12 %mul_ln63_8, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 399 'add' 'add_ln63_22' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 400 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_23)   --->   "%zext_ln63_29 = zext i12 %add_ln63_22" [src/conv3.cpp:63]   --->   Operation 400 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 401 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 401 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 27> <Delay = 7.01>
ST_31 : Operation 402 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 402 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln63_3 = bitcast i32 %conv3_weights_load_3" [src/conv3.cpp:63]   --->   Operation 403 'bitcast' 'bitcast_ln63_3' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.71ns)   --->   Input mux for Operation 404 '%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3'
ST_31 : Operation 404 [3/3] (6.30ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 404 'fmul' 'mul44_3' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 405 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 28> <Delay = 7.01>
ST_32 : Operation 406 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 406 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 407 [2/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 407 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 408 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 408 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 409 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 409 'add' 'add_ln63_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 29> <Delay = 7.01>
ST_33 : Operation 410 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 410 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 411 [1/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 411 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i5 %or_ln61_3" [src/conv3.cpp:63]   --->   Operation 412 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 413 'add' 'add_ln63_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i18 %add_ln63_23" [src/conv3.cpp:63]   --->   Operation 414 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_30" [src/conv3.cpp:63]   --->   Operation 415 'getelementptr' 'input_fm_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_3, i2 0" [src/conv3.cpp:63]   --->   Operation 416 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i7 %tmp_16" [src/conv3.cpp:63]   --->   Operation 417 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_24 = add i8 %zext_ln63_31, i8 %zext_ln63_27" [src/conv3.cpp:63]   --->   Operation 418 'add' 'add_ln63_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 419 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_25 = add i8 %add_ln63_24, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 419 'add' 'add_ln63_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i8 %add_ln63_25" [src/conv3.cpp:63]   --->   Operation 420 'zext' 'zext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_25, i2 0" [src/conv3.cpp:63]   --->   Operation 421 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_26 = add i10 %p_shl7, i10 %zext_ln63_32" [src/conv3.cpp:63]   --->   Operation 422 'add' 'add_ln63_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 423 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_27 = add i10 %add_ln63_26, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 423 'add' 'add_ln63_27' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i10 %add_ln63_27" [src/conv3.cpp:63]   --->   Operation 424 'zext' 'zext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "%conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_33" [src/conv3.cpp:63]   --->   Operation 425 'getelementptr' 'conv3_weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 426 [2/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:63]   --->   Operation 426 'load' 'conv3_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_33 : Operation 427 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7" [src/conv3.cpp:63]   --->   Operation 427 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 34 <SV = 30> <Delay = 6.43>
ST_34 : [1/1] (0.79ns)   --->   Input mux for Operation 428 '%add51_3 = fadd i32 %add51_2, i32 %mul44_3'
ST_34 : Operation 428 [4/4] (5.64ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 428 'fadd' 'add51_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 429 [1/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:63]   --->   Operation 429 'load' 'conv3_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_34 : Operation 430 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7" [src/conv3.cpp:63]   --->   Operation 430 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln61_4 = or i5 %trunc_ln61, i5 5" [src/conv3.cpp:61]   --->   Operation 431 'or' 'or_ln61_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i5 %or_ln61_4" [src/conv3.cpp:63]   --->   Operation 432 'zext' 'zext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (1.65ns)   --->   "%mul_ln63_10 = mul i12 %zext_ln63_35, i12 89" [src/conv3.cpp:63]   --->   Operation 433 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 434 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_29)   --->   "%add_ln63_28 = add i12 %mul_ln63_10, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 434 'add' 'add_ln63_28' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%zext_ln63_36 = zext i12 %add_ln63_28" [src/conv3.cpp:63]   --->   Operation 435 'zext' 'zext_ln63_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 436 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 31> <Delay = 7.01>
ST_35 : Operation 437 [3/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 437 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln63_4 = bitcast i32 %conv3_weights_load_4" [src/conv3.cpp:63]   --->   Operation 438 'bitcast' 'bitcast_ln63_4' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (0.71ns)   --->   Input mux for Operation 439 '%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4'
ST_35 : Operation 439 [3/3] (6.30ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 439 'fmul' 'mul44_4' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 440 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 440 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 32> <Delay = 7.01>
ST_36 : Operation 441 [2/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 441 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 442 [2/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 442 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 443 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 444 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 444 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 33> <Delay = 7.01>
ST_37 : Operation 445 [1/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 445 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 446 [1/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 446 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i5 %or_ln61_4" [src/conv3.cpp:63]   --->   Operation 447 'zext' 'zext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 448 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 448 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i18 %add_ln63_29" [src/conv3.cpp:63]   --->   Operation 449 'zext' 'zext_ln63_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_8 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_37" [src/conv3.cpp:63]   --->   Operation 450 'getelementptr' 'input_fm_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_4, i2 0" [src/conv3.cpp:63]   --->   Operation 451 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i7 %tmp_17" [src/conv3.cpp:63]   --->   Operation 452 'zext' 'zext_ln63_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_30 = add i8 %zext_ln63_38, i8 %zext_ln63_34" [src/conv3.cpp:63]   --->   Operation 453 'add' 'add_ln63_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 454 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_31 = add i8 %add_ln63_30, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 454 'add' 'add_ln63_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i8 %add_ln63_31" [src/conv3.cpp:63]   --->   Operation 455 'zext' 'zext_ln63_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_31, i2 0" [src/conv3.cpp:63]   --->   Operation 456 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_32 = add i10 %p_shl8, i10 %zext_ln63_39" [src/conv3.cpp:63]   --->   Operation 457 'add' 'add_ln63_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 458 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_33 = add i10 %add_ln63_32, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 458 'add' 'add_ln63_33' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i10 %add_ln63_33" [src/conv3.cpp:63]   --->   Operation 459 'zext' 'zext_ln63_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 460 [1/1] (0.00ns)   --->   "%conv3_weights_addr_5 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_40" [src/conv3.cpp:63]   --->   Operation 460 'getelementptr' 'conv3_weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 461 [2/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:63]   --->   Operation 461 'load' 'conv3_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_37 : Operation 462 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8" [src/conv3.cpp:63]   --->   Operation 462 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 38 <SV = 34> <Delay = 6.43>
ST_38 : [1/1] (0.79ns)   --->   Input mux for Operation 463 '%add51_4 = fadd i32 %add51_3, i32 %mul44_4'
ST_38 : Operation 463 [4/4] (5.64ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 463 'fadd' 'add51_4' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 464 [1/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:63]   --->   Operation 464 'load' 'conv3_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_38 : Operation 465 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8" [src/conv3.cpp:63]   --->   Operation 465 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln61_5 = or i5 %trunc_ln61, i5 6" [src/conv3.cpp:61]   --->   Operation 466 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i5 %or_ln61_5" [src/conv3.cpp:63]   --->   Operation 467 'zext' 'zext_ln63_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i5 %or_ln61_5" [src/conv3.cpp:63]   --->   Operation 468 'zext' 'zext_ln63_42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (1.65ns)   --->   "%mul_ln63_12 = mul i12 %zext_ln63_42, i12 89" [src/conv3.cpp:63]   --->   Operation 469 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 470 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_35)   --->   "%add_ln63_34 = add i12 %mul_ln63_12, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 470 'add' 'add_ln63_34' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 471 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_35)   --->   "%zext_ln63_43 = zext i12 %add_ln63_34" [src/conv3.cpp:63]   --->   Operation 471 'zext' 'zext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 472 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_5, i2 0" [src/conv3.cpp:63]   --->   Operation 473 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i7 %tmp_18" [src/conv3.cpp:63]   --->   Operation 474 'zext' 'zext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_36 = add i8 %zext_ln63_45, i8 %zext_ln63_41" [src/conv3.cpp:63]   --->   Operation 475 'add' 'add_ln63_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 476 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_37 = add i8 %add_ln63_36, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 476 'add' 'add_ln63_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln63_46 = zext i8 %add_ln63_37" [src/conv3.cpp:63]   --->   Operation 477 'zext' 'zext_ln63_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_37, i2 0" [src/conv3.cpp:63]   --->   Operation 478 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_38 = add i10 %p_shl6, i10 %zext_ln63_46" [src/conv3.cpp:63]   --->   Operation 479 'add' 'add_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 480 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_39 = add i10 %add_ln63_38, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 480 'add' 'add_ln63_39' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln61_6 = or i5 %trunc_ln61, i5 7" [src/conv3.cpp:61]   --->   Operation 481 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln63_48 = zext i5 %or_ln61_6" [src/conv3.cpp:63]   --->   Operation 482 'zext' 'zext_ln63_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln63_49 = zext i5 %or_ln61_6" [src/conv3.cpp:63]   --->   Operation 483 'zext' 'zext_ln63_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 484 [1/1] (1.65ns)   --->   "%mul_ln63_14 = mul i12 %zext_ln63_49, i12 89" [src/conv3.cpp:63]   --->   Operation 484 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 485 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_41)   --->   "%add_ln63_40 = add i12 %mul_ln63_14, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 485 'add' 'add_ln63_40' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 486 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%zext_ln63_50 = zext i12 %add_ln63_40" [src/conv3.cpp:63]   --->   Operation 486 'zext' 'zext_ln63_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 487 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 487 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_6, i2 0" [src/conv3.cpp:63]   --->   Operation 488 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln63_52 = zext i7 %tmp_19" [src/conv3.cpp:63]   --->   Operation 489 'zext' 'zext_ln63_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_42 = add i8 %zext_ln63_52, i8 %zext_ln63_48" [src/conv3.cpp:63]   --->   Operation 490 'add' 'add_ln63_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 491 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_43 = add i8 %add_ln63_42, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 491 'add' 'add_ln63_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln63_53 = zext i8 %add_ln63_43" [src/conv3.cpp:63]   --->   Operation 492 'zext' 'zext_ln63_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 493 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_43, i2 0" [src/conv3.cpp:63]   --->   Operation 493 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_44 = add i10 %p_shl4, i10 %zext_ln63_53" [src/conv3.cpp:63]   --->   Operation 494 'add' 'add_ln63_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 495 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_45 = add i10 %add_ln63_44, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 495 'add' 'add_ln63_45' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 35> <Delay = 7.01>
ST_39 : Operation 496 [3/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 496 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln63_5 = bitcast i32 %conv3_weights_load_5" [src/conv3.cpp:63]   --->   Operation 497 'bitcast' 'bitcast_ln63_5' <Predicate = true> <Delay = 0.00>
ST_39 : [1/1] (0.71ns)   --->   Input mux for Operation 498 '%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5'
ST_39 : Operation 498 [3/3] (6.30ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 498 'fmul' 'mul44_5' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 499 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 499 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 500 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 500 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 36> <Delay = 7.01>
ST_40 : Operation 501 [2/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 501 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 502 [2/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 502 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 503 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 503 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 504 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 505 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 505 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 506 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 506 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 37> <Delay = 7.01>
ST_41 : Operation 507 [1/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 507 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 508 [1/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 508 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 509 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 509 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i18 %add_ln63_35" [src/conv3.cpp:63]   --->   Operation 510 'zext' 'zext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_9 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_44" [src/conv3.cpp:63]   --->   Operation 511 'getelementptr' 'input_fm_buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln63_47 = zext i10 %add_ln63_39" [src/conv3.cpp:63]   --->   Operation 512 'zext' 'zext_ln63_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%conv3_weights_addr_6 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_47" [src/conv3.cpp:63]   --->   Operation 513 'getelementptr' 'conv3_weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [2/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:63]   --->   Operation 514 'load' 'conv3_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_41 : Operation 515 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9" [src/conv3.cpp:63]   --->   Operation 515 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_41 : Operation 516 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 516 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 38> <Delay = 6.43>
ST_42 : [1/1] (0.79ns)   --->   Input mux for Operation 517 '%add51_5 = fadd i32 %add51_4, i32 %mul44_5'
ST_42 : Operation 517 [4/4] (5.64ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 517 'fadd' 'add51_5' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 518 [1/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:63]   --->   Operation 518 'load' 'conv3_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_42 : Operation 519 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9" [src/conv3.cpp:63]   --->   Operation 519 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 43 <SV = 39> <Delay = 7.01>
ST_43 : Operation 520 [3/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 520 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln63_6 = bitcast i32 %conv3_weights_load_6" [src/conv3.cpp:63]   --->   Operation 521 'bitcast' 'bitcast_ln63_6' <Predicate = true> <Delay = 0.00>
ST_43 : [1/1] (0.71ns)   --->   Input mux for Operation 522 '%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6'
ST_43 : Operation 522 [3/3] (6.30ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 522 'fmul' 'mul44_6' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 7.01>
ST_44 : Operation 523 [2/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 523 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 524 [2/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 524 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 7.01>
ST_45 : Operation 525 [1/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 525 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 526 [1/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 526 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln63_51 = zext i18 %add_ln63_41" [src/conv3.cpp:63]   --->   Operation 527 'zext' 'zext_ln63_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 528 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_10 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_51" [src/conv3.cpp:63]   --->   Operation 528 'getelementptr' 'input_fm_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln63_54 = zext i10 %add_ln63_45" [src/conv3.cpp:63]   --->   Operation 529 'zext' 'zext_ln63_54' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 530 [1/1] (0.00ns)   --->   "%conv3_weights_addr_7 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_54" [src/conv3.cpp:63]   --->   Operation 530 'getelementptr' 'conv3_weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 531 [2/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:63]   --->   Operation 531 'load' 'conv3_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_45 : Operation 532 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10" [src/conv3.cpp:63]   --->   Operation 532 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 46 <SV = 42> <Delay = 6.43>
ST_46 : [1/1] (0.79ns)   --->   Input mux for Operation 533 '%add51_6 = fadd i32 %add51_5, i32 %mul44_6'
ST_46 : Operation 533 [4/4] (5.64ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 533 'fadd' 'add51_6' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [1/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:63]   --->   Operation 534 'load' 'conv3_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_46 : Operation 535 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10" [src/conv3.cpp:63]   --->   Operation 535 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 47 <SV = 43> <Delay = 7.01>
ST_47 : Operation 536 [3/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 536 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln63_7 = bitcast i32 %conv3_weights_load_7" [src/conv3.cpp:63]   --->   Operation 537 'bitcast' 'bitcast_ln63_7' <Predicate = true> <Delay = 0.00>
ST_47 : [1/1] (0.71ns)   --->   Input mux for Operation 538 '%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7'
ST_47 : Operation 538 [3/3] (6.30ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 538 'fmul' 'mul44_7' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 7.01>
ST_48 : Operation 539 [2/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 539 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [2/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 540 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 7.01>
ST_49 : Operation 541 [1/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 541 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 542 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 6.43>
ST_50 : [1/1] (0.79ns)   --->   Input mux for Operation 543 '%add51_7 = fadd i32 %add51_6, i32 %mul44_7'
ST_50 : Operation 543 [4/4] (5.64ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 543 'fadd' 'add51_7' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 6.43>
ST_51 : Operation 544 [3/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 544 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 6.43>
ST_52 : Operation 545 [2/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 545 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 6.43>
ST_53 : Operation 546 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:61]   --->   Operation 546 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 547 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:61]   --->   Operation 547 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 548 [1/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 548 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc" [src/conv3.cpp:61]   --->   Operation 549 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 54 <SV = 6> <Delay = 1.61>
ST_54 : Operation 550 [1/1] (0.00ns)   --->   "%ty_1 = phi i7 %add_ln129, void %for.inc20.i, i7 0, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 550 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 551 [1/1] (0.00ns)   --->   "%phi_mul22 = phi i13 %add_ln129_1, void %for.inc20.i, i13 0, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 551 'phi' 'phi_mul22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 552 [1/1] (0.82ns)   --->   "%add_ln129_1 = add i13 %phi_mul22, i13 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 552 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ty_1" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 553 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 554 [1/1] (0.77ns)   --->   "%icmp_ln129 = icmp_eq  i7 %ty_1, i7 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 554 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 555 [1/1] (0.77ns)   --->   "%add_ln129 = add i7 %ty_1, i7 1" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 555 'add' 'add_ln129' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %VITIS_LOOP_130_3.i.split, void %memset.loop.i35.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 556 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 557 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 557 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 558 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 558 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 559 [1/1] (0.76ns)   --->   "%empty_74 = add i8 %zext_ln129, i8 %phi_mul26_load" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 559 'add' 'empty_74' <Predicate = (!icmp_ln129)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %empty_74" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 560 'zext' 'zext_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_74, i8 0" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 561 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 562 [1/1] (0.85ns)   --->   "%sub_ln132 = sub i16 %tmp_8, i16 %zext_ln132" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 562 'sub' 'sub_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 563 [1/1] (0.42ns)   --->   "%br_ln130 = br void %for.inc.i33" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 563 'br' 'br_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.42>
ST_54 : Operation 564 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i35"   --->   Operation 564 'br' 'br_ln0' <Predicate = (icmp_ln129)> <Delay = 0.42>

State 55 <SV = 7> <Delay = 2.05>
ST_55 : Operation 565 [1/1] (0.00ns)   --->   "%tx_1 = phi i7 %add_ln130, void %for.inc.i33.split, i7 0, void %VITIS_LOOP_130_3.i.split" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 565 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i7 %tx_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 566 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 567 [1/1] (0.82ns)   --->   "%add_ln132_1 = add i13 %phi_mul22, i13 %zext_ln132_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 567 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i13 %add_ln132_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 568 'zext' 'zext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 569 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln132_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 569 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %tx_1" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 570 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 571 [1/1] (0.77ns)   --->   "%icmp_ln130 = icmp_eq  i7 %tx_1, i7 85" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 571 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 572 [1/1] (0.77ns)   --->   "%add_ln130 = add i7 %tx_1, i7 1" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 572 'add' 'add_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc.i33.split, void %for.inc20.i" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 573 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 574 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 574 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_55 : Operation 575 [1/1] (0.76ns)   --->   "%add_ln132 = add i8 %zext_ln130, i8 %phi_mul24" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 575 'add' 'add_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i8 %add_ln132" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 576 'zext' 'zext_ln132_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 577 [1/1] (0.85ns)   --->   "%add_ln132_2 = add i16 %sub_ln132, i16 %zext_ln132_3" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 577 'add' 'add_ln132_2' <Predicate = (!icmp_ln130)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln129 = br void %VITIS_LOOP_130_3.i" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 578 'br' 'br_ln129' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 56 <SV = 8> <Delay = 2.47>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 579 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 580 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 580 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 581 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 581 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_56 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln132_4 = zext i16 %add_ln132_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 582 'zext' 'zext_ln132_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 583 [1/1] (0.00ns)   --->   "%output_ftmap_addr_1 = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln132_4" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 583 'getelementptr' 'output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln132 = bitcast i32 %output_fm_buffer_0_load_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 584 'bitcast' 'bitcast_ln132' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %bitcast_ln132, i16 %output_ftmap_addr_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 585 'store' 'store_ln132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_56 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc.i33" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 586 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 2.05>
ST_57 : Operation 587 [1/1] (0.00ns)   --->   "%empty_75 = phi i13 %empty_76, void %memset.loop.i35.split, i13 0, void %memset.loop.i35.preheader"   --->   Operation 587 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 588 [1/1] (0.82ns)   --->   "%exitcond8314 = icmp_eq  i13 %empty_75, i13 7225"   --->   Operation 588 'icmp' 'exitcond8314' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 589 [1/1] (0.82ns)   --->   "%empty_76 = add i13 %empty_75, i13 1"   --->   Operation 589 'add' 'empty_76' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8314, void %memset.loop.i35.split, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit"   --->   Operation 590 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 591 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7225, i64 7225, i64 7225"   --->   Operation 591 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 592 [1/1] (0.00ns)   --->   "%p_cast45 = zext i13 %empty_75"   --->   Operation 592 'zext' 'p_cast45' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 593 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast45"   --->   Operation 593 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 594 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %output_fm_buffer_0_addr"   --->   Operation 594 'store' 'store_ln0' <Predicate = (!exitcond8314)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_57 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i35"   --->   Operation 595 'br' 'br_ln0' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_45_3" [src/conv3.cpp:32]   --->   Operation 596 'br' 'br_ln32' <Predicate = (exitcond8314)> <Delay = 0.00>

State 58 <SV = 2> <Delay = 0.85>
ST_58 : Operation 597 [1/1] (0.00ns)   --->   "%yr_1 = load i8 %yr" [src/conv3.cpp:80]   --->   Operation 597 'load' 'yr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %yr_1" [src/conv3.cpp:83]   --->   Operation 598 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yr_1, i8 0" [src/conv3.cpp:83]   --->   Operation 599 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 600 [1/1] (0.85ns)   --->   "%sub_ln83 = sub i16 %tmp_4, i16 %zext_ln83" [src/conv3.cpp:83]   --->   Operation 600 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 601 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %yr_1, i8 255" [src/conv3.cpp:80]   --->   Operation 601 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 602 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %yr_1, i8 1" [src/conv3.cpp:80]   --->   Operation 602 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_81_11.split, void %for.end115" [src/conv3.cpp:80]   --->   Operation 603 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 604 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:80]   --->   Operation 604 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_58 : Operation 605 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:80]   --->   Operation 605 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_58 : Operation 606 [1/1] (0.42ns)   --->   "%br_ln81 = br void %for.body84" [src/conv3.cpp:81]   --->   Operation 606 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_58 : Operation 607 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [src/conv3.cpp:89]   --->   Operation 607 'ret' 'ret_ln89' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 59 <SV = 3> <Delay = 2.09>
ST_59 : Operation 608 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_81_11.split, i8 %add_ln81, void %for.body84.split" [src/conv3.cpp:81]   --->   Operation 608 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %xr" [src/conv3.cpp:83]   --->   Operation 609 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 610 [1/1] (0.85ns)   --->   "%add_ln83 = add i16 %sub_ln83, i16 %zext_ln83_1" [src/conv3.cpp:83]   --->   Operation 610 'add' 'add_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i16 %add_ln83" [src/conv3.cpp:83]   --->   Operation 611 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 612 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln83_2" [src/conv3.cpp:83]   --->   Operation 612 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 613 [1/1] (0.76ns)   --->   "%icmp_ln81 = icmp_eq  i8 %xr, i8 255" [src/conv3.cpp:81]   --->   Operation 613 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 614 [1/1] (0.76ns)   --->   "%add_ln81 = add i8 %xr, i8 1" [src/conv3.cpp:81]   --->   Operation 614 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.body84.split, void %for.inc110" [src/conv3.cpp:81]   --->   Operation 615 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 616 [2/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 616 'load' 'output_ftmap_load' <Predicate = (!icmp_ln81)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_59 : Operation 617 [1/1] (0.42ns)   --->   "%store_ln80 = store i8 %add_ln80, i8 %yr" [src/conv3.cpp:80]   --->   Operation 617 'store' 'store_ln80' <Predicate = (icmp_ln81)> <Delay = 0.42>
ST_59 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_81_11" [src/conv3.cpp:80]   --->   Operation 618 'br' 'br_ln80' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 60 <SV = 4> <Delay = 1.23>
ST_60 : Operation 619 [1/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 619 'load' 'output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 61 <SV = 5> <Delay = 6.43>
ST_61 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %output_ftmap_load" [src/conv3.cpp:83]   --->   Operation 620 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_61 : [1/1] (0.79ns)   --->   Input mux for Operation 621 '%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read'
ST_61 : Operation 621 [4/4] (5.64ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 621 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 6> <Delay = 6.43>
ST_62 : Operation 622 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 622 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 7> <Delay = 6.43>
ST_63 : Operation 623 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 623 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 8> <Delay = 6.43>
ST_64 : Operation 624 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 624 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 9> <Delay = 2.78>
ST_65 : [1/1] (0.47ns)   --->   Input mux for Operation 625 '%tmp_2 = fcmp_olt  i32 %add, i32 0'
ST_65 : Operation 625 [2/2] (2.30ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv3.cpp:84]   --->   Operation 625 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 10> <Delay = 4.46>
ST_66 : Operation 626 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:81]   --->   Operation 626 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 627 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:81]   --->   Operation 627 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %add" [src/conv3.cpp:83]   --->   Operation 628 'bitcast' 'bitcast_ln83_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30" [src/conv3.cpp:84]   --->   Operation 629 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %bitcast_ln83_1" [src/conv3.cpp:84]   --->   Operation 630 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 631 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_ne  i8 %tmp_1, i8 255" [src/conv3.cpp:84]   --->   Operation 631 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 632 [1/1] (0.92ns)   --->   "%icmp_ln84_1 = icmp_eq  i23 %trunc_ln84, i23 0" [src/conv3.cpp:84]   --->   Operation 632 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84" [src/conv3.cpp:84]   --->   Operation 633 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 634 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv3.cpp:84]   --->   Operation 634 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%and_ln84 = and i1 %or_ln84, i1 %tmp_2" [src/conv3.cpp:84]   --->   Operation 635 'and' 'and_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 636 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %and_ln84, i32 0, i32 %bitcast_ln83_1" [src/conv3.cpp:84]   --->   Operation 636 'select' 'select_ln84' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 637 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 %select_ln84, i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 637 'store' 'store_ln83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_66 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.body84" [src/conv3.cpp:81]   --->   Operation 638 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul26                                               (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111000000000]
tj                                                      (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111000000000]
specinterface_ln0                                       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_biases_0_0_val_read                               (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
store_ln31                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln31                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
phi_mul26_load                                          (load             ) [ 0001111111111111111111111111111111111111111111111111111111000000000]
tj_1                                                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31                                               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln31_1                                              (add              ) [ 0001111111111111111111111111111111111111111111111111111111000000000]
icmp_ln31                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln31                                                (add              ) [ 0001111111111111111111111111111111111111111111111111111111000000000]
br_ln31                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty                                                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast3                                                 (sext             ) [ 0001111111111111111111111111111111111111111111111111111111000000000]
br_ln32                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
yr                                                      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
store_ln83                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln83                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
ti                                                      (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000]
phi_mul24                                               (phi              ) [ 0001111111111111111111111111111111111111111111111111111110000000000]
zext_ln32                                               (zext             ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
add_ln32_1                                              (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
icmp_ln32                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln32                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln32                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln32                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln105                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
store_ln31                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln31                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_69                                                (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
exitcond393                                             (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
empty_70                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln0                                                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast38                                                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr                                    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                                               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln112_1                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln112                                              (sext             ) [ 0000011110000000000000000000000000000000000000000000000000000000000]
br_ln107                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
nin                                                     (phi              ) [ 0000010000000000000000000000000000000000000000000000000000000000000]
phi_mul                                                 (phi              ) [ 0000011110000000000000000000000000000000000000000000000000000000000]
add_ln107_1                                             (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
trunc_ln107                                             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln107                                              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln107                                               (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln107                                                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln107                                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln107                                      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116_1                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln116                                               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln107                                              (sext             ) [ 0000001110000000000000000000000000000000000000000000000000000000000]
trunc_ln1                                               (partselect       ) [ 0000001110000000000000000000000000000000000000000000000000000000000]
br_ln108                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln48                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
by                                                      (phi              ) [ 0000001000000000000000000000000000000000000000000000000000000000000]
zext_ln116_2                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln116                                               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln108                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln108                                               (mul              ) [ 0000000110000000000000000000000000000000000000000000000000000000000]
zext_ln108_1                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108                                              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln108                                               (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln108                                                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln108                                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln108                                      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_71                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln41                                               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln40                                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln40                                                 (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
yClamped                                                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116                                              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln116_1                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_1                                            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln116                                             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln116_1                                             (sub              ) [ 0000000110000000000000000000000000000000000000000000000000000000000]
br_ln109                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln107                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
bx                                                      (phi              ) [ 0000000100000000000000000000000000000000000000000000000000000000000]
zext_ln116_3                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln116_2                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116_4                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2                                  (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
zext_ln109                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln109                                              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln109                                               (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln109                                                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln112                                               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln41_1                                             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln40_2                                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln40_1                                               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
xClamped                                                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln116_2                                            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln116_3                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116_5                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
br_ln108                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
speclooptripcount_ln109                                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln109                                      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                     (mux              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln116                                             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln109                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
ty                                                      (phi              ) [ 0000000001011111111111111111111111111111111111111111110000000000000]
phi_mul20                                               (phi              ) [ 0000000001111111111111111111111111111111111111111111110000000000000]
add_ln48_1                                              (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
icmp_ln48                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln48                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln48                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln48                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln48                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln129                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
tx                                                      (phi              ) [ 0000000000100111111111111111111111111111111111111111110000000000000]
tx_cast                                                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_72                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast41                                                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_1                               (getelementptr    ) [ 0000000000011111111111111111111111111111111111111111110000000000000]
icmp_ln49                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln49                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln49                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln48                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
speclooptripcount_ln49                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln49                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load                                 (load             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln52                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
ky                                                      (phi              ) [ 0000000000001011111111111111111111111111111111111111110000000000000]
add51_7_lcssa_lcssa28                                   (phi              ) [ 0000000000001111111111111111111111111111111111111111110000000000000]
zext_ln52                                               (zext             ) [ 0000000000000111111111111111111111111111111111111111110000000000000]
zext_ln52_1                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln52                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln52                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln52                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln52                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_73                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53                                               (zext             ) [ 0000000000000111111111111111111111111111111111111111110000000000000]
br_ln53                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
store_ln63                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
kx                                                      (phi              ) [ 0000000000000100000000000000000000000000000000000000000000000000000]
add51_7_lcssa27                                         (phi              ) [ 0011111111111110001111111111111111111111111111111111111111000000000]
zext_ln53_1                                             (zext             ) [ 0000000000000011111111111111111111111111111111111111110000000000000]
zext_ln53_2                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53                                               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln53                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln53                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln53                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln53                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln57                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61                                               (zext             ) [ 0000000000000011111111111111111111111111111111111111110000000000000]
br_ln61                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln52                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
nin_1                                                   (phi              ) [ 0000000000000011110000000000000000000000000000000000000000000000000]
add51_725                                               (phi              ) [ 0011111111111111111111111100000000000000000000000000001111000000000]
zext_ln63_1                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63                                                (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_2                                             (zext             ) [ 0000000000000001100000000000000000000000000000000000000000000000000]
trunc_ln61                                              (trunc            ) [ 0000000000000001111111111111111111111110000000000000000000000000000]
tmp_11                                                  (bitselect        ) [ 0000000000000001110000000000000000000000000000000000000000000000000]
mul_ln63_1                                              (mul              ) [ 0000000000000000010000000000000000000000000000000000000000000000000]
zext_ln63                                               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_1                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_3                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_3                                  (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000000000000]
tmp_9                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_4                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_2                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_11_cast                                             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_5                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_13_cast                                             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl2                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_3                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_4                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_6                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr                                      (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000000000000]
br_ln61                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln61                                                (add              ) [ 0011111111111110001111111111111111111111111111111111111111000000000]
br_ln53                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
conv3_weights_load                                      (load             ) [ 0000000000000000000100000000000000000000000000000000000000000000000]
input_fm_buffer_load                                    (load             ) [ 0000000000000000000111000000000000000000000000000000000000000000000]
or_ln61                                                 (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_7                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_2                                              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_5                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_8                                             (zext             ) [ 0000000000000000000110000000000000000000000000000000000000000000000]
shl_ln63                                                (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln63                                                 (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_10                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_7                                              (add              ) [ 0000000000000000000111000000000000000000000000000000000000000000000]
bitcast_ln63                                            (bitcast          ) [ 0000000000000000000011000000000000000000000000000000000000000000000]
mul_ln63_3                                              (mul              ) [ 0000000000000000000001000000000000000000000000000000000000000000000]
mul                                                     (fmul             ) [ 0000000000000000000000111100000000000000000000000000000000000000000]
add_ln63_6                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_9                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_4                                  (getelementptr    ) [ 0000000000000000000000100000000000000000000000000000000000000000000]
zext_ln63_11                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_8                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_9                                              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_12                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_1                                    (getelementptr    ) [ 0000000000000000000000100000000000000000000000000000000000000000000]
conv3_weights_load_1                                    (load             ) [ 0000000000000000000000010000000000000000000000000000000000000000000]
input_fm_buffer_load_1                                  (load             ) [ 0000000000000000000000011100000000000000000000000000000000000000000]
or_ln61_1                                               (or               ) [ 0000000000000000000000011100000000000000000000000000000000000000000]
zext_ln63_14                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_4                                              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_10                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_15                                            (zext             ) [ 0000000000000000000000011000000000000000000000000000000000000000000]
bitcast_ln63_1                                          (bitcast          ) [ 0000000000000000000000001100000000000000000000000000000000000000000]
mul_ln63_5                                              (mul              ) [ 0000000000000000000000000100000000000000000000000000000000000000000]
add1                                                    (fadd             ) [ 0000000000000000000000000011110000000000000000000000000000000000000]
mul44_1                                                 (fmul             ) [ 0000000000000000000000000011110000000000000000000000000000000000000]
zext_ln63_13                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_11                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_16                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_5                                  (getelementptr    ) [ 0000000000000000000000000010000000000000000000000000000000000000000]
tmp_14                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_17                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_12                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_13                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_18                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl3                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_14                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_15                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_19                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_2                                    (getelementptr    ) [ 0000000000000000000000000010000000000000000000000000000000000000000]
conv3_weights_load_2                                    (load             ) [ 0000000000000000000000000001000000000000000000000000000000000000000]
input_fm_buffer_load_2                                  (load             ) [ 0000000000000000000000000001110000000000000000000000000000000000000]
or_ln61_2                                               (or               ) [ 0000000000000000000000000001110000000000000000000000000000000000000]
zext_ln63_21                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_6                                              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_16                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_22                                            (zext             ) [ 0000000000000000000000000001100000000000000000000000000000000000000]
bitcast_ln63_2                                          (bitcast          ) [ 0000000000000000000000000000110000000000000000000000000000000000000]
mul_ln63_7                                              (mul              ) [ 0000000000000000000000000000010000000000000000000000000000000000000]
add51_1                                                 (fadd             ) [ 0000000000000000000000000000001111000000000000000000000000000000000]
mul44_2                                                 (fmul             ) [ 0000000000000000000000000000001111000000000000000000000000000000000]
zext_ln63_20                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_17                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_23                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_6                                  (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000000000000]
tmp_15                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_24                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_18                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_19                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_25                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl5                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_20                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_21                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_26                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_3                                    (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000000000000]
conv3_weights_load_3                                    (load             ) [ 0000000000000000000000000000000100000000000000000000000000000000000]
input_fm_buffer_load_3                                  (load             ) [ 0000000000000000000000000000000111000000000000000000000000000000000]
or_ln61_3                                               (or               ) [ 0000000000000000000000000000000111000000000000000000000000000000000]
zext_ln63_28                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_8                                              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_22                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_29                                            (zext             ) [ 0000000000000000000000000000000110000000000000000000000000000000000]
bitcast_ln63_3                                          (bitcast          ) [ 0000000000000000000000000000000011000000000000000000000000000000000]
mul_ln63_9                                              (mul              ) [ 0000000000000000000000000000000001000000000000000000000000000000000]
add51_2                                                 (fadd             ) [ 0000000000000000000000000000000000111100000000000000000000000000000]
mul44_3                                                 (fmul             ) [ 0000000000000000000000000000000000111100000000000000000000000000000]
zext_ln63_27                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_23                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_30                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_7                                  (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000000000]
tmp_16                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_31                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_24                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_25                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_32                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl7                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_26                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_27                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_33                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_4                                    (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000000000]
conv3_weights_load_4                                    (load             ) [ 0000000000000000000000000000000000010000000000000000000000000000000]
input_fm_buffer_load_4                                  (load             ) [ 0000000000000000000000000000000000011100000000000000000000000000000]
or_ln61_4                                               (or               ) [ 0000000000000000000000000000000000011100000000000000000000000000000]
zext_ln63_35                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_10                                             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_28                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_36                                            (zext             ) [ 0000000000000000000000000000000000011000000000000000000000000000000]
bitcast_ln63_4                                          (bitcast          ) [ 0000000000000000000000000000000000001100000000000000000000000000000]
mul_ln63_11                                             (mul              ) [ 0000000000000000000000000000000000000100000000000000000000000000000]
add51_3                                                 (fadd             ) [ 0000000000000000000000000000000000000011110000000000000000000000000]
mul44_4                                                 (fmul             ) [ 0000000000000000000000000000000000000011110000000000000000000000000]
zext_ln63_34                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_29                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_37                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_8                                  (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000000000000000]
tmp_17                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_38                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_30                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_31                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_39                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl8                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_32                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_33                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_40                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_5                                    (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000000000000000]
conv3_weights_load_5                                    (load             ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
input_fm_buffer_load_5                                  (load             ) [ 0000000000000000000000000000000000000001110000000000000000000000000]
or_ln61_5                                               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_41                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_42                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_12                                             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_34                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_43                                            (zext             ) [ 0000000000000000000000000000000000000001100000000000000000000000000]
tmp_18                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_45                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_36                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_37                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_46                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl6                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_38                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_39                                             (add              ) [ 0000000000000000000000000000000000000001110000000000000000000000000]
or_ln61_6                                               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_48                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_49                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63_14                                             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_40                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_50                                            (zext             ) [ 0000000000000000000000000000000000000001100000000000000000000000000]
tmp_19                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_52                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_42                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_43                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_53                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl4                                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_44                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_45                                             (add              ) [ 0000000000000000000000000000000000000001111111000000000000000000000]
bitcast_ln63_5                                          (bitcast          ) [ 0000000000000000000000000000000000000000110000000000000000000000000]
mul_ln63_13                                             (mul              ) [ 0000000000000000000000000000000000000000010000000000000000000000000]
mul_ln63_15                                             (mul              ) [ 0000000000000000000000000000000000000000010000000000000000000000000]
add51_4                                                 (fadd             ) [ 0000000000000000000000000000000000000000001111000000000000000000000]
mul44_5                                                 (fmul             ) [ 0000000000000000000000000000000000000000001111000000000000000000000]
add_ln63_35                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63_44                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_9                                  (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
zext_ln63_47                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_6                                    (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
add_ln63_41                                             (add              ) [ 0000000000000000000000000000000000000000001111000000000000000000000]
conv3_weights_load_6                                    (load             ) [ 0000000000000000000000000000000000000000000100000000000000000000000]
input_fm_buffer_load_6                                  (load             ) [ 0000000000000000000000000000000000000000000111000000000000000000000]
bitcast_ln63_6                                          (bitcast          ) [ 0000000000000000000000000000000000000000000011000000000000000000000]
add51_5                                                 (fadd             ) [ 0000000000000000000000000000000000000000000000111100000000000000000]
mul44_6                                                 (fmul             ) [ 0000000000000000000000000000000000000000000000111100000000000000000]
zext_ln63_51                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_10                                 (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000]
zext_ln63_54                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
conv3_weights_addr_7                                    (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000]
conv3_weights_load_7                                    (load             ) [ 0000000000000000000000000000000000000000000000010000000000000000000]
input_fm_buffer_load_7                                  (load             ) [ 0000000000000000000000000000000000000000000000011100000000000000000]
bitcast_ln63_7                                          (bitcast          ) [ 0000000000000000000000000000000000000000000000001100000000000000000]
add51_6                                                 (fadd             ) [ 0000000000000000000000000000000000000000000000000011110000000000000]
mul44_7                                                 (fmul             ) [ 0000000000000000000000000000000000000000000000000011110000000000000]
speclooptripcount_ln61                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln61                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add51_7                                                 (fadd             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln61                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
ty_1                                                    (phi              ) [ 0000000000000000000000000000000000000000000000000000001000000000000]
phi_mul22                                               (phi              ) [ 0000000000000000000000000000000000000000000000000000001110000000000]
add_ln129_1                                             (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
zext_ln129                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129                                              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln129                                               (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln129                                                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln129                                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln129                                      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_74                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln132                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln132                                               (sub              ) [ 0000000000000000000000000000000000000000000000000000000110000000000]
br_ln130                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln0                                                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
tx_1                                                    (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000000]
zext_ln132_1                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln132_1                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln132_2                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_2                               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000010000000000]
zext_ln130                                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln130                                              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
add_ln130                                               (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln130                                                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln132                                               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln132_3                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln132_2                                             (add              ) [ 0000000000000000000000000000000000000000000000000000000010000000000]
br_ln129                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
speclooptripcount_ln130                                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln130                                      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load_1                               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln132_4                                            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_addr_1                                     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln132                                           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln132                                             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln130                                                (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
empty_75                                                (phi              ) [ 0000000000000000000000000000000000000000000000000000000001000000000]
exitcond8314                                            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
empty_76                                                (add              ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln0                                                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast45                                                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr                                 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                                               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
br_ln32                                                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
yr_1                                                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln83                                               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                                                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln83                                                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000011111111]
icmp_ln80                                               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111111]
add_ln80                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000011111111]
br_ln80                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln80                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln81                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111]
ret_ln89                                                (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
xr                                                      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000010000000]
zext_ln83_1                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln83                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_2                                             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_addr                                       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000001111111]
icmp_ln81                                               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111111]
add_ln81                                                (add              ) [ 0000000000000000000000000000000000000000000000000000000000111111111]
br_ln81                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln80                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_load                                       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000100000]
bitcast_ln83                                            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000011100]
add                                                     (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000011]
speclooptripcount_ln81                                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln81                                       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln83_1                                          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln84                                              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln84                                               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln84_1                                             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln84                                                 (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                                   (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
and_ln84                                                (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln84                                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln83                                              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln81                                                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="phi_mul26_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul26/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tj_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="yr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv3_biases_0_0_val_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_fm_buffer_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="18" slack="0"/>
<pin id="246" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln116/8 input_fm_buffer_load/17 input_fm_buffer_load_1/21 input_fm_buffer_load_2/25 input_fm_buffer_load_3/29 input_fm_buffer_load_4/33 input_fm_buffer_load_5/37 input_fm_buffer_load_6/41 input_fm_buffer_load_7/45 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_fm_buffer_addr_2_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="18" slack="0"/>
<pin id="260" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="18" slack="0"/>
<pin id="267" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="18" slack="0"/>
<pin id="274" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="18" slack="0"/>
<pin id="281" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="18" slack="0"/>
<pin id="288" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="18" slack="0"/>
<pin id="295" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="18" slack="0"/>
<pin id="302" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="18" slack="0"/>
<pin id="309" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="18" slack="0"/>
<pin id="316" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="18" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="18" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="18" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="output_fm_buffer_0_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="13" slack="0"/>
<pin id="371" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_1/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/10 store_ln63/12 output_fm_buffer_0_load_1/55 store_ln0/57 "/>
</bind>
</comp>

<comp id="380" class="1004" name="input_fm_buffer_addr_3_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="18" slack="0"/>
<pin id="384" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_3/17 "/>
</bind>
</comp>

<comp id="387" class="1004" name="conv3_weights_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/17 conv3_weights_load_1/21 conv3_weights_load_2/25 conv3_weights_load_3/29 conv3_weights_load_4/33 conv3_weights_load_5/37 conv3_weights_load_6/41 conv3_weights_load_7/45 "/>
</bind>
</comp>

<comp id="401" class="1004" name="input_fm_buffer_addr_4_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="18" slack="0"/>
<pin id="405" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_4/21 "/>
</bind>
</comp>

<comp id="408" class="1004" name="conv3_weights_addr_1_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="10" slack="0"/>
<pin id="412" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_1/21 "/>
</bind>
</comp>

<comp id="417" class="1004" name="input_fm_buffer_addr_5_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="18" slack="0"/>
<pin id="421" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_5/25 "/>
</bind>
</comp>

<comp id="424" class="1004" name="conv3_weights_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_2/25 "/>
</bind>
</comp>

<comp id="433" class="1004" name="input_fm_buffer_addr_6_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="18" slack="0"/>
<pin id="437" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_6/29 "/>
</bind>
</comp>

<comp id="440" class="1004" name="conv3_weights_addr_3_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_3/29 "/>
</bind>
</comp>

<comp id="449" class="1004" name="input_fm_buffer_addr_7_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="18" slack="0"/>
<pin id="453" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_7/33 "/>
</bind>
</comp>

<comp id="456" class="1004" name="conv3_weights_addr_4_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="10" slack="0"/>
<pin id="460" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_4/33 "/>
</bind>
</comp>

<comp id="465" class="1004" name="input_fm_buffer_addr_8_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="18" slack="0"/>
<pin id="469" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_8/37 "/>
</bind>
</comp>

<comp id="472" class="1004" name="conv3_weights_addr_5_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_5/37 "/>
</bind>
</comp>

<comp id="481" class="1004" name="input_fm_buffer_addr_9_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="18" slack="0"/>
<pin id="485" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_9/41 "/>
</bind>
</comp>

<comp id="488" class="1004" name="conv3_weights_addr_6_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="10" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_6/41 "/>
</bind>
</comp>

<comp id="497" class="1004" name="input_fm_buffer_addr_10_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="18" slack="0"/>
<pin id="501" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_10/45 "/>
</bind>
</comp>

<comp id="504" class="1004" name="conv3_weights_addr_7_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="10" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_7/45 "/>
</bind>
</comp>

<comp id="513" class="1004" name="output_fm_buffer_0_addr_2_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="13" slack="0"/>
<pin id="517" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_2/55 "/>
</bind>
</comp>

<comp id="521" class="1004" name="output_ftmap_addr_1_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="0"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr_1/56 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln132/56 output_ftmap_load/59 store_ln83/66 "/>
</bind>
</comp>

<comp id="534" class="1004" name="output_fm_buffer_0_addr_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="13" slack="0"/>
<pin id="538" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/57 "/>
</bind>
</comp>

<comp id="543" class="1004" name="output_ftmap_addr_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="16" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/59 "/>
</bind>
</comp>

<comp id="551" class="1005" name="ti_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="1"/>
<pin id="553" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="ti_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="1" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="phi_mul24_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul24 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="phi_mul24_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="1" slack="1"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul24/3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="empty_69_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="18" slack="1"/>
<pin id="576" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_69 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="empty_69_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="18" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_69/4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="nin_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="1"/>
<pin id="587" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nin (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="nin_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="1" slack="1"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin/5 "/>
</bind>
</comp>

<comp id="596" class="1005" name="phi_mul_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="1"/>
<pin id="598" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="phi_mul_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="1" slack="1"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="608" class="1005" name="by_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="1"/>
<pin id="610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="by_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="1" slack="1"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="bx_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="1"/>
<pin id="621" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="623" class="1004" name="bx_phi_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="1" slack="1"/>
<pin id="627" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/7 "/>
</bind>
</comp>

<comp id="630" class="1005" name="ty_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="1"/>
<pin id="632" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="ty_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="1" slack="1"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/9 "/>
</bind>
</comp>

<comp id="642" class="1005" name="phi_mul20_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="1"/>
<pin id="644" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul20 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="phi_mul20_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="13" slack="0"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="1" slack="1"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul20/9 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tx_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="1"/>
<pin id="656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="tx_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="1" slack="1"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/10 "/>
</bind>
</comp>

<comp id="666" class="1005" name="ky_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="1"/>
<pin id="668" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="670" class="1004" name="ky_phi_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="1" slack="1"/>
<pin id="674" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/12 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add51_7_lcssa_lcssa28_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_7_lcssa_lcssa28 (phireg) "/>
</bind>
</comp>

<comp id="681" class="1004" name="add51_7_lcssa_lcssa28_phi_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="2" bw="32" slack="1"/>
<pin id="685" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_7_lcssa_lcssa28/12 "/>
</bind>
</comp>

<comp id="689" class="1005" name="kx_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="1"/>
<pin id="691" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="693" class="1004" name="kx_phi_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="2" bw="1" slack="1"/>
<pin id="697" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/13 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add51_7_lcssa27_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_7_lcssa27 (phireg) "/>
</bind>
</comp>

<comp id="704" class="1004" name="add51_7_lcssa27_phi_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="32" slack="1"/>
<pin id="708" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_7_lcssa27/13 "/>
</bind>
</comp>

<comp id="712" class="1005" name="nin_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="1"/>
<pin id="714" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nin_1 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="nin_1_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="1" slack="1"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin_1/14 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add51_725_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_725 (phireg) "/>
</bind>
</comp>

<comp id="728" class="1004" name="add51_725_phi_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="731" dir="0" index="2" bw="32" slack="1"/>
<pin id="732" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="733" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_725/14 "/>
</bind>
</comp>

<comp id="736" class="1005" name="ty_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="1"/>
<pin id="738" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ty_1 (phireg) "/>
</bind>
</comp>

<comp id="740" class="1004" name="ty_1_phi_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="0"/>
<pin id="742" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="2" bw="1" slack="1"/>
<pin id="744" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_1/54 "/>
</bind>
</comp>

<comp id="747" class="1005" name="phi_mul22_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="13" slack="1"/>
<pin id="749" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul22 (phireg) "/>
</bind>
</comp>

<comp id="751" class="1004" name="phi_mul22_phi_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="13" slack="0"/>
<pin id="753" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="1" slack="1"/>
<pin id="755" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul22/54 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tx_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="1"/>
<pin id="761" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tx_1 (phireg) "/>
</bind>
</comp>

<comp id="763" class="1004" name="tx_1_phi_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="766" dir="0" index="2" bw="1" slack="1"/>
<pin id="767" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="768" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_1/55 "/>
</bind>
</comp>

<comp id="770" class="1005" name="empty_75_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="13" slack="1"/>
<pin id="772" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_75 (phireg) "/>
</bind>
</comp>

<comp id="774" class="1004" name="empty_75_phi_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="0"/>
<pin id="776" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="2" bw="1" slack="1"/>
<pin id="778" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="779" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_75/57 "/>
</bind>
</comp>

<comp id="781" class="1005" name="xr_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xr (phireg) "/>
</bind>
</comp>

<comp id="785" class="1004" name="xr_phi_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="2" bw="8" slack="0"/>
<pin id="789" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="790" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xr/59 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="1"/>
<pin id="795" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/22 add51_1/26 add51_2/30 add51_3/34 add51_4/38 add51_5/42 add51_6/46 add51_7/50 add/61 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="1"/>
<pin id="800" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/19 mul44_1/23 mul44_2/27 mul44_3/31 mul44_4/35 mul44_5/39 mul44_6/43 mul44_7/47 "/>
</bind>
</comp>

<comp id="801" class="1004" name="grp_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/65 "/>
</bind>
</comp>

<comp id="806" class="1005" name="reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_load conv3_weights_load_1 conv3_weights_load_2 conv3_weights_load_3 conv3_weights_load_4 conv3_weights_load_5 conv3_weights_load_6 conv3_weights_load_7 "/>
</bind>
</comp>

<comp id="810" class="1005" name="reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load input_fm_buffer_load_1 input_fm_buffer_load_2 input_fm_buffer_load_3 input_fm_buffer_load_4 input_fm_buffer_load_5 input_fm_buffer_load_6 input_fm_buffer_load_7 "/>
</bind>
</comp>

<comp id="815" class="1005" name="reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul44_1 mul44_2 mul44_3 mul44_4 mul44_5 mul44_6 mul44_7 "/>
</bind>
</comp>

<comp id="820" class="1005" name="reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add51_1 add51_2 add51_3 add51_4 add51_5 add51_6 add "/>
</bind>
</comp>

<comp id="826" class="1004" name="store_ln31_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="2" slack="0"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="store_ln31_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="phi_mul26_load_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul26_load/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tj_1_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="1"/>
<pin id="841" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln31_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln31_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln31_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="2" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln31_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="empty_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="2" slack="0"/>
<pin id="867" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="p_cast3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln83_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/2 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln32_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln32_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln32_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="0"/>
<pin id="891" dir="0" index="1" bw="2" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln32_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln31_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="1"/>
<pin id="903" dir="0" index="1" bw="2" slack="2"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="store_ln31_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="0" index="1" bw="8" slack="2"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="exitcond393_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="18" slack="0"/>
<pin id="911" dir="0" index="1" bw="18" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond393/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="empty_70_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="18" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="p_cast38_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="18" slack="0"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast38/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln112_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="1"/>
<pin id="928" dir="0" index="1" bw="2" slack="0"/>
<pin id="929" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln112_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="9" slack="0"/>
<pin id="933" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln107_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln107_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="0"/>
<pin id="943" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="icmp_ln107_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="0" index="1" bw="6" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln107_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln116_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="0"/>
<pin id="959" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_6_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="0" index="1" bw="2" slack="0"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln116_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="0"/>
<pin id="971" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sub_ln116_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="0"/>
<pin id="975" dir="0" index="1" bw="2" slack="0"/>
<pin id="976" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln107_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="0"/>
<pin id="981" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="0"/>
<pin id="985" dir="0" index="1" bw="6" slack="0"/>
<pin id="986" dir="0" index="2" bw="3" slack="0"/>
<pin id="987" dir="0" index="3" bw="4" slack="0"/>
<pin id="988" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln116_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="0"/>
<pin id="995" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln116_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="1"/>
<pin id="999" dir="0" index="1" bw="7" slack="0"/>
<pin id="1000" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln108_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/6 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="mul_ln108_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="12" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="0"/>
<pin id="1010" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln108_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_1/6 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln108_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="0" index="1" bw="7" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln108_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="7" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="empty_71_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="4"/>
<pin id="1031" dir="0" index="1" bw="7" slack="0"/>
<pin id="1032" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="10" slack="0"/>
<pin id="1037" dir="0" index="2" bw="5" slack="0"/>
<pin id="1038" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln41_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="0"/>
<pin id="1044" dir="0" index="1" bw="10" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_5_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="10" slack="0"/>
<pin id="1051" dir="0" index="2" bw="5" slack="0"/>
<pin id="1052" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln40_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="10" slack="0"/>
<pin id="1059" dir="0" index="2" bw="10" slack="0"/>
<pin id="1060" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/6 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="or_ln40_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="yClamped_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="10" slack="0"/>
<pin id="1073" dir="0" index="2" bw="10" slack="0"/>
<pin id="1074" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln116_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="0"/>
<pin id="1080" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add_ln116_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="1"/>
<pin id="1084" dir="0" index="1" bw="10" slack="0"/>
<pin id="1085" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln116_1_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="12" slack="0"/>
<pin id="1089" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="trunc_ln116_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="12" slack="0"/>
<pin id="1093" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_shl1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="18" slack="0"/>
<pin id="1097" dir="0" index="1" bw="10" slack="0"/>
<pin id="1098" dir="0" index="2" bw="1" slack="0"/>
<pin id="1099" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sub_ln116_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="18" slack="0"/>
<pin id="1105" dir="0" index="1" bw="12" slack="0"/>
<pin id="1106" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_1/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln116_3_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="7" slack="0"/>
<pin id="1111" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="add_ln116_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="18" slack="1"/>
<pin id="1115" dir="0" index="1" bw="7" slack="0"/>
<pin id="1116" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/7 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="zext_ln116_4_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="18" slack="0"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_4/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln109_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="7" slack="0"/>
<pin id="1125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="icmp_ln109_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="7" slack="0"/>
<pin id="1129" dir="0" index="1" bw="7" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/7 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln109_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="add_ln112_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="9" slack="3"/>
<pin id="1141" dir="0" index="1" bw="7" slack="0"/>
<pin id="1142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_7_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="10" slack="0"/>
<pin id="1147" dir="0" index="2" bw="5" slack="0"/>
<pin id="1148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="icmp_ln41_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="0"/>
<pin id="1154" dir="0" index="1" bw="10" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/7 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_10_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="10" slack="0"/>
<pin id="1161" dir="0" index="2" bw="5" slack="0"/>
<pin id="1162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="select_ln40_2_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="10" slack="0"/>
<pin id="1169" dir="0" index="2" bw="10" slack="0"/>
<pin id="1170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/7 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="or_ln40_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="xClamped_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="10" slack="0"/>
<pin id="1183" dir="0" index="2" bw="10" slack="0"/>
<pin id="1184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xClamped/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln116_2_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_2/7 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln116_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="18" slack="1"/>
<pin id="1194" dir="0" index="1" bw="10" slack="0"/>
<pin id="1195" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln116_5_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="18" slack="0"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_5/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="0" index="2" bw="32" slack="0"/>
<pin id="1213" dir="0" index="3" bw="32" slack="0"/>
<pin id="1214" dir="0" index="4" bw="32" slack="0"/>
<pin id="1215" dir="0" index="5" bw="32" slack="0"/>
<pin id="1216" dir="0" index="6" bw="32" slack="0"/>
<pin id="1217" dir="0" index="7" bw="32" slack="0"/>
<pin id="1218" dir="0" index="8" bw="32" slack="0"/>
<pin id="1219" dir="0" index="9" bw="3" slack="3"/>
<pin id="1220" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln48_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="13" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln48_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="7" slack="0"/>
<pin id="1239" dir="0" index="1" bw="7" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/9 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="add_ln48_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="7" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/9 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tx_cast_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="7" slack="0"/>
<pin id="1251" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/10 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="empty_72_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="13" slack="1"/>
<pin id="1255" dir="0" index="1" bw="7" slack="0"/>
<pin id="1256" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="p_cast41_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="13" slack="0"/>
<pin id="1261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast41/10 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="icmp_ln49_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="7" slack="0"/>
<pin id="1266" dir="0" index="1" bw="7" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/10 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="add_ln49_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="7" slack="0"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/10 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="zext_ln52_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="3" slack="0"/>
<pin id="1278" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/12 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln52_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="3" slack="0"/>
<pin id="1282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/12 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="icmp_ln52_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="3" slack="0"/>
<pin id="1286" dir="0" index="1" bw="3" slack="0"/>
<pin id="1287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/12 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="add_ln52_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="3" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/12 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="empty_73_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="3" slack="0"/>
<pin id="1298" dir="0" index="1" bw="7" slack="3"/>
<pin id="1299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_73/12 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="zext_ln53_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="7" slack="0"/>
<pin id="1304" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/12 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="zext_ln53_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="3" slack="0"/>
<pin id="1308" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/13 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="zext_ln53_2_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="3" slack="0"/>
<pin id="1312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/13 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="icmp_ln53_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="0"/>
<pin id="1316" dir="0" index="1" bw="3" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/13 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="add_ln53_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="3" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln57_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="3" slack="0"/>
<pin id="1328" dir="0" index="1" bw="7" slack="3"/>
<pin id="1329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/13 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln61_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="7" slack="0"/>
<pin id="1334" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/13 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="zext_ln63_1_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="6" slack="0"/>
<pin id="1338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/14 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="mul_ln63_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="6" slack="0"/>
<pin id="1342" dir="0" index="1" bw="8" slack="0"/>
<pin id="1343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/14 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="trunc_ln61_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="6" slack="0"/>
<pin id="1348" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/14 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="tmp_11_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="6" slack="0"/>
<pin id="1353" dir="0" index="2" bw="4" slack="0"/>
<pin id="1354" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="zext_ln63_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="6" slack="3"/>
<pin id="1360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/17 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="zext_ln63_3_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="18" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/17 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_9_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="0"/>
<pin id="1368" dir="0" index="1" bw="6" slack="3"/>
<pin id="1369" dir="0" index="2" bw="1" slack="0"/>
<pin id="1370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="zext_ln63_4_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="0"/>
<pin id="1376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_4/17 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="add_ln63_2_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="0"/>
<pin id="1380" dir="0" index="1" bw="6" slack="0"/>
<pin id="1381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/17 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_11_cast_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="6" slack="0"/>
<pin id="1386" dir="0" index="1" bw="9" slack="0"/>
<pin id="1387" dir="0" index="2" bw="3" slack="0"/>
<pin id="1388" dir="0" index="3" bw="5" slack="0"/>
<pin id="1389" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_cast/17 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_s_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="9" slack="0"/>
<pin id="1396" dir="0" index="1" bw="6" slack="0"/>
<pin id="1397" dir="0" index="2" bw="3" slack="5"/>
<pin id="1398" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln63_5_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="0"/>
<pin id="1404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_5/17 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_13_cast_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="5" slack="0"/>
<pin id="1408" dir="0" index="1" bw="9" slack="0"/>
<pin id="1409" dir="0" index="2" bw="3" slack="0"/>
<pin id="1410" dir="0" index="3" bw="4" slack="0"/>
<pin id="1411" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_cast/17 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="p_shl2_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="0"/>
<pin id="1418" dir="0" index="1" bw="5" slack="0"/>
<pin id="1419" dir="0" index="2" bw="3" slack="5"/>
<pin id="1420" dir="0" index="3" bw="1" slack="0"/>
<pin id="1421" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/17 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="add_ln63_3_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="10" slack="0"/>
<pin id="1428" dir="0" index="1" bw="9" slack="0"/>
<pin id="1429" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/17 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="add_ln63_4_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="10" slack="0"/>
<pin id="1434" dir="0" index="1" bw="3" slack="4"/>
<pin id="1435" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_4/17 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="zext_ln63_6_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="10" slack="0"/>
<pin id="1439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_6/17 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="add_ln61_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="6" slack="3"/>
<pin id="1444" dir="0" index="1" bw="5" slack="0"/>
<pin id="1445" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/17 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="or_ln61_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="5" slack="4"/>
<pin id="1450" dir="0" index="1" bw="5" slack="0"/>
<pin id="1451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/18 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln63_7_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="5" slack="0"/>
<pin id="1455" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_7/18 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="mul_ln63_2_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="5" slack="0"/>
<pin id="1459" dir="0" index="1" bw="8" slack="0"/>
<pin id="1460" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_2/18 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="shl_ln63_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="5" slack="0"/>
<pin id="1465" dir="0" index="1" bw="3" slack="0"/>
<pin id="1466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63/18 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="or_ln63_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="5" slack="0"/>
<pin id="1471" dir="0" index="1" bw="5" slack="0"/>
<pin id="1472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/18 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="tmp_12_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="2" slack="0"/>
<pin id="1477" dir="0" index="1" bw="5" slack="0"/>
<pin id="1478" dir="0" index="2" bw="3" slack="0"/>
<pin id="1479" dir="0" index="3" bw="4" slack="0"/>
<pin id="1480" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="tmp_13_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="7" slack="0"/>
<pin id="1487" dir="0" index="1" bw="2" slack="0"/>
<pin id="1488" dir="0" index="2" bw="5" slack="0"/>
<pin id="1489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="zext_ln63_10_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="7" slack="0"/>
<pin id="1495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_10/18 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="add_ln63_7_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="7" slack="0"/>
<pin id="1499" dir="0" index="1" bw="3" slack="6"/>
<pin id="1500" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_7/18 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="bitcast_ln63_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/19 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="zext_ln63_9_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="18" slack="0"/>
<pin id="1509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_9/21 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="zext_ln63_11_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="3"/>
<pin id="1513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_11/21 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="p_shl_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="10" slack="0"/>
<pin id="1516" dir="0" index="1" bw="8" slack="3"/>
<pin id="1517" dir="0" index="2" bw="1" slack="0"/>
<pin id="1518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/21 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="add_ln63_8_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="10" slack="0"/>
<pin id="1523" dir="0" index="1" bw="8" slack="0"/>
<pin id="1524" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_8/21 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="add_ln63_9_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="10" slack="0"/>
<pin id="1529" dir="0" index="1" bw="3" slack="8"/>
<pin id="1530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_9/21 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="zext_ln63_12_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="10" slack="0"/>
<pin id="1534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_12/21 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="or_ln61_1_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="5" slack="8"/>
<pin id="1539" dir="0" index="1" bw="5" slack="0"/>
<pin id="1540" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/22 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="zext_ln63_14_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="5" slack="0"/>
<pin id="1544" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_14/22 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="mul_ln63_4_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="5" slack="0"/>
<pin id="1548" dir="0" index="1" bw="8" slack="0"/>
<pin id="1549" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_4/22 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="bitcast_ln63_1_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_1/23 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="zext_ln63_13_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="5" slack="3"/>
<pin id="1559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_13/25 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="zext_ln63_16_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="18" slack="0"/>
<pin id="1562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_16/25 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="tmp_14_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="7" slack="0"/>
<pin id="1566" dir="0" index="1" bw="5" slack="3"/>
<pin id="1567" dir="0" index="2" bw="1" slack="0"/>
<pin id="1568" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/25 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="zext_ln63_17_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="7" slack="0"/>
<pin id="1573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_17/25 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="add_ln63_12_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="7" slack="0"/>
<pin id="1577" dir="0" index="1" bw="5" slack="0"/>
<pin id="1578" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_12/25 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="add_ln63_13_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="8" slack="0"/>
<pin id="1583" dir="0" index="1" bw="3" slack="13"/>
<pin id="1584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_13/25 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="zext_ln63_18_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="8" slack="0"/>
<pin id="1588" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_18/25 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="p_shl3_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="10" slack="0"/>
<pin id="1592" dir="0" index="1" bw="8" slack="0"/>
<pin id="1593" dir="0" index="2" bw="1" slack="0"/>
<pin id="1594" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/25 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="add_ln63_14_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="10" slack="0"/>
<pin id="1600" dir="0" index="1" bw="8" slack="0"/>
<pin id="1601" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_14/25 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="add_ln63_15_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="10" slack="0"/>
<pin id="1606" dir="0" index="1" bw="3" slack="12"/>
<pin id="1607" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_15/25 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="zext_ln63_19_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="10" slack="0"/>
<pin id="1611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_19/25 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="or_ln61_2_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="5" slack="12"/>
<pin id="1616" dir="0" index="1" bw="5" slack="0"/>
<pin id="1617" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_2/26 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="zext_ln63_21_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="5" slack="0"/>
<pin id="1621" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_21/26 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="mul_ln63_6_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="5" slack="0"/>
<pin id="1625" dir="0" index="1" bw="8" slack="0"/>
<pin id="1626" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_6/26 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="bitcast_ln63_2_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="1"/>
<pin id="1631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_2/27 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="zext_ln63_20_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="5" slack="3"/>
<pin id="1636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_20/29 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="zext_ln63_23_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="18" slack="0"/>
<pin id="1639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_23/29 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="tmp_15_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="7" slack="0"/>
<pin id="1643" dir="0" index="1" bw="5" slack="3"/>
<pin id="1644" dir="0" index="2" bw="1" slack="0"/>
<pin id="1645" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/29 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="zext_ln63_24_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="7" slack="0"/>
<pin id="1650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_24/29 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="add_ln63_18_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="7" slack="0"/>
<pin id="1654" dir="0" index="1" bw="5" slack="0"/>
<pin id="1655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_18/29 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="add_ln63_19_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="8" slack="0"/>
<pin id="1660" dir="0" index="1" bw="3" slack="17"/>
<pin id="1661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_19/29 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="zext_ln63_25_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="8" slack="0"/>
<pin id="1665" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_25/29 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="p_shl5_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="10" slack="0"/>
<pin id="1669" dir="0" index="1" bw="8" slack="0"/>
<pin id="1670" dir="0" index="2" bw="1" slack="0"/>
<pin id="1671" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/29 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="add_ln63_20_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="10" slack="0"/>
<pin id="1677" dir="0" index="1" bw="8" slack="0"/>
<pin id="1678" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_20/29 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="add_ln63_21_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="10" slack="0"/>
<pin id="1683" dir="0" index="1" bw="3" slack="16"/>
<pin id="1684" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_21/29 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="zext_ln63_26_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="10" slack="0"/>
<pin id="1688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_26/29 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="or_ln61_3_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="5" slack="16"/>
<pin id="1693" dir="0" index="1" bw="5" slack="0"/>
<pin id="1694" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_3/30 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="zext_ln63_28_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="5" slack="0"/>
<pin id="1698" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_28/30 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="mul_ln63_8_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="5" slack="0"/>
<pin id="1702" dir="0" index="1" bw="8" slack="0"/>
<pin id="1703" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_8/30 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="bitcast_ln63_3_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_3/31 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="zext_ln63_27_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="5" slack="3"/>
<pin id="1713" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_27/33 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="zext_ln63_30_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="18" slack="0"/>
<pin id="1716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_30/33 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="tmp_16_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="7" slack="0"/>
<pin id="1720" dir="0" index="1" bw="5" slack="3"/>
<pin id="1721" dir="0" index="2" bw="1" slack="0"/>
<pin id="1722" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/33 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="zext_ln63_31_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="7" slack="0"/>
<pin id="1727" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_31/33 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="add_ln63_24_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="7" slack="0"/>
<pin id="1731" dir="0" index="1" bw="5" slack="0"/>
<pin id="1732" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_24/33 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="add_ln63_25_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="8" slack="0"/>
<pin id="1737" dir="0" index="1" bw="3" slack="21"/>
<pin id="1738" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_25/33 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="zext_ln63_32_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="8" slack="0"/>
<pin id="1742" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_32/33 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="p_shl7_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="10" slack="0"/>
<pin id="1746" dir="0" index="1" bw="8" slack="0"/>
<pin id="1747" dir="0" index="2" bw="1" slack="0"/>
<pin id="1748" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/33 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="add_ln63_26_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="10" slack="0"/>
<pin id="1754" dir="0" index="1" bw="8" slack="0"/>
<pin id="1755" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_26/33 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="add_ln63_27_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="10" slack="0"/>
<pin id="1760" dir="0" index="1" bw="3" slack="20"/>
<pin id="1761" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_27/33 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="zext_ln63_33_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="10" slack="0"/>
<pin id="1765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_33/33 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="or_ln61_4_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="5" slack="20"/>
<pin id="1770" dir="0" index="1" bw="5" slack="0"/>
<pin id="1771" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_4/34 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="zext_ln63_35_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="5" slack="0"/>
<pin id="1775" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_35/34 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="mul_ln63_10_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="5" slack="0"/>
<pin id="1779" dir="0" index="1" bw="8" slack="0"/>
<pin id="1780" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_10/34 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="bitcast_ln63_4_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_4/35 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="zext_ln63_34_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="5" slack="3"/>
<pin id="1790" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_34/37 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="zext_ln63_37_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="18" slack="0"/>
<pin id="1793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_37/37 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="tmp_17_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="7" slack="0"/>
<pin id="1797" dir="0" index="1" bw="5" slack="3"/>
<pin id="1798" dir="0" index="2" bw="1" slack="0"/>
<pin id="1799" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/37 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="zext_ln63_38_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="7" slack="0"/>
<pin id="1804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_38/37 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="add_ln63_30_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="7" slack="0"/>
<pin id="1808" dir="0" index="1" bw="5" slack="0"/>
<pin id="1809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_30/37 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="add_ln63_31_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="0"/>
<pin id="1814" dir="0" index="1" bw="3" slack="25"/>
<pin id="1815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_31/37 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="zext_ln63_39_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="8" slack="0"/>
<pin id="1819" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_39/37 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="p_shl8_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="10" slack="0"/>
<pin id="1823" dir="0" index="1" bw="8" slack="0"/>
<pin id="1824" dir="0" index="2" bw="1" slack="0"/>
<pin id="1825" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/37 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="add_ln63_32_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="10" slack="0"/>
<pin id="1831" dir="0" index="1" bw="8" slack="0"/>
<pin id="1832" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_32/37 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="add_ln63_33_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="10" slack="0"/>
<pin id="1837" dir="0" index="1" bw="3" slack="24"/>
<pin id="1838" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_33/37 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="zext_ln63_40_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="10" slack="0"/>
<pin id="1842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_40/37 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="or_ln61_5_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="5" slack="24"/>
<pin id="1847" dir="0" index="1" bw="5" slack="0"/>
<pin id="1848" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_5/38 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="zext_ln63_41_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="5" slack="0"/>
<pin id="1852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_41/38 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="zext_ln63_42_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="5" slack="0"/>
<pin id="1856" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_42/38 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="mul_ln63_12_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="5" slack="0"/>
<pin id="1860" dir="0" index="1" bw="8" slack="0"/>
<pin id="1861" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_12/38 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="tmp_18_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="7" slack="0"/>
<pin id="1866" dir="0" index="1" bw="5" slack="0"/>
<pin id="1867" dir="0" index="2" bw="1" slack="0"/>
<pin id="1868" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/38 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="zext_ln63_45_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="7" slack="0"/>
<pin id="1874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_45/38 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="add_ln63_36_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="7" slack="0"/>
<pin id="1878" dir="0" index="1" bw="5" slack="0"/>
<pin id="1879" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_36/38 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="add_ln63_37_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="8" slack="0"/>
<pin id="1884" dir="0" index="1" bw="3" slack="26"/>
<pin id="1885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_37/38 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="zext_ln63_46_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="8" slack="0"/>
<pin id="1889" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_46/38 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="p_shl6_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="10" slack="0"/>
<pin id="1893" dir="0" index="1" bw="8" slack="0"/>
<pin id="1894" dir="0" index="2" bw="1" slack="0"/>
<pin id="1895" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/38 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="add_ln63_38_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="10" slack="0"/>
<pin id="1901" dir="0" index="1" bw="8" slack="0"/>
<pin id="1902" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_38/38 "/>
</bind>
</comp>

<comp id="1905" class="1004" name="add_ln63_39_fu_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="10" slack="0"/>
<pin id="1907" dir="0" index="1" bw="3" slack="25"/>
<pin id="1908" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_39/38 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="or_ln61_6_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="5" slack="24"/>
<pin id="1912" dir="0" index="1" bw="5" slack="0"/>
<pin id="1913" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_6/38 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="zext_ln63_48_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="5" slack="0"/>
<pin id="1917" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_48/38 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="zext_ln63_49_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="5" slack="0"/>
<pin id="1921" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_49/38 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="mul_ln63_14_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="5" slack="0"/>
<pin id="1925" dir="0" index="1" bw="8" slack="0"/>
<pin id="1926" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_14/38 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="tmp_19_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="7" slack="0"/>
<pin id="1931" dir="0" index="1" bw="5" slack="0"/>
<pin id="1932" dir="0" index="2" bw="1" slack="0"/>
<pin id="1933" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/38 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="zext_ln63_52_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="7" slack="0"/>
<pin id="1939" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_52/38 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="add_ln63_42_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="7" slack="0"/>
<pin id="1943" dir="0" index="1" bw="5" slack="0"/>
<pin id="1944" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_42/38 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="add_ln63_43_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="8" slack="0"/>
<pin id="1949" dir="0" index="1" bw="3" slack="26"/>
<pin id="1950" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_43/38 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="zext_ln63_53_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="8" slack="0"/>
<pin id="1954" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_53/38 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="p_shl4_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="10" slack="0"/>
<pin id="1958" dir="0" index="1" bw="8" slack="0"/>
<pin id="1959" dir="0" index="2" bw="1" slack="0"/>
<pin id="1960" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/38 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="add_ln63_44_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="10" slack="0"/>
<pin id="1966" dir="0" index="1" bw="8" slack="0"/>
<pin id="1967" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_44/38 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="add_ln63_45_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="10" slack="0"/>
<pin id="1972" dir="0" index="1" bw="3" slack="25"/>
<pin id="1973" dir="1" index="2" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_45/38 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="bitcast_ln63_5_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="32" slack="1"/>
<pin id="1977" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_5/39 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="zext_ln63_44_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="18" slack="0"/>
<pin id="1982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_44/41 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="zext_ln63_47_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="10" slack="3"/>
<pin id="1986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_47/41 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="bitcast_ln63_6_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="32" slack="1"/>
<pin id="1990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_6/43 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="zext_ln63_51_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="18" slack="4"/>
<pin id="1995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_51/45 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="zext_ln63_54_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="10" slack="7"/>
<pin id="1999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_54/45 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="bitcast_ln63_7_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="1"/>
<pin id="2003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_7/47 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="add_ln129_1_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="13" slack="0"/>
<pin id="2008" dir="0" index="1" bw="8" slack="0"/>
<pin id="2009" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/54 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="zext_ln129_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="7" slack="0"/>
<pin id="2014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/54 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="icmp_ln129_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="7" slack="0"/>
<pin id="2018" dir="0" index="1" bw="7" slack="0"/>
<pin id="2019" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/54 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="add_ln129_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="7" slack="0"/>
<pin id="2024" dir="0" index="1" bw="1" slack="0"/>
<pin id="2025" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/54 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="empty_74_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="7" slack="0"/>
<pin id="2030" dir="0" index="1" bw="8" slack="5"/>
<pin id="2031" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/54 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="zext_ln132_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="8" slack="0"/>
<pin id="2035" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/54 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="tmp_8_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="16" slack="0"/>
<pin id="2039" dir="0" index="1" bw="8" slack="0"/>
<pin id="2040" dir="0" index="2" bw="1" slack="0"/>
<pin id="2041" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/54 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="sub_ln132_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="16" slack="0"/>
<pin id="2047" dir="0" index="1" bw="8" slack="0"/>
<pin id="2048" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln132/54 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="zext_ln132_1_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="7" slack="0"/>
<pin id="2053" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/55 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="add_ln132_1_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="13" slack="1"/>
<pin id="2057" dir="0" index="1" bw="7" slack="0"/>
<pin id="2058" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_1/55 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="zext_ln132_2_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="13" slack="0"/>
<pin id="2063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_2/55 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="zext_ln130_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="7" slack="0"/>
<pin id="2068" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/55 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="icmp_ln130_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="7" slack="0"/>
<pin id="2072" dir="0" index="1" bw="7" slack="0"/>
<pin id="2073" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/55 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="add_ln130_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="7" slack="0"/>
<pin id="2078" dir="0" index="1" bw="1" slack="0"/>
<pin id="2079" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/55 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="add_ln132_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="7" slack="0"/>
<pin id="2084" dir="0" index="1" bw="8" slack="5"/>
<pin id="2085" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/55 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="zext_ln132_3_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="8" slack="0"/>
<pin id="2090" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_3/55 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="add_ln132_2_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="16" slack="1"/>
<pin id="2094" dir="0" index="1" bw="8" slack="0"/>
<pin id="2095" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_2/55 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="zext_ln132_4_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="16" slack="1"/>
<pin id="2099" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_4/56 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="bitcast_ln132_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="0"/>
<pin id="2103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln132/56 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="exitcond8314_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="13" slack="0"/>
<pin id="2108" dir="0" index="1" bw="13" slack="0"/>
<pin id="2109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8314/57 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="empty_76_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="13" slack="0"/>
<pin id="2114" dir="0" index="1" bw="1" slack="0"/>
<pin id="2115" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/57 "/>
</bind>
</comp>

<comp id="2118" class="1004" name="p_cast45_fu_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="13" slack="0"/>
<pin id="2120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast45/57 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="yr_1_load_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="8" slack="1"/>
<pin id="2125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yr_1/58 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="zext_ln83_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="8" slack="0"/>
<pin id="2128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/58 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="tmp_4_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="16" slack="0"/>
<pin id="2132" dir="0" index="1" bw="8" slack="0"/>
<pin id="2133" dir="0" index="2" bw="1" slack="0"/>
<pin id="2134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/58 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="sub_ln83_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="16" slack="0"/>
<pin id="2140" dir="0" index="1" bw="8" slack="0"/>
<pin id="2141" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/58 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="icmp_ln80_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="8" slack="0"/>
<pin id="2146" dir="0" index="1" bw="8" slack="0"/>
<pin id="2147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/58 "/>
</bind>
</comp>

<comp id="2150" class="1004" name="add_ln80_fu_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="8" slack="0"/>
<pin id="2152" dir="0" index="1" bw="1" slack="0"/>
<pin id="2153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/58 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="zext_ln83_1_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="8" slack="0"/>
<pin id="2158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/59 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="add_ln83_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="16" slack="1"/>
<pin id="2162" dir="0" index="1" bw="8" slack="0"/>
<pin id="2163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/59 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="zext_ln83_2_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="16" slack="0"/>
<pin id="2167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/59 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="icmp_ln81_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="8" slack="0"/>
<pin id="2172" dir="0" index="1" bw="8" slack="0"/>
<pin id="2173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/59 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="add_ln81_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="8" slack="0"/>
<pin id="2178" dir="0" index="1" bw="1" slack="0"/>
<pin id="2179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/59 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="store_ln80_store_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="8" slack="1"/>
<pin id="2184" dir="0" index="1" bw="8" slack="2"/>
<pin id="2185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/59 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="bitcast_ln83_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="32" slack="1"/>
<pin id="2188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/61 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="bitcast_ln83_1_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="32" slack="2"/>
<pin id="2192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/66 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="tmp_1_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="8" slack="0"/>
<pin id="2196" dir="0" index="1" bw="32" slack="0"/>
<pin id="2197" dir="0" index="2" bw="6" slack="0"/>
<pin id="2198" dir="0" index="3" bw="6" slack="0"/>
<pin id="2199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/66 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="trunc_ln84_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="0"/>
<pin id="2206" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/66 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="icmp_ln84_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="8" slack="0"/>
<pin id="2210" dir="0" index="1" bw="8" slack="0"/>
<pin id="2211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/66 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="icmp_ln84_1_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="23" slack="0"/>
<pin id="2216" dir="0" index="1" bw="23" slack="0"/>
<pin id="2217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_1/66 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="or_ln84_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="0"/>
<pin id="2222" dir="0" index="1" bw="1" slack="0"/>
<pin id="2223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/66 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="and_ln84_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="0"/>
<pin id="2228" dir="0" index="1" bw="1" slack="0"/>
<pin id="2229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/66 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="select_ln84_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="1" slack="0"/>
<pin id="2234" dir="0" index="1" bw="32" slack="0"/>
<pin id="2235" dir="0" index="2" bw="32" slack="0"/>
<pin id="2236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/66 "/>
</bind>
</comp>

<comp id="2241" class="1007" name="grp_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="12" slack="0"/>
<pin id="2243" dir="0" index="1" bw="7" slack="2"/>
<pin id="2244" dir="0" index="2" bw="7" slack="0"/>
<pin id="2245" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2246" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63/14 zext_ln63_2/14 mul_ln63_1/14 add_ln63_1/16 "/>
</bind>
</comp>

<comp id="2250" class="1007" name="grp_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="12" slack="0"/>
<pin id="2252" dir="0" index="1" bw="7" slack="6"/>
<pin id="2253" dir="0" index="2" bw="7" slack="0"/>
<pin id="2254" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2255" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_5/18 zext_ln63_8/18 mul_ln63_3/18 add_ln63_6/20 "/>
</bind>
</comp>

<comp id="2259" class="1007" name="grp_fu_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="12" slack="0"/>
<pin id="2261" dir="0" index="1" bw="7" slack="10"/>
<pin id="2262" dir="0" index="2" bw="7" slack="0"/>
<pin id="2263" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2264" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_10/22 zext_ln63_15/22 mul_ln63_5/22 add_ln63_11/24 "/>
</bind>
</comp>

<comp id="2268" class="1007" name="grp_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="12" slack="0"/>
<pin id="2270" dir="0" index="1" bw="7" slack="14"/>
<pin id="2271" dir="0" index="2" bw="7" slack="0"/>
<pin id="2272" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2273" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_16/26 zext_ln63_22/26 mul_ln63_7/26 add_ln63_17/28 "/>
</bind>
</comp>

<comp id="2277" class="1007" name="grp_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="12" slack="0"/>
<pin id="2279" dir="0" index="1" bw="7" slack="18"/>
<pin id="2280" dir="0" index="2" bw="7" slack="0"/>
<pin id="2281" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2282" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_22/30 zext_ln63_29/30 mul_ln63_9/30 add_ln63_23/32 "/>
</bind>
</comp>

<comp id="2286" class="1007" name="grp_fu_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="12" slack="0"/>
<pin id="2288" dir="0" index="1" bw="7" slack="22"/>
<pin id="2289" dir="0" index="2" bw="7" slack="0"/>
<pin id="2290" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2291" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_28/34 zext_ln63_36/34 mul_ln63_11/34 add_ln63_29/36 "/>
</bind>
</comp>

<comp id="2295" class="1007" name="grp_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="12" slack="0"/>
<pin id="2297" dir="0" index="1" bw="7" slack="26"/>
<pin id="2298" dir="0" index="2" bw="7" slack="0"/>
<pin id="2299" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2300" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_34/38 zext_ln63_43/38 mul_ln63_13/38 add_ln63_35/40 "/>
</bind>
</comp>

<comp id="2304" class="1007" name="grp_fu_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="12" slack="0"/>
<pin id="2306" dir="0" index="1" bw="7" slack="26"/>
<pin id="2307" dir="0" index="2" bw="7" slack="0"/>
<pin id="2308" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="2309" dir="1" index="4" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln63_40/38 zext_ln63_50/38 mul_ln63_15/38 add_ln63_41/40 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="phi_mul26_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="8" slack="0"/>
<pin id="2314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul26 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="tj_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="2" slack="0"/>
<pin id="2321" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="2326" class="1005" name="conv3_biases_0_0_val_read_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="32" slack="5"/>
<pin id="2328" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="2331" class="1005" name="phi_mul26_load_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="8" slack="5"/>
<pin id="2333" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="phi_mul26_load "/>
</bind>
</comp>

<comp id="2336" class="1005" name="add_ln31_1_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="8" slack="1"/>
<pin id="2338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="add_ln31_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="2" slack="1"/>
<pin id="2346" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="p_cast3_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="10" slack="4"/>
<pin id="2351" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="yr_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="8" slack="0"/>
<pin id="2356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="yr "/>
</bind>
</comp>

<comp id="2361" class="1005" name="zext_ln32_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="9" slack="1"/>
<pin id="2363" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="add_ln32_1_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="8" slack="0"/>
<pin id="2368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="add_ln32_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="2" slack="0"/>
<pin id="2376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="2382" class="1005" name="empty_70_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="18" slack="0"/>
<pin id="2384" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="2387" class="1005" name="sext_ln112_reg_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="10" slack="3"/>
<pin id="2389" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln112 "/>
</bind>
</comp>

<comp id="2392" class="1005" name="add_ln107_1_reg_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="12" slack="0"/>
<pin id="2394" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107_1 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="add_ln107_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="6" slack="0"/>
<pin id="2402" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="sext_ln107_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="12" slack="1"/>
<pin id="2407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln107 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="trunc_ln1_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="3" slack="3"/>
<pin id="2412" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2415" class="1005" name="mul_ln108_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="18" slack="1"/>
<pin id="2417" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln108 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="add_ln108_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="7" slack="0"/>
<pin id="2425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="sub_ln116_1_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="18" slack="1"/>
<pin id="2430" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln116_1 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="input_fm_buffer_addr_2_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="18" slack="1"/>
<pin id="2435" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="add_ln109_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="7" slack="0"/>
<pin id="2443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="18" slack="1"/>
<pin id="2448" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="18" slack="1"/>
<pin id="2453" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 "/>
</bind>
</comp>

<comp id="2456" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_reg_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="18" slack="1"/>
<pin id="2458" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="18" slack="1"/>
<pin id="2463" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="18" slack="1"/>
<pin id="2468" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="18" slack="1"/>
<pin id="2473" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="18" slack="1"/>
<pin id="2478" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 "/>
</bind>
</comp>

<comp id="2481" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55_reg_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="18" slack="1"/>
<pin id="2483" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 "/>
</bind>
</comp>

<comp id="2486" class="1005" name="add_ln48_1_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="13" slack="0"/>
<pin id="2488" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="add_ln48_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="7" slack="0"/>
<pin id="2496" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="output_fm_buffer_0_addr_1_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="13" slack="1"/>
<pin id="2501" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_1 "/>
</bind>
</comp>

<comp id="2507" class="1005" name="add_ln49_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="7" slack="0"/>
<pin id="2509" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="output_fm_buffer_0_load_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="32" slack="1"/>
<pin id="2514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="2517" class="1005" name="zext_ln52_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="8" slack="6"/>
<pin id="2519" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="add_ln52_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="3" slack="0"/>
<pin id="2533" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="zext_ln53_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="12" slack="2"/>
<pin id="2538" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="zext_ln53_1_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="10" slack="4"/>
<pin id="2550" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln53_1 "/>
</bind>
</comp>

<comp id="2563" class="1005" name="add_ln53_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="3" slack="0"/>
<pin id="2565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="2568" class="1005" name="zext_ln61_reg_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="18" slack="3"/>
<pin id="2570" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="trunc_ln61_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="5" slack="4"/>
<pin id="2582" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="tmp_11_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="1" slack="3"/>
<pin id="2593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2595" class="1005" name="input_fm_buffer_addr_3_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="18" slack="1"/>
<pin id="2597" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_3 "/>
</bind>
</comp>

<comp id="2600" class="1005" name="conv3_weights_addr_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="10" slack="1"/>
<pin id="2602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="2605" class="1005" name="add_ln61_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="6" slack="1"/>
<pin id="2607" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="2610" class="1005" name="add_ln63_7_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="8" slack="3"/>
<pin id="2612" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln63_7 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="bitcast_ln63_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="32" slack="1"/>
<pin id="2618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="input_fm_buffer_addr_4_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="18" slack="1"/>
<pin id="2623" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_4 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="conv3_weights_addr_1_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="10" slack="1"/>
<pin id="2628" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_1 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="or_ln61_1_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="5" slack="3"/>
<pin id="2633" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="or_ln61_1 "/>
</bind>
</comp>

<comp id="2637" class="1005" name="bitcast_ln63_1_reg_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="32" slack="1"/>
<pin id="2639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_1 "/>
</bind>
</comp>

<comp id="2642" class="1005" name="input_fm_buffer_addr_5_reg_2642">
<pin_list>
<pin id="2643" dir="0" index="0" bw="18" slack="1"/>
<pin id="2644" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_5 "/>
</bind>
</comp>

<comp id="2647" class="1005" name="conv3_weights_addr_2_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="10" slack="1"/>
<pin id="2649" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_2 "/>
</bind>
</comp>

<comp id="2652" class="1005" name="or_ln61_2_reg_2652">
<pin_list>
<pin id="2653" dir="0" index="0" bw="5" slack="3"/>
<pin id="2654" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="or_ln61_2 "/>
</bind>
</comp>

<comp id="2658" class="1005" name="bitcast_ln63_2_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="32" slack="1"/>
<pin id="2660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_2 "/>
</bind>
</comp>

<comp id="2663" class="1005" name="input_fm_buffer_addr_6_reg_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="18" slack="1"/>
<pin id="2665" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_6 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="conv3_weights_addr_3_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="10" slack="1"/>
<pin id="2670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_3 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="or_ln61_3_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="5" slack="3"/>
<pin id="2675" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="or_ln61_3 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="bitcast_ln63_3_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="32" slack="1"/>
<pin id="2681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_3 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="input_fm_buffer_addr_7_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="18" slack="1"/>
<pin id="2686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_7 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="conv3_weights_addr_4_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="10" slack="1"/>
<pin id="2691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_4 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="or_ln61_4_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="5" slack="3"/>
<pin id="2696" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="or_ln61_4 "/>
</bind>
</comp>

<comp id="2700" class="1005" name="bitcast_ln63_4_reg_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="32" slack="1"/>
<pin id="2702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_4 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="input_fm_buffer_addr_8_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="18" slack="1"/>
<pin id="2707" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_8 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="conv3_weights_addr_5_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="10" slack="1"/>
<pin id="2712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_5 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="add_ln63_39_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="10" slack="3"/>
<pin id="2717" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln63_39 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="add_ln63_45_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="10" slack="7"/>
<pin id="2722" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="add_ln63_45 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="bitcast_ln63_5_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="32" slack="1"/>
<pin id="2727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_5 "/>
</bind>
</comp>

<comp id="2730" class="1005" name="input_fm_buffer_addr_9_reg_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="18" slack="1"/>
<pin id="2732" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_9 "/>
</bind>
</comp>

<comp id="2735" class="1005" name="conv3_weights_addr_6_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="10" slack="1"/>
<pin id="2737" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_6 "/>
</bind>
</comp>

<comp id="2740" class="1005" name="add_ln63_41_reg_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="18" slack="4"/>
<pin id="2742" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="add_ln63_41 "/>
</bind>
</comp>

<comp id="2745" class="1005" name="bitcast_ln63_6_reg_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="32" slack="1"/>
<pin id="2747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_6 "/>
</bind>
</comp>

<comp id="2750" class="1005" name="input_fm_buffer_addr_10_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="18" slack="1"/>
<pin id="2752" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_10 "/>
</bind>
</comp>

<comp id="2755" class="1005" name="conv3_weights_addr_7_reg_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="10" slack="1"/>
<pin id="2757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_7 "/>
</bind>
</comp>

<comp id="2760" class="1005" name="bitcast_ln63_7_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="32" slack="1"/>
<pin id="2762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63_7 "/>
</bind>
</comp>

<comp id="2765" class="1005" name="add51_7_reg_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="32" slack="1"/>
<pin id="2767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_7 "/>
</bind>
</comp>

<comp id="2770" class="1005" name="add_ln129_1_reg_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="13" slack="0"/>
<pin id="2772" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129_1 "/>
</bind>
</comp>

<comp id="2778" class="1005" name="add_ln129_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="7" slack="0"/>
<pin id="2780" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="2783" class="1005" name="sub_ln132_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="16" slack="1"/>
<pin id="2785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln132 "/>
</bind>
</comp>

<comp id="2788" class="1005" name="output_fm_buffer_0_addr_2_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="13" slack="1"/>
<pin id="2790" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="add_ln130_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="7" slack="0"/>
<pin id="2798" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="2801" class="1005" name="add_ln132_2_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="16" slack="1"/>
<pin id="2803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln132_2 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="empty_76_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="13" slack="0"/>
<pin id="2811" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="2814" class="1005" name="sub_ln83_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="16" slack="1"/>
<pin id="2816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln83 "/>
</bind>
</comp>

<comp id="2822" class="1005" name="add_ln80_reg_2822">
<pin_list>
<pin id="2823" dir="0" index="0" bw="8" slack="1"/>
<pin id="2824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="2827" class="1005" name="output_ftmap_addr_reg_2827">
<pin_list>
<pin id="2828" dir="0" index="0" bw="16" slack="1"/>
<pin id="2829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_addr "/>
</bind>
</comp>

<comp id="2835" class="1005" name="add_ln81_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="8" slack="0"/>
<pin id="2837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="output_ftmap_load_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="32" slack="1"/>
<pin id="2842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_load "/>
</bind>
</comp>

<comp id="2845" class="1005" name="bitcast_ln83_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="32" slack="1"/>
<pin id="2847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="227"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="263" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="305" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="312" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="270" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="277" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="284" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="291" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="298" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="6" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="0" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="380" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="406"><net_src comp="6" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="416"><net_src comp="401" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="0" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="432"><net_src comp="417" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="448"><net_src comp="433" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="454"><net_src comp="6" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="0" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="464"><net_src comp="449" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="480"><net_src comp="465" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="486"><net_src comp="6" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="496"><net_src comp="481" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="502"><net_src comp="6" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="0" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="512"><net_src comp="497" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="526"><net_src comp="4" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="24" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="542"><net_src comp="534" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="548"><net_src comp="4" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="543" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="554"><net_src comp="40" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="573"><net_src comp="566" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="577"><net_src comp="62" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="599"><net_src comp="76" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="607"><net_src comp="600" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="96" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="633"><net_src comp="96" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="645"><net_src comp="122" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="653"><net_src comp="646" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="657"><net_src comp="96" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="669"><net_src comp="134" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="677"><net_src comp="670" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="687"><net_src comp="681" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="688"><net_src comp="681" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="692"><net_src comp="134" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="710"><net_src comp="678" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="711"><net_src comp="704" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="715"><net_src comp="74" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="723"><net_src comp="716" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="734"><net_src comp="700" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="735"><net_src comp="728" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="739"><net_src comp="96" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="750"><net_src comp="122" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="758"><net_src comp="751" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="762"><net_src comp="96" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="769"><net_src comp="759" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="773"><net_src comp="122" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="784"><net_src comp="42" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="791"><net_src comp="781" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="796"><net_src comp="724" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="805"><net_src comp="72" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="394" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="249" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="818"><net_src comp="797" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="823"><net_src comp="792" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="830"><net_src comp="40" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="42" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="836" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="44" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="839" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="46" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="839" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="48" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="842" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="58" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="42" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="566" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="566" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="44" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="555" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="46" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="555" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="48" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="913"><net_src comp="578" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="64" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="578" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="66" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="578" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="934"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="600" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="78" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="589" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="589" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="80" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="589" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="82" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="941" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="88" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="941" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="42" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="961" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="957" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="973" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="90" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="589" pin="4"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="92" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="94" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="996"><net_src comp="612" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="596" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="993" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="98" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="612" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="612" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="100" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="612" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="102" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1013" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="108" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="110" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1029" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="112" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1053"><net_src comp="108" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1029" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="110" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1061"><net_src comp="1048" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="114" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="112" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1034" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1042" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1056" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="1029" pin="2"/><net_sink comp="1070" pin=2"/></net>

<net id="1081"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1078" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1082" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1100"><net_src comp="116" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="42" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1107"><net_src comp="1095" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1087" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="623" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1121"><net_src comp="1113" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1126"><net_src comp="623" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="623" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="100" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="623" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="102" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1123" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="108" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="1139" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="110" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1156"><net_src comp="1139" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="112" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="108" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1139" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="110" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1171"><net_src comp="1158" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="114" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="112" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1178"><net_src comp="1144" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1152" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1185"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="1166" pin="3"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="1139" pin="2"/><net_sink comp="1180" pin=2"/></net>

<net id="1191"><net_src comp="1180" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1203"><net_src comp="1197" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1204"><net_src comp="1197" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1205"><net_src comp="1197" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1206"><net_src comp="1197" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1207"><net_src comp="1197" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1208"><net_src comp="1197" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1221"><net_src comp="120" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1222"><net_src comp="319" pin="3"/><net_sink comp="1209" pin=1"/></net>

<net id="1223"><net_src comp="325" pin="3"/><net_sink comp="1209" pin=2"/></net>

<net id="1224"><net_src comp="331" pin="3"/><net_sink comp="1209" pin=3"/></net>

<net id="1225"><net_src comp="337" pin="3"/><net_sink comp="1209" pin=4"/></net>

<net id="1226"><net_src comp="343" pin="3"/><net_sink comp="1209" pin=5"/></net>

<net id="1227"><net_src comp="349" pin="3"/><net_sink comp="1209" pin=6"/></net>

<net id="1228"><net_src comp="355" pin="3"/><net_sink comp="1209" pin=7"/></net>

<net id="1229"><net_src comp="361" pin="3"/><net_sink comp="1209" pin=8"/></net>

<net id="1230"><net_src comp="1209" pin="10"/><net_sink comp="249" pin=1"/></net>

<net id="1235"><net_src comp="646" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="124" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="634" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="126" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="634" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="102" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="658" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="642" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1249" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1268"><net_src comp="658" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="126" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="658" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="102" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="670" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="670" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="670" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="136" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="670" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="138" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1280" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="630" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="1296" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="693" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="693" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1318"><net_src comp="693" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="136" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="693" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="138" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="1310" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="654" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="716" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1344"><net_src comp="1336" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="78" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1349"><net_src comp="716" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1355"><net_src comp="146" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="716" pin="4"/><net_sink comp="1350" pin=1"/></net>

<net id="1357"><net_src comp="148" pin="0"/><net_sink comp="1350" pin=2"/></net>

<net id="1361"><net_src comp="712" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="1362" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1371"><net_src comp="150" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="712" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="40" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1377"><net_src comp="1366" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1382"><net_src comp="1374" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="1358" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1390"><net_src comp="152" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="1378" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1392"><net_src comp="154" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1393"><net_src comp="156" pin="0"/><net_sink comp="1384" pin=3"/></net>

<net id="1399"><net_src comp="158" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="1384" pin="4"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="666" pin="1"/><net_sink comp="1394" pin=2"/></net>

<net id="1405"><net_src comp="1394" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1412"><net_src comp="160" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1378" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="154" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="162" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1422"><net_src comp="164" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="1406" pin="4"/><net_sink comp="1416" pin=1"/></net>

<net id="1424"><net_src comp="666" pin="1"/><net_sink comp="1416" pin=2"/></net>

<net id="1425"><net_src comp="40" pin="0"/><net_sink comp="1416" pin=3"/></net>

<net id="1430"><net_src comp="1416" pin="4"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="1402" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1436"><net_src comp="1426" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="1432" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1446"><net_src comp="712" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="166" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1452"><net_src comp="168" pin="0"/><net_sink comp="1448" pin=1"/></net>

<net id="1456"><net_src comp="1448" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="78" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="1448" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="170" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1448" pin="2"/><net_sink comp="1469" pin=1"/></net>

<net id="1481"><net_src comp="172" pin="0"/><net_sink comp="1475" pin=0"/></net>

<net id="1482"><net_src comp="1448" pin="2"/><net_sink comp="1475" pin=1"/></net>

<net id="1483"><net_src comp="154" pin="0"/><net_sink comp="1475" pin=2"/></net>

<net id="1484"><net_src comp="94" pin="0"/><net_sink comp="1475" pin=3"/></net>

<net id="1490"><net_src comp="174" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1491"><net_src comp="1475" pin="4"/><net_sink comp="1485" pin=1"/></net>

<net id="1492"><net_src comp="1469" pin="2"/><net_sink comp="1485" pin=2"/></net>

<net id="1496"><net_src comp="1485" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1501"><net_src comp="1493" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1505"><net_src comp="806" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1510"><net_src comp="1507" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1519"><net_src comp="176" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="40" pin="0"/><net_sink comp="1514" pin=2"/></net>

<net id="1525"><net_src comp="1514" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="1511" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="1531"><net_src comp="1521" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1535"><net_src comp="1527" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1541"><net_src comp="170" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1545"><net_src comp="1537" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1550"><net_src comp="1542" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="78" pin="0"/><net_sink comp="1546" pin=1"/></net>

<net id="1555"><net_src comp="806" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1563"><net_src comp="1560" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1569"><net_src comp="178" pin="0"/><net_sink comp="1564" pin=0"/></net>

<net id="1570"><net_src comp="40" pin="0"/><net_sink comp="1564" pin=2"/></net>

<net id="1574"><net_src comp="1564" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1579"><net_src comp="1571" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1580"><net_src comp="1557" pin="1"/><net_sink comp="1575" pin=1"/></net>

<net id="1585"><net_src comp="1575" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1589"><net_src comp="1581" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1595"><net_src comp="176" pin="0"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="1581" pin="2"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="40" pin="0"/><net_sink comp="1590" pin=2"/></net>

<net id="1602"><net_src comp="1590" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="1586" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1608"><net_src comp="1598" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1612"><net_src comp="1604" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1618"><net_src comp="180" pin="0"/><net_sink comp="1614" pin=1"/></net>

<net id="1622"><net_src comp="1614" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1627"><net_src comp="1619" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1628"><net_src comp="78" pin="0"/><net_sink comp="1623" pin=1"/></net>

<net id="1632"><net_src comp="806" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1640"><net_src comp="1637" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1646"><net_src comp="178" pin="0"/><net_sink comp="1641" pin=0"/></net>

<net id="1647"><net_src comp="40" pin="0"/><net_sink comp="1641" pin=2"/></net>

<net id="1651"><net_src comp="1641" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1656"><net_src comp="1648" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1657"><net_src comp="1634" pin="1"/><net_sink comp="1652" pin=1"/></net>

<net id="1662"><net_src comp="1652" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1666"><net_src comp="1658" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1672"><net_src comp="176" pin="0"/><net_sink comp="1667" pin=0"/></net>

<net id="1673"><net_src comp="1658" pin="2"/><net_sink comp="1667" pin=1"/></net>

<net id="1674"><net_src comp="40" pin="0"/><net_sink comp="1667" pin=2"/></net>

<net id="1679"><net_src comp="1667" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="1663" pin="1"/><net_sink comp="1675" pin=1"/></net>

<net id="1685"><net_src comp="1675" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1689"><net_src comp="1681" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1695"><net_src comp="182" pin="0"/><net_sink comp="1691" pin=1"/></net>

<net id="1699"><net_src comp="1691" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1704"><net_src comp="1696" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="78" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1709"><net_src comp="806" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1717"><net_src comp="1714" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1723"><net_src comp="178" pin="0"/><net_sink comp="1718" pin=0"/></net>

<net id="1724"><net_src comp="40" pin="0"/><net_sink comp="1718" pin=2"/></net>

<net id="1728"><net_src comp="1718" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1733"><net_src comp="1725" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1734"><net_src comp="1711" pin="1"/><net_sink comp="1729" pin=1"/></net>

<net id="1739"><net_src comp="1729" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1743"><net_src comp="1735" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1749"><net_src comp="176" pin="0"/><net_sink comp="1744" pin=0"/></net>

<net id="1750"><net_src comp="1735" pin="2"/><net_sink comp="1744" pin=1"/></net>

<net id="1751"><net_src comp="40" pin="0"/><net_sink comp="1744" pin=2"/></net>

<net id="1756"><net_src comp="1744" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1757"><net_src comp="1740" pin="1"/><net_sink comp="1752" pin=1"/></net>

<net id="1762"><net_src comp="1752" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1766"><net_src comp="1758" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1772"><net_src comp="184" pin="0"/><net_sink comp="1768" pin=1"/></net>

<net id="1776"><net_src comp="1768" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1781"><net_src comp="1773" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1782"><net_src comp="78" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1786"><net_src comp="806" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1794"><net_src comp="1791" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1800"><net_src comp="178" pin="0"/><net_sink comp="1795" pin=0"/></net>

<net id="1801"><net_src comp="40" pin="0"/><net_sink comp="1795" pin=2"/></net>

<net id="1805"><net_src comp="1795" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1810"><net_src comp="1802" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1788" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1816"><net_src comp="1806" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1812" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1826"><net_src comp="176" pin="0"/><net_sink comp="1821" pin=0"/></net>

<net id="1827"><net_src comp="1812" pin="2"/><net_sink comp="1821" pin=1"/></net>

<net id="1828"><net_src comp="40" pin="0"/><net_sink comp="1821" pin=2"/></net>

<net id="1833"><net_src comp="1821" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1834"><net_src comp="1817" pin="1"/><net_sink comp="1829" pin=1"/></net>

<net id="1839"><net_src comp="1829" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1843"><net_src comp="1835" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1849"><net_src comp="186" pin="0"/><net_sink comp="1845" pin=1"/></net>

<net id="1853"><net_src comp="1845" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1857"><net_src comp="1845" pin="2"/><net_sink comp="1854" pin=0"/></net>

<net id="1862"><net_src comp="1854" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1863"><net_src comp="78" pin="0"/><net_sink comp="1858" pin=1"/></net>

<net id="1869"><net_src comp="178" pin="0"/><net_sink comp="1864" pin=0"/></net>

<net id="1870"><net_src comp="1845" pin="2"/><net_sink comp="1864" pin=1"/></net>

<net id="1871"><net_src comp="40" pin="0"/><net_sink comp="1864" pin=2"/></net>

<net id="1875"><net_src comp="1864" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1880"><net_src comp="1872" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1881"><net_src comp="1850" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="1886"><net_src comp="1876" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1890"><net_src comp="1882" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1896"><net_src comp="176" pin="0"/><net_sink comp="1891" pin=0"/></net>

<net id="1897"><net_src comp="1882" pin="2"/><net_sink comp="1891" pin=1"/></net>

<net id="1898"><net_src comp="40" pin="0"/><net_sink comp="1891" pin=2"/></net>

<net id="1903"><net_src comp="1891" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1904"><net_src comp="1887" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="1909"><net_src comp="1899" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1914"><net_src comp="188" pin="0"/><net_sink comp="1910" pin=1"/></net>

<net id="1918"><net_src comp="1910" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="1910" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1927"><net_src comp="1919" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="1928"><net_src comp="78" pin="0"/><net_sink comp="1923" pin=1"/></net>

<net id="1934"><net_src comp="178" pin="0"/><net_sink comp="1929" pin=0"/></net>

<net id="1935"><net_src comp="1910" pin="2"/><net_sink comp="1929" pin=1"/></net>

<net id="1936"><net_src comp="40" pin="0"/><net_sink comp="1929" pin=2"/></net>

<net id="1940"><net_src comp="1929" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1945"><net_src comp="1937" pin="1"/><net_sink comp="1941" pin=0"/></net>

<net id="1946"><net_src comp="1915" pin="1"/><net_sink comp="1941" pin=1"/></net>

<net id="1951"><net_src comp="1941" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1955"><net_src comp="1947" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1961"><net_src comp="176" pin="0"/><net_sink comp="1956" pin=0"/></net>

<net id="1962"><net_src comp="1947" pin="2"/><net_sink comp="1956" pin=1"/></net>

<net id="1963"><net_src comp="40" pin="0"/><net_sink comp="1956" pin=2"/></net>

<net id="1968"><net_src comp="1956" pin="3"/><net_sink comp="1964" pin=0"/></net>

<net id="1969"><net_src comp="1952" pin="1"/><net_sink comp="1964" pin=1"/></net>

<net id="1974"><net_src comp="1964" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1978"><net_src comp="806" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1983"><net_src comp="1980" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1987"><net_src comp="1984" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1991"><net_src comp="806" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1996"><net_src comp="1993" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="2000"><net_src comp="1997" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="2004"><net_src comp="806" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2010"><net_src comp="751" pin="4"/><net_sink comp="2006" pin=0"/></net>

<net id="2011"><net_src comp="124" pin="0"/><net_sink comp="2006" pin=1"/></net>

<net id="2015"><net_src comp="740" pin="4"/><net_sink comp="2012" pin=0"/></net>

<net id="2020"><net_src comp="740" pin="4"/><net_sink comp="2016" pin=0"/></net>

<net id="2021"><net_src comp="126" pin="0"/><net_sink comp="2016" pin=1"/></net>

<net id="2026"><net_src comp="740" pin="4"/><net_sink comp="2022" pin=0"/></net>

<net id="2027"><net_src comp="102" pin="0"/><net_sink comp="2022" pin=1"/></net>

<net id="2032"><net_src comp="2012" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2036"><net_src comp="2028" pin="2"/><net_sink comp="2033" pin=0"/></net>

<net id="2042"><net_src comp="196" pin="0"/><net_sink comp="2037" pin=0"/></net>

<net id="2043"><net_src comp="2028" pin="2"/><net_sink comp="2037" pin=1"/></net>

<net id="2044"><net_src comp="42" pin="0"/><net_sink comp="2037" pin=2"/></net>

<net id="2049"><net_src comp="2037" pin="3"/><net_sink comp="2045" pin=0"/></net>

<net id="2050"><net_src comp="2033" pin="1"/><net_sink comp="2045" pin=1"/></net>

<net id="2054"><net_src comp="763" pin="4"/><net_sink comp="2051" pin=0"/></net>

<net id="2059"><net_src comp="747" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2060"><net_src comp="2051" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2064"><net_src comp="2055" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="2069"><net_src comp="763" pin="4"/><net_sink comp="2066" pin=0"/></net>

<net id="2074"><net_src comp="763" pin="4"/><net_sink comp="2070" pin=0"/></net>

<net id="2075"><net_src comp="126" pin="0"/><net_sink comp="2070" pin=1"/></net>

<net id="2080"><net_src comp="763" pin="4"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="102" pin="0"/><net_sink comp="2076" pin=1"/></net>

<net id="2086"><net_src comp="2066" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="2087"><net_src comp="562" pin="1"/><net_sink comp="2082" pin=1"/></net>

<net id="2091"><net_src comp="2082" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2096"><net_src comp="2088" pin="1"/><net_sink comp="2092" pin=1"/></net>

<net id="2100"><net_src comp="2097" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="2104"><net_src comp="374" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="2110"><net_src comp="774" pin="4"/><net_sink comp="2106" pin=0"/></net>

<net id="2111"><net_src comp="200" pin="0"/><net_sink comp="2106" pin=1"/></net>

<net id="2116"><net_src comp="774" pin="4"/><net_sink comp="2112" pin=0"/></net>

<net id="2117"><net_src comp="202" pin="0"/><net_sink comp="2112" pin=1"/></net>

<net id="2121"><net_src comp="774" pin="4"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="2129"><net_src comp="2123" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2135"><net_src comp="196" pin="0"/><net_sink comp="2130" pin=0"/></net>

<net id="2136"><net_src comp="2123" pin="1"/><net_sink comp="2130" pin=1"/></net>

<net id="2137"><net_src comp="42" pin="0"/><net_sink comp="2130" pin=2"/></net>

<net id="2142"><net_src comp="2130" pin="3"/><net_sink comp="2138" pin=0"/></net>

<net id="2143"><net_src comp="2126" pin="1"/><net_sink comp="2138" pin=1"/></net>

<net id="2148"><net_src comp="2123" pin="1"/><net_sink comp="2144" pin=0"/></net>

<net id="2149"><net_src comp="206" pin="0"/><net_sink comp="2144" pin=1"/></net>

<net id="2154"><net_src comp="2123" pin="1"/><net_sink comp="2150" pin=0"/></net>

<net id="2155"><net_src comp="208" pin="0"/><net_sink comp="2150" pin=1"/></net>

<net id="2159"><net_src comp="785" pin="4"/><net_sink comp="2156" pin=0"/></net>

<net id="2164"><net_src comp="2156" pin="1"/><net_sink comp="2160" pin=1"/></net>

<net id="2168"><net_src comp="2160" pin="2"/><net_sink comp="2165" pin=0"/></net>

<net id="2169"><net_src comp="2165" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="2174"><net_src comp="785" pin="4"/><net_sink comp="2170" pin=0"/></net>

<net id="2175"><net_src comp="206" pin="0"/><net_sink comp="2170" pin=1"/></net>

<net id="2180"><net_src comp="785" pin="4"/><net_sink comp="2176" pin=0"/></net>

<net id="2181"><net_src comp="208" pin="0"/><net_sink comp="2176" pin=1"/></net>

<net id="2189"><net_src comp="2186" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2193"><net_src comp="820" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="2200"><net_src comp="216" pin="0"/><net_sink comp="2194" pin=0"/></net>

<net id="2201"><net_src comp="2190" pin="1"/><net_sink comp="2194" pin=1"/></net>

<net id="2202"><net_src comp="218" pin="0"/><net_sink comp="2194" pin=2"/></net>

<net id="2203"><net_src comp="220" pin="0"/><net_sink comp="2194" pin=3"/></net>

<net id="2207"><net_src comp="2190" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="2212"><net_src comp="2194" pin="4"/><net_sink comp="2208" pin=0"/></net>

<net id="2213"><net_src comp="206" pin="0"/><net_sink comp="2208" pin=1"/></net>

<net id="2218"><net_src comp="2204" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2219"><net_src comp="222" pin="0"/><net_sink comp="2214" pin=1"/></net>

<net id="2224"><net_src comp="2214" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2225"><net_src comp="2208" pin="2"/><net_sink comp="2220" pin=1"/></net>

<net id="2230"><net_src comp="2220" pin="2"/><net_sink comp="2226" pin=0"/></net>

<net id="2231"><net_src comp="801" pin="2"/><net_sink comp="2226" pin=1"/></net>

<net id="2237"><net_src comp="2226" pin="2"/><net_sink comp="2232" pin=0"/></net>

<net id="2238"><net_src comp="32" pin="0"/><net_sink comp="2232" pin=1"/></net>

<net id="2239"><net_src comp="2190" pin="1"/><net_sink comp="2232" pin=2"/></net>

<net id="2240"><net_src comp="2232" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="2247"><net_src comp="1340" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2248"><net_src comp="98" pin="0"/><net_sink comp="2241" pin=2"/></net>

<net id="2249"><net_src comp="2241" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="2256"><net_src comp="1457" pin="2"/><net_sink comp="2250" pin=0"/></net>

<net id="2257"><net_src comp="98" pin="0"/><net_sink comp="2250" pin=2"/></net>

<net id="2258"><net_src comp="2250" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="2265"><net_src comp="1546" pin="2"/><net_sink comp="2259" pin=0"/></net>

<net id="2266"><net_src comp="98" pin="0"/><net_sink comp="2259" pin=2"/></net>

<net id="2267"><net_src comp="2259" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="2274"><net_src comp="1623" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2275"><net_src comp="98" pin="0"/><net_sink comp="2268" pin=2"/></net>

<net id="2276"><net_src comp="2268" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="2283"><net_src comp="1700" pin="2"/><net_sink comp="2277" pin=0"/></net>

<net id="2284"><net_src comp="98" pin="0"/><net_sink comp="2277" pin=2"/></net>

<net id="2285"><net_src comp="2277" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="2292"><net_src comp="1777" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2293"><net_src comp="98" pin="0"/><net_sink comp="2286" pin=2"/></net>

<net id="2294"><net_src comp="2286" pin="4"/><net_sink comp="1791" pin=0"/></net>

<net id="2301"><net_src comp="1858" pin="2"/><net_sink comp="2295" pin=0"/></net>

<net id="2302"><net_src comp="98" pin="0"/><net_sink comp="2295" pin=2"/></net>

<net id="2303"><net_src comp="2295" pin="4"/><net_sink comp="1980" pin=0"/></net>

<net id="2310"><net_src comp="1923" pin="2"/><net_sink comp="2304" pin=0"/></net>

<net id="2311"><net_src comp="98" pin="0"/><net_sink comp="2304" pin=2"/></net>

<net id="2315"><net_src comp="224" pin="1"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="2317"><net_src comp="2312" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="2318"><net_src comp="2312" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="2322"><net_src comp="228" pin="1"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="2324"><net_src comp="2319" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2325"><net_src comp="2319" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="2329"><net_src comp="236" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2334"><net_src comp="836" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2339"><net_src comp="846" pin="2"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="2347"><net_src comp="858" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="2352"><net_src comp="870" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="2357"><net_src comp="232" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="2359"><net_src comp="2354" pin="1"/><net_sink comp="2123" pin=0"/></net>

<net id="2360"><net_src comp="2354" pin="1"/><net_sink comp="2182" pin=1"/></net>

<net id="2364"><net_src comp="879" pin="1"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="2369"><net_src comp="883" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2377"><net_src comp="895" pin="2"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2385"><net_src comp="915" pin="2"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2390"><net_src comp="931" pin="1"/><net_sink comp="2387" pin=0"/></net>

<net id="2391"><net_src comp="2387" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="2395"><net_src comp="935" pin="2"/><net_sink comp="2392" pin=0"/></net>

<net id="2396"><net_src comp="2392" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2403"><net_src comp="951" pin="2"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="2408"><net_src comp="979" pin="1"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="2413"><net_src comp="983" pin="4"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="1209" pin=9"/></net>

<net id="2418"><net_src comp="1007" pin="2"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="2426"><net_src comp="1023" pin="2"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="2431"><net_src comp="1103" pin="2"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="2436"><net_src comp="256" pin="3"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2444"><net_src comp="1133" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="2449"><net_src comp="263" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="2454"><net_src comp="270" pin="3"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="2459"><net_src comp="277" pin="3"/><net_sink comp="2456" pin=0"/></net>

<net id="2460"><net_src comp="2456" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="2464"><net_src comp="284" pin="3"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="2469"><net_src comp="291" pin="3"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="2474"><net_src comp="298" pin="3"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="2479"><net_src comp="305" pin="3"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="2484"><net_src comp="312" pin="3"/><net_sink comp="2481" pin=0"/></net>

<net id="2485"><net_src comp="2481" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="2489"><net_src comp="1231" pin="2"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="2497"><net_src comp="1243" pin="2"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="2502"><net_src comp="367" pin="3"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="2510"><net_src comp="1270" pin="2"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="2515"><net_src comp="374" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="2520"><net_src comp="1276" pin="1"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="2522"><net_src comp="2517" pin="1"/><net_sink comp="1581" pin=1"/></net>

<net id="2523"><net_src comp="2517" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="2524"><net_src comp="2517" pin="1"/><net_sink comp="1735" pin=1"/></net>

<net id="2525"><net_src comp="2517" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="2526"><net_src comp="2517" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="2527"><net_src comp="2517" pin="1"/><net_sink comp="1947" pin=1"/></net>

<net id="2534"><net_src comp="1290" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="2539"><net_src comp="1302" pin="1"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2542"><net_src comp="2536" pin="1"/><net_sink comp="2259" pin=1"/></net>

<net id="2543"><net_src comp="2536" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2544"><net_src comp="2536" pin="1"/><net_sink comp="2277" pin=1"/></net>

<net id="2545"><net_src comp="2536" pin="1"/><net_sink comp="2286" pin=1"/></net>

<net id="2546"><net_src comp="2536" pin="1"/><net_sink comp="2295" pin=1"/></net>

<net id="2547"><net_src comp="2536" pin="1"/><net_sink comp="2304" pin=1"/></net>

<net id="2551"><net_src comp="1306" pin="1"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="1527" pin=1"/></net>

<net id="2554"><net_src comp="2548" pin="1"/><net_sink comp="1604" pin=1"/></net>

<net id="2555"><net_src comp="2548" pin="1"/><net_sink comp="1681" pin=1"/></net>

<net id="2556"><net_src comp="2548" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="2557"><net_src comp="2548" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="2558"><net_src comp="2548" pin="1"/><net_sink comp="1905" pin=1"/></net>

<net id="2559"><net_src comp="2548" pin="1"/><net_sink comp="1970" pin=1"/></net>

<net id="2566"><net_src comp="1320" pin="2"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="2571"><net_src comp="1332" pin="1"/><net_sink comp="2568" pin=0"/></net>

<net id="2572"><net_src comp="2568" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="2573"><net_src comp="2568" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2574"><net_src comp="2568" pin="1"/><net_sink comp="2259" pin=1"/></net>

<net id="2575"><net_src comp="2568" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2576"><net_src comp="2568" pin="1"/><net_sink comp="2277" pin=1"/></net>

<net id="2577"><net_src comp="2568" pin="1"/><net_sink comp="2286" pin=1"/></net>

<net id="2578"><net_src comp="2568" pin="1"/><net_sink comp="2295" pin=1"/></net>

<net id="2579"><net_src comp="2568" pin="1"/><net_sink comp="2304" pin=1"/></net>

<net id="2583"><net_src comp="1346" pin="1"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2585"><net_src comp="2580" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2586"><net_src comp="2580" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="2587"><net_src comp="2580" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="2588"><net_src comp="2580" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2589"><net_src comp="2580" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="2590"><net_src comp="2580" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="2594"><net_src comp="1350" pin="3"/><net_sink comp="2591" pin=0"/></net>

<net id="2598"><net_src comp="380" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2603"><net_src comp="387" pin="3"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2608"><net_src comp="1442" pin="2"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="2613"><net_src comp="1497" pin="2"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="2615"><net_src comp="2610" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="2619"><net_src comp="1502" pin="1"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2624"><net_src comp="401" pin="3"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2629"><net_src comp="408" pin="3"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2634"><net_src comp="1537" pin="2"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2636"><net_src comp="2631" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="2640"><net_src comp="1552" pin="1"/><net_sink comp="2637" pin=0"/></net>

<net id="2641"><net_src comp="2637" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2645"><net_src comp="417" pin="3"/><net_sink comp="2642" pin=0"/></net>

<net id="2646"><net_src comp="2642" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2650"><net_src comp="424" pin="3"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2655"><net_src comp="1614" pin="2"/><net_sink comp="2652" pin=0"/></net>

<net id="2656"><net_src comp="2652" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2657"><net_src comp="2652" pin="1"/><net_sink comp="1641" pin=1"/></net>

<net id="2661"><net_src comp="1629" pin="1"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2666"><net_src comp="433" pin="3"/><net_sink comp="2663" pin=0"/></net>

<net id="2667"><net_src comp="2663" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2671"><net_src comp="440" pin="3"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2676"><net_src comp="1691" pin="2"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="1711" pin=0"/></net>

<net id="2678"><net_src comp="2673" pin="1"/><net_sink comp="1718" pin=1"/></net>

<net id="2682"><net_src comp="1706" pin="1"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2687"><net_src comp="449" pin="3"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2692"><net_src comp="456" pin="3"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2697"><net_src comp="1768" pin="2"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2699"><net_src comp="2694" pin="1"/><net_sink comp="1795" pin=1"/></net>

<net id="2703"><net_src comp="1783" pin="1"/><net_sink comp="2700" pin=0"/></net>

<net id="2704"><net_src comp="2700" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2708"><net_src comp="465" pin="3"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2713"><net_src comp="472" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2718"><net_src comp="1905" pin="2"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="2723"><net_src comp="1970" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2728"><net_src comp="1975" pin="1"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2733"><net_src comp="481" pin="3"/><net_sink comp="2730" pin=0"/></net>

<net id="2734"><net_src comp="2730" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2738"><net_src comp="488" pin="3"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2743"><net_src comp="2304" pin="4"/><net_sink comp="2740" pin=0"/></net>

<net id="2744"><net_src comp="2740" pin="1"/><net_sink comp="1993" pin=0"/></net>

<net id="2748"><net_src comp="1988" pin="1"/><net_sink comp="2745" pin=0"/></net>

<net id="2749"><net_src comp="2745" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2753"><net_src comp="497" pin="3"/><net_sink comp="2750" pin=0"/></net>

<net id="2754"><net_src comp="2750" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2758"><net_src comp="504" pin="3"/><net_sink comp="2755" pin=0"/></net>

<net id="2759"><net_src comp="2755" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2763"><net_src comp="2001" pin="1"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="2768"><net_src comp="792" pin="2"/><net_sink comp="2765" pin=0"/></net>

<net id="2769"><net_src comp="2765" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="2773"><net_src comp="2006" pin="2"/><net_sink comp="2770" pin=0"/></net>

<net id="2774"><net_src comp="2770" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="2781"><net_src comp="2022" pin="2"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="2786"><net_src comp="2045" pin="2"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="2092" pin=0"/></net>

<net id="2791"><net_src comp="513" pin="3"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="2799"><net_src comp="2076" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2804"><net_src comp="2092" pin="2"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2812"><net_src comp="2112" pin="2"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="2817"><net_src comp="2138" pin="2"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="2160" pin=0"/></net>

<net id="2825"><net_src comp="2150" pin="2"/><net_sink comp="2822" pin=0"/></net>

<net id="2826"><net_src comp="2822" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="2830"><net_src comp="543" pin="3"/><net_sink comp="2827" pin=0"/></net>

<net id="2831"><net_src comp="2827" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="2838"><net_src comp="2176" pin="2"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="2843"><net_src comp="528" pin="3"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="2848"><net_src comp="2186" pin="1"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="792" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_weights | {}
	Port: output_ftmap | {56 66 }
	Port: input_fm_buffer | {4 8 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {}
	Port: output_fm_buffer_0 | {12 57 }
 - Input state : 
	Port: conv3 : conv3_weights | {17 18 21 22 25 26 29 30 33 34 37 38 41 42 45 46 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {59 60 }
	Port: conv3 : input_fm_buffer | {17 18 21 22 25 26 29 30 33 34 37 38 41 42 45 46 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {7 8 }
	Port: conv3 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {7 8 }
	Port: conv3 : output_fm_buffer_0 | {10 11 55 56 }
  - Chain level:
	State 1
		store_ln31 : 1
		store_ln31 : 1
	State 2
		zext_ln31 : 1
		add_ln31_1 : 1
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		empty : 2
		p_cast3 : 3
		store_ln83 : 1
	State 3
		zext_ln32 : 1
		add_ln32_1 : 1
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
	State 4
		exitcond393 : 1
		empty_70 : 1
		br_ln0 : 2
		p_cast38 : 1
		input_fm_buffer_addr : 2
		store_ln0 : 3
		sext_ln112 : 1
	State 5
		add_ln107_1 : 1
		trunc_ln107 : 1
		icmp_ln107 : 1
		add_ln107 : 1
		br_ln107 : 2
		zext_ln116 : 2
		tmp_6 : 2
		zext_ln116_1 : 3
		sub_ln116 : 4
		sext_ln107 : 5
		trunc_ln1 : 1
	State 6
		zext_ln116_2 : 1
		add_ln116 : 2
		zext_ln108 : 3
		mul_ln108 : 4
		zext_ln108_1 : 1
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		empty_71 : 2
		tmp_3 : 3
		icmp_ln41 : 3
		tmp_5 : 3
		select_ln40 : 4
		or_ln40 : 4
		yClamped : 5
		sext_ln116 : 6
		add_ln116_1 : 7
		sext_ln116_1 : 8
		trunc_ln116 : 8
		p_shl1 : 9
		sub_ln116_1 : 10
	State 7
		zext_ln116_3 : 1
		add_ln116_2 : 2
		zext_ln116_4 : 3
		input_fm_buffer_addr_2 : 4
		zext_ln109 : 1
		icmp_ln109 : 1
		add_ln109 : 1
		br_ln109 : 2
		add_ln112 : 2
		tmp_7 : 3
		icmp_ln41_1 : 3
		tmp_10 : 3
		select_ln40_2 : 4
		or_ln40_1 : 4
		xClamped : 5
		sext_ln116_2 : 6
		add_ln116_3 : 7
		zext_ln116_5 : 8
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 : 9
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 : 10
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 : 10
	State 8
		tmp : 1
		store_ln116 : 2
	State 9
		add_ln48_1 : 1
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
	State 10
		tx_cast : 1
		empty_72 : 2
		p_cast41 : 3
		output_fm_buffer_0_addr_1 : 4
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		output_fm_buffer_0_load : 5
	State 11
	State 12
		zext_ln52 : 1
		zext_ln52_1 : 1
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		empty_73 : 2
		zext_ln53 : 3
		store_ln63 : 1
	State 13
		zext_ln53_1 : 1
		zext_ln53_2 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln57 : 2
		zext_ln61 : 3
	State 14
		zext_ln63_1 : 1
		mul_ln63 : 2
		add_ln63 : 3
		zext_ln63_2 : 4
		mul_ln63_1 : 5
		trunc_ln61 : 1
		tmp_11 : 1
	State 15
	State 16
		add_ln63_1 : 1
	State 17
		zext_ln63_3 : 1
		input_fm_buffer_addr_3 : 2
		zext_ln63_4 : 1
		add_ln63_2 : 2
		tmp_11_cast : 3
		tmp_s : 4
		zext_ln63_5 : 5
		tmp_13_cast : 3
		p_shl2 : 4
		add_ln63_3 : 6
		add_ln63_4 : 7
		zext_ln63_6 : 8
		conv3_weights_addr : 9
		conv3_weights_load : 10
		input_fm_buffer_load : 3
	State 18
		mul_ln63_2 : 1
		add_ln63_5 : 2
		zext_ln63_8 : 3
		mul_ln63_3 : 4
		zext_ln63_10 : 1
		add_ln63_7 : 2
	State 19
		mul : 1
	State 20
		add_ln63_6 : 1
	State 21
		zext_ln63_9 : 1
		input_fm_buffer_addr_4 : 2
		add_ln63_8 : 1
		add_ln63_9 : 2
		zext_ln63_12 : 3
		conv3_weights_addr_1 : 4
		conv3_weights_load_1 : 5
		input_fm_buffer_load_1 : 3
	State 22
		mul_ln63_4 : 1
		add_ln63_10 : 2
		zext_ln63_15 : 3
		mul_ln63_5 : 4
	State 23
		mul44_1 : 1
	State 24
		add_ln63_11 : 1
	State 25
		zext_ln63_16 : 1
		input_fm_buffer_addr_5 : 2
		zext_ln63_17 : 1
		add_ln63_12 : 2
		add_ln63_13 : 3
		zext_ln63_18 : 4
		p_shl3 : 4
		add_ln63_14 : 5
		add_ln63_15 : 6
		zext_ln63_19 : 7
		conv3_weights_addr_2 : 8
		conv3_weights_load_2 : 9
		input_fm_buffer_load_2 : 3
	State 26
		mul_ln63_6 : 1
		add_ln63_16 : 2
		zext_ln63_22 : 3
		mul_ln63_7 : 4
	State 27
		mul44_2 : 1
	State 28
		add_ln63_17 : 1
	State 29
		zext_ln63_23 : 1
		input_fm_buffer_addr_6 : 2
		zext_ln63_24 : 1
		add_ln63_18 : 2
		add_ln63_19 : 3
		zext_ln63_25 : 4
		p_shl5 : 4
		add_ln63_20 : 5
		add_ln63_21 : 6
		zext_ln63_26 : 7
		conv3_weights_addr_3 : 8
		conv3_weights_load_3 : 9
		input_fm_buffer_load_3 : 3
	State 30
		mul_ln63_8 : 1
		add_ln63_22 : 2
		zext_ln63_29 : 3
		mul_ln63_9 : 4
	State 31
		mul44_3 : 1
	State 32
		add_ln63_23 : 1
	State 33
		zext_ln63_30 : 1
		input_fm_buffer_addr_7 : 2
		zext_ln63_31 : 1
		add_ln63_24 : 2
		add_ln63_25 : 3
		zext_ln63_32 : 4
		p_shl7 : 4
		add_ln63_26 : 5
		add_ln63_27 : 6
		zext_ln63_33 : 7
		conv3_weights_addr_4 : 8
		conv3_weights_load_4 : 9
		input_fm_buffer_load_4 : 3
	State 34
		mul_ln63_10 : 1
		add_ln63_28 : 2
		zext_ln63_36 : 3
		mul_ln63_11 : 4
	State 35
		mul44_4 : 1
	State 36
		add_ln63_29 : 1
	State 37
		zext_ln63_37 : 1
		input_fm_buffer_addr_8 : 2
		zext_ln63_38 : 1
		add_ln63_30 : 2
		add_ln63_31 : 3
		zext_ln63_39 : 4
		p_shl8 : 4
		add_ln63_32 : 5
		add_ln63_33 : 6
		zext_ln63_40 : 7
		conv3_weights_addr_5 : 8
		conv3_weights_load_5 : 9
		input_fm_buffer_load_5 : 3
	State 38
		mul_ln63_12 : 1
		add_ln63_34 : 2
		zext_ln63_43 : 3
		mul_ln63_13 : 4
		zext_ln63_45 : 1
		add_ln63_36 : 2
		add_ln63_37 : 3
		zext_ln63_46 : 4
		p_shl6 : 4
		add_ln63_38 : 5
		add_ln63_39 : 6
		mul_ln63_14 : 1
		add_ln63_40 : 2
		zext_ln63_50 : 3
		mul_ln63_15 : 4
		zext_ln63_52 : 1
		add_ln63_42 : 2
		add_ln63_43 : 3
		zext_ln63_53 : 4
		p_shl4 : 4
		add_ln63_44 : 5
		add_ln63_45 : 6
	State 39
		mul44_5 : 1
	State 40
		add_ln63_35 : 1
		add_ln63_41 : 1
	State 41
		zext_ln63_44 : 1
		input_fm_buffer_addr_9 : 2
		conv3_weights_addr_6 : 1
		conv3_weights_load_6 : 2
		input_fm_buffer_load_6 : 3
	State 42
	State 43
		mul44_6 : 1
	State 44
	State 45
		input_fm_buffer_addr_10 : 1
		conv3_weights_addr_7 : 1
		conv3_weights_load_7 : 2
		input_fm_buffer_load_7 : 2
	State 46
	State 47
		mul44_7 : 1
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		add_ln129_1 : 1
		zext_ln129 : 1
		icmp_ln129 : 1
		add_ln129 : 1
		br_ln129 : 2
		empty_74 : 2
		zext_ln132 : 3
		tmp_8 : 3
		sub_ln132 : 4
	State 55
		zext_ln132_1 : 1
		add_ln132_1 : 2
		zext_ln132_2 : 3
		output_fm_buffer_0_addr_2 : 4
		zext_ln130 : 1
		icmp_ln130 : 1
		add_ln130 : 1
		br_ln130 : 2
		output_fm_buffer_0_load_1 : 5
		add_ln132 : 2
		zext_ln132_3 : 3
		add_ln132_2 : 4
	State 56
		output_ftmap_addr_1 : 1
		bitcast_ln132 : 1
		store_ln132 : 2
	State 57
		exitcond8314 : 1
		empty_76 : 1
		br_ln0 : 2
		p_cast45 : 1
		output_fm_buffer_0_addr : 2
		store_ln0 : 3
	State 58
		zext_ln83 : 1
		tmp_4 : 1
		sub_ln83 : 2
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
	State 59
		zext_ln83_1 : 1
		add_ln83 : 2
		zext_ln83_2 : 3
		output_ftmap_addr : 4
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		output_ftmap_load : 5
	State 60
	State 61
		add : 1
	State 62
	State 63
	State 64
	State 65
	State 66
		tmp_1 : 1
		trunc_ln84 : 1
		icmp_ln84 : 2
		icmp_ln84_1 : 2
		or_ln84 : 3
		and_ln84 : 3
		select_ln84 : 3
		store_ln83 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |           add_ln31_1_fu_846           |    0    |    0    |    15   |
|          |            add_ln31_fu_858            |    0    |    0    |    9    |
|          |              empty_fu_864             |    0    |    0    |    15   |
|          |           add_ln32_1_fu_883           |    0    |    0    |    15   |
|          |            add_ln32_fu_895            |    0    |    0    |    9    |
|          |            empty_70_fu_915            |    0    |    0    |    25   |
|          |           add_ln112_1_fu_926          |    0    |    0    |    15   |
|          |           add_ln107_1_fu_935          |    0    |    0    |    19   |
|          |            add_ln107_fu_951           |    0    |    0    |    13   |
|          |            add_ln116_fu_997           |    0    |    0    |    19   |
|          |           add_ln108_fu_1023           |    0    |    0    |    14   |
|          |            empty_71_fu_1029           |    0    |    0    |    16   |
|          |          add_ln116_1_fu_1082          |    0    |    0    |    18   |
|          |          add_ln116_2_fu_1113          |    0    |    0    |    25   |
|          |           add_ln109_fu_1133           |    0    |    0    |    14   |
|          |           add_ln112_fu_1139           |    0    |    0    |    16   |
|          |          add_ln116_3_fu_1192          |    0    |    0    |    25   |
|          |           add_ln48_1_fu_1231          |    0    |    0    |    20   |
|          |            add_ln48_fu_1243           |    0    |    0    |    14   |
|          |            empty_72_fu_1253           |    0    |    0    |    20   |
|          |            add_ln49_fu_1270           |    0    |    0    |    14   |
|          |            add_ln52_fu_1290           |    0    |    0    |    10   |
|          |            empty_73_fu_1296           |    0    |    0    |    14   |
|          |            add_ln53_fu_1320           |    0    |    0    |    10   |
|          |            add_ln57_fu_1326           |    0    |    0    |    14   |
|          |           add_ln63_2_fu_1378          |    0    |    0    |    15   |
|          |           add_ln63_3_fu_1426          |    0    |    0    |    18   |
|          |           add_ln63_4_fu_1432          |    0    |    0    |    18   |
|          |            add_ln61_fu_1442           |    0    |    0    |    13   |
|          |           add_ln63_7_fu_1497          |    0    |    0    |    14   |
|          |           add_ln63_8_fu_1521          |    0    |    0    |    18   |
|          |           add_ln63_9_fu_1527          |    0    |    0    |    18   |
|          |          add_ln63_12_fu_1575          |    0    |    0    |    16   |
|    add   |          add_ln63_13_fu_1581          |    0    |    0    |    19   |
|          |          add_ln63_14_fu_1598          |    0    |    0    |    18   |
|          |          add_ln63_15_fu_1604          |    0    |    0    |    18   |
|          |          add_ln63_18_fu_1652          |    0    |    0    |    16   |
|          |          add_ln63_19_fu_1658          |    0    |    0    |    19   |
|          |          add_ln63_20_fu_1675          |    0    |    0    |    18   |
|          |          add_ln63_21_fu_1681          |    0    |    0    |    18   |
|          |          add_ln63_24_fu_1729          |    0    |    0    |    16   |
|          |          add_ln63_25_fu_1735          |    0    |    0    |    19   |
|          |          add_ln63_26_fu_1752          |    0    |    0    |    18   |
|          |          add_ln63_27_fu_1758          |    0    |    0    |    18   |
|          |          add_ln63_30_fu_1806          |    0    |    0    |    16   |
|          |          add_ln63_31_fu_1812          |    0    |    0    |    19   |
|          |          add_ln63_32_fu_1829          |    0    |    0    |    18   |
|          |          add_ln63_33_fu_1835          |    0    |    0    |    18   |
|          |          add_ln63_36_fu_1876          |    0    |    0    |    16   |
|          |          add_ln63_37_fu_1882          |    0    |    0    |    19   |
|          |          add_ln63_38_fu_1899          |    0    |    0    |    18   |
|          |          add_ln63_39_fu_1905          |    0    |    0    |    18   |
|          |          add_ln63_42_fu_1941          |    0    |    0    |    16   |
|          |          add_ln63_43_fu_1947          |    0    |    0    |    19   |
|          |          add_ln63_44_fu_1964          |    0    |    0    |    18   |
|          |          add_ln63_45_fu_1970          |    0    |    0    |    18   |
|          |          add_ln129_1_fu_2006          |    0    |    0    |    20   |
|          |           add_ln129_fu_2022           |    0    |    0    |    14   |
|          |            empty_74_fu_2028           |    0    |    0    |    15   |
|          |          add_ln132_1_fu_2055          |    0    |    0    |    20   |
|          |           add_ln130_fu_2076           |    0    |    0    |    14   |
|          |           add_ln132_fu_2082           |    0    |    0    |    15   |
|          |          add_ln132_2_fu_2092          |    0    |    0    |    23   |
|          |            empty_76_fu_2112           |    0    |    0    |    20   |
|          |            add_ln80_fu_2150           |    0    |    0    |    15   |
|          |            add_ln83_fu_2160           |    0    |    0    |    23   |
|          |            add_ln81_fu_2176           |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_792              |    2    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|
|          |           mul_ln108_fu_1007           |    1    |    0    |    5    |
|          |            mul_ln63_fu_1340           |    0    |    0    |    40   |
|          |           mul_ln63_2_fu_1457          |    0    |    0    |    40   |
|          |           mul_ln63_4_fu_1546          |    0    |    0    |    40   |
|    mul   |           mul_ln63_6_fu_1623          |    0    |    0    |    40   |
|          |           mul_ln63_8_fu_1700          |    0    |    0    |    40   |
|          |          mul_ln63_10_fu_1777          |    0    |    0    |    40   |
|          |          mul_ln63_12_fu_1858          |    0    |    0    |    40   |
|          |          mul_ln63_14_fu_1923          |    0    |    0    |    40   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln31_fu_852           |    0    |    0    |    9    |
|          |            icmp_ln32_fu_889           |    0    |    0    |    9    |
|          |           exitcond393_fu_909          |    0    |    0    |    25   |
|          |           icmp_ln107_fu_945           |    0    |    0    |    13   |
|          |           icmp_ln108_fu_1017          |    0    |    0    |    14   |
|          |           icmp_ln41_fu_1042           |    0    |    0    |    17   |
|          |           icmp_ln109_fu_1127          |    0    |    0    |    14   |
|          |          icmp_ln41_1_fu_1152          |    0    |    0    |    17   |
|          |           icmp_ln48_fu_1237           |    0    |    0    |    14   |
|   icmp   |           icmp_ln49_fu_1264           |    0    |    0    |    14   |
|          |           icmp_ln52_fu_1284           |    0    |    0    |    10   |
|          |           icmp_ln53_fu_1314           |    0    |    0    |    10   |
|          |           icmp_ln129_fu_2016          |    0    |    0    |    14   |
|          |           icmp_ln130_fu_2070          |    0    |    0    |    14   |
|          |          exitcond8314_fu_2106         |    0    |    0    |    20   |
|          |           icmp_ln80_fu_2144           |    0    |    0    |    15   |
|          |           icmp_ln81_fu_2170           |    0    |    0    |    15   |
|          |           icmp_ln84_fu_2208           |    0    |    0    |    15   |
|          |          icmp_ln84_1_fu_2214          |    0    |    0    |    30   |
|----------|---------------------------------------|---------|---------|---------|
|   fmul   |               grp_fu_797              |    3    |   128   |   135   |
|----------|---------------------------------------|---------|---------|---------|
|          |            sub_ln116_fu_973           |    0    |    0    |    17   |
|    sub   |          sub_ln116_1_fu_1103          |    0    |    0    |    25   |
|          |           sub_ln132_fu_2045           |    0    |    0    |    23   |
|          |            sub_ln83_fu_2138           |    0    |    0    |    23   |
|----------|---------------------------------------|---------|---------|---------|
|          |          select_ln40_fu_1056          |    0    |    0    |    10   |
|          |            yClamped_fu_1070           |    0    |    0    |    10   |
|  select  |         select_ln40_2_fu_1166         |    0    |    0    |    10   |
|          |            xClamped_fu_1180           |    0    |    0    |    10   |
|          |          select_ln84_fu_2232          |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|    mux   |              tmp_fu_1209              |    0    |    0    |    43   |
|----------|---------------------------------------|---------|---------|---------|
|          |            or_ln40_fu_1064            |    0    |    0    |    2    |
|          |           or_ln40_1_fu_1174           |    0    |    0    |    2    |
|          |            or_ln61_fu_1448            |    0    |    0    |    0    |
|          |            or_ln63_fu_1469            |    0    |    0    |    5    |
|          |           or_ln61_1_fu_1537           |    0    |    0    |    0    |
|    or    |           or_ln61_2_fu_1614           |    0    |    0    |    0    |
|          |           or_ln61_3_fu_1691           |    0    |    0    |    0    |
|          |           or_ln61_4_fu_1768           |    0    |    0    |    0    |
|          |           or_ln61_5_fu_1845           |    0    |    0    |    0    |
|          |           or_ln61_6_fu_1910           |    0    |    0    |    0    |
|          |            or_ln84_fu_2220            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |              grp_fu_2241              |    1    |    0    |    0    |
|          |              grp_fu_2250              |    1    |    0    |    0    |
|          |              grp_fu_2259              |    1    |    0    |    0    |
| addmuladd|              grp_fu_2268              |    1    |    0    |    0    |
|          |              grp_fu_2277              |    1    |    0    |    0    |
|          |              grp_fu_2286              |    1    |    0    |    0    |
|          |              grp_fu_2295              |    1    |    0    |    0    |
|          |              grp_fu_2304              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    and   |            and_ln84_fu_2226           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|   read   | conv3_biases_0_0_val_read_read_fu_236 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   fcmp   |               grp_fu_801              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln31_fu_842           |    0    |    0    |    0    |
|          |            zext_ln32_fu_879           |    0    |    0    |    0    |
|          |            p_cast38_fu_921            |    0    |    0    |    0    |
|          |           zext_ln116_fu_957           |    0    |    0    |    0    |
|          |          zext_ln116_1_fu_969          |    0    |    0    |    0    |
|          |          zext_ln116_2_fu_993          |    0    |    0    |    0    |
|          |           zext_ln108_fu_1003          |    0    |    0    |    0    |
|          |          zext_ln108_1_fu_1013         |    0    |    0    |    0    |
|          |          zext_ln116_3_fu_1109         |    0    |    0    |    0    |
|          |          zext_ln116_4_fu_1118         |    0    |    0    |    0    |
|          |           zext_ln109_fu_1123          |    0    |    0    |    0    |
|          |          zext_ln116_5_fu_1197         |    0    |    0    |    0    |
|          |            tx_cast_fu_1249            |    0    |    0    |    0    |
|          |            p_cast41_fu_1259           |    0    |    0    |    0    |
|          |           zext_ln52_fu_1276           |    0    |    0    |    0    |
|          |          zext_ln52_1_fu_1280          |    0    |    0    |    0    |
|          |           zext_ln53_fu_1302           |    0    |    0    |    0    |
|          |          zext_ln53_1_fu_1306          |    0    |    0    |    0    |
|          |          zext_ln53_2_fu_1310          |    0    |    0    |    0    |
|          |           zext_ln61_fu_1332           |    0    |    0    |    0    |
|          |          zext_ln63_1_fu_1336          |    0    |    0    |    0    |
|          |           zext_ln63_fu_1358           |    0    |    0    |    0    |
|          |          zext_ln63_3_fu_1362          |    0    |    0    |    0    |
|          |          zext_ln63_4_fu_1374          |    0    |    0    |    0    |
|          |          zext_ln63_5_fu_1402          |    0    |    0    |    0    |
|          |          zext_ln63_6_fu_1437          |    0    |    0    |    0    |
|          |          zext_ln63_7_fu_1453          |    0    |    0    |    0    |
|          |          zext_ln63_10_fu_1493         |    0    |    0    |    0    |
|          |          zext_ln63_9_fu_1507          |    0    |    0    |    0    |
|          |          zext_ln63_11_fu_1511         |    0    |    0    |    0    |
|          |          zext_ln63_12_fu_1532         |    0    |    0    |    0    |
|          |          zext_ln63_14_fu_1542         |    0    |    0    |    0    |
|          |          zext_ln63_13_fu_1557         |    0    |    0    |    0    |
|          |          zext_ln63_16_fu_1560         |    0    |    0    |    0    |
|          |          zext_ln63_17_fu_1571         |    0    |    0    |    0    |
|          |          zext_ln63_18_fu_1586         |    0    |    0    |    0    |
|          |          zext_ln63_19_fu_1609         |    0    |    0    |    0    |
|          |          zext_ln63_21_fu_1619         |    0    |    0    |    0    |
|   zext   |          zext_ln63_20_fu_1634         |    0    |    0    |    0    |
|          |          zext_ln63_23_fu_1637         |    0    |    0    |    0    |
|          |          zext_ln63_24_fu_1648         |    0    |    0    |    0    |
|          |          zext_ln63_25_fu_1663         |    0    |    0    |    0    |
|          |          zext_ln63_26_fu_1686         |    0    |    0    |    0    |
|          |          zext_ln63_28_fu_1696         |    0    |    0    |    0    |
|          |          zext_ln63_27_fu_1711         |    0    |    0    |    0    |
|          |          zext_ln63_30_fu_1714         |    0    |    0    |    0    |
|          |          zext_ln63_31_fu_1725         |    0    |    0    |    0    |
|          |          zext_ln63_32_fu_1740         |    0    |    0    |    0    |
|          |          zext_ln63_33_fu_1763         |    0    |    0    |    0    |
|          |          zext_ln63_35_fu_1773         |    0    |    0    |    0    |
|          |          zext_ln63_34_fu_1788         |    0    |    0    |    0    |
|          |          zext_ln63_37_fu_1791         |    0    |    0    |    0    |
|          |          zext_ln63_38_fu_1802         |    0    |    0    |    0    |
|          |          zext_ln63_39_fu_1817         |    0    |    0    |    0    |
|          |          zext_ln63_40_fu_1840         |    0    |    0    |    0    |
|          |          zext_ln63_41_fu_1850         |    0    |    0    |    0    |
|          |          zext_ln63_42_fu_1854         |    0    |    0    |    0    |
|          |          zext_ln63_45_fu_1872         |    0    |    0    |    0    |
|          |          zext_ln63_46_fu_1887         |    0    |    0    |    0    |
|          |          zext_ln63_48_fu_1915         |    0    |    0    |    0    |
|          |          zext_ln63_49_fu_1919         |    0    |    0    |    0    |
|          |          zext_ln63_52_fu_1937         |    0    |    0    |    0    |
|          |          zext_ln63_53_fu_1952         |    0    |    0    |    0    |
|          |          zext_ln63_44_fu_1980         |    0    |    0    |    0    |
|          |          zext_ln63_47_fu_1984         |    0    |    0    |    0    |
|          |          zext_ln63_51_fu_1993         |    0    |    0    |    0    |
|          |          zext_ln63_54_fu_1997         |    0    |    0    |    0    |
|          |           zext_ln129_fu_2012          |    0    |    0    |    0    |
|          |           zext_ln132_fu_2033          |    0    |    0    |    0    |
|          |          zext_ln132_1_fu_2051         |    0    |    0    |    0    |
|          |          zext_ln132_2_fu_2061         |    0    |    0    |    0    |
|          |           zext_ln130_fu_2066          |    0    |    0    |    0    |
|          |          zext_ln132_3_fu_2088         |    0    |    0    |    0    |
|          |          zext_ln132_4_fu_2097         |    0    |    0    |    0    |
|          |            p_cast45_fu_2118           |    0    |    0    |    0    |
|          |           zext_ln83_fu_2126           |    0    |    0    |    0    |
|          |          zext_ln83_1_fu_2156          |    0    |    0    |    0    |
|          |          zext_ln83_2_fu_2165          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             p_cast3_fu_870            |    0    |    0    |    0    |
|          |           sext_ln112_fu_931           |    0    |    0    |    0    |
|   sext   |           sext_ln107_fu_979           |    0    |    0    |    0    |
|          |           sext_ln116_fu_1078          |    0    |    0    |    0    |
|          |          sext_ln116_1_fu_1087         |    0    |    0    |    0    |
|          |          sext_ln116_2_fu_1188         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           trunc_ln107_fu_941          |    0    |    0    |    0    |
|   trunc  |          trunc_ln116_fu_1091          |    0    |    0    |    0    |
|          |           trunc_ln61_fu_1346          |    0    |    0    |    0    |
|          |           trunc_ln84_fu_2204          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_6_fu_961             |    0    |    0    |    0    |
|          |             p_shl1_fu_1095            |    0    |    0    |    0    |
|          |             tmp_9_fu_1366             |    0    |    0    |    0    |
|          |             tmp_s_fu_1394             |    0    |    0    |    0    |
|          |             p_shl2_fu_1416            |    0    |    0    |    0    |
|          |             tmp_13_fu_1485            |    0    |    0    |    0    |
|          |             p_shl_fu_1514             |    0    |    0    |    0    |
|          |             tmp_14_fu_1564            |    0    |    0    |    0    |
|          |             p_shl3_fu_1590            |    0    |    0    |    0    |
|          |             tmp_15_fu_1641            |    0    |    0    |    0    |
|bitconcatenate|             p_shl5_fu_1667            |    0    |    0    |    0    |
|          |             tmp_16_fu_1718            |    0    |    0    |    0    |
|          |             p_shl7_fu_1744            |    0    |    0    |    0    |
|          |             tmp_17_fu_1795            |    0    |    0    |    0    |
|          |             p_shl8_fu_1821            |    0    |    0    |    0    |
|          |             tmp_18_fu_1864            |    0    |    0    |    0    |
|          |             p_shl6_fu_1891            |    0    |    0    |    0    |
|          |             tmp_19_fu_1929            |    0    |    0    |    0    |
|          |             p_shl4_fu_1956            |    0    |    0    |    0    |
|          |             tmp_8_fu_2037             |    0    |    0    |    0    |
|          |             tmp_4_fu_2130             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln1_fu_983           |    0    |    0    |    0    |
|          |          tmp_11_cast_fu_1384          |    0    |    0    |    0    |
|partselect|          tmp_13_cast_fu_1406          |    0    |    0    |    0    |
|          |             tmp_12_fu_1475            |    0    |    0    |    0    |
|          |             tmp_1_fu_2194             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_3_fu_1034             |    0    |    0    |    0    |
|          |             tmp_5_fu_1048             |    0    |    0    |    0    |
| bitselect|             tmp_7_fu_1144             |    0    |    0    |    0    |
|          |             tmp_10_fu_1158            |    0    |    0    |    0    |
|          |             tmp_11_fu_1350            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    shl   |            shl_ln63_fu_1463           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    14   |   355   |   2311  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                        add51_725_reg_724                       |   32   |
|                     add51_7_lcssa27_reg_700                    |   32   |
|                  add51_7_lcssa_lcssa28_reg_678                 |   32   |
|                        add51_7_reg_2765                        |   32   |
|                      add_ln107_1_reg_2392                      |   12   |
|                       add_ln107_reg_2400                       |    6   |
|                       add_ln108_reg_2423                       |    7   |
|                       add_ln109_reg_2441                       |    7   |
|                      add_ln129_1_reg_2770                      |   13   |
|                       add_ln129_reg_2778                       |    7   |
|                       add_ln130_reg_2796                       |    7   |
|                      add_ln132_2_reg_2801                      |   16   |
|                       add_ln31_1_reg_2336                      |    8   |
|                        add_ln31_reg_2344                       |    2   |
|                       add_ln32_1_reg_2366                      |    8   |
|                        add_ln32_reg_2374                       |    2   |
|                       add_ln48_1_reg_2486                      |   13   |
|                        add_ln48_reg_2494                       |    7   |
|                        add_ln49_reg_2507                       |    7   |
|                        add_ln52_reg_2531                       |    3   |
|                        add_ln53_reg_2563                       |    3   |
|                        add_ln61_reg_2605                       |    6   |
|                      add_ln63_39_reg_2715                      |   10   |
|                      add_ln63_41_reg_2740                      |   18   |
|                      add_ln63_45_reg_2720                      |   10   |
|                       add_ln63_7_reg_2610                      |    8   |
|                        add_ln80_reg_2822                       |    8   |
|                        add_ln81_reg_2835                       |    8   |
|                     bitcast_ln63_1_reg_2637                    |   32   |
|                     bitcast_ln63_2_reg_2658                    |   32   |
|                     bitcast_ln63_3_reg_2679                    |   32   |
|                     bitcast_ln63_4_reg_2700                    |   32   |
|                     bitcast_ln63_5_reg_2725                    |   32   |
|                     bitcast_ln63_6_reg_2745                    |   32   |
|                     bitcast_ln63_7_reg_2760                    |   32   |
|                      bitcast_ln63_reg_2616                     |   32   |
|                      bitcast_ln83_reg_2845                     |   32   |
|                           bx_reg_619                           |    7   |
|                           by_reg_608                           |    7   |
|               conv3_biases_0_0_val_read_reg_2326               |   32   |
|                  conv3_weights_addr_1_reg_2626                 |   10   |
|                  conv3_weights_addr_2_reg_2647                 |   10   |
|                  conv3_weights_addr_3_reg_2668                 |   10   |
|                  conv3_weights_addr_4_reg_2689                 |   10   |
|                  conv3_weights_addr_5_reg_2710                 |   10   |
|                  conv3_weights_addr_6_reg_2735                 |   10   |
|                  conv3_weights_addr_7_reg_2755                 |   10   |
|                   conv3_weights_addr_reg_2600                  |   10   |
|                        empty_69_reg_574                        |   18   |
|                        empty_70_reg_2382                       |   18   |
|                        empty_75_reg_770                        |   13   |
|                        empty_76_reg_2809                       |   13   |
|                input_fm_buffer_addr_10_reg_2750                |   18   |
|                 input_fm_buffer_addr_2_reg_2433                |   18   |
|                 input_fm_buffer_addr_3_reg_2595                |   18   |
|                 input_fm_buffer_addr_4_reg_2621                |   18   |
|                 input_fm_buffer_addr_5_reg_2642                |   18   |
|                 input_fm_buffer_addr_6_reg_2663                |   18   |
|                 input_fm_buffer_addr_7_reg_2684                |   18   |
|                 input_fm_buffer_addr_8_reg_2705                |   18   |
|                 input_fm_buffer_addr_9_reg_2730                |   18   |
|                           kx_reg_689                           |    3   |
|                           ky_reg_666                           |    3   |
|                       mul_ln108_reg_2415                       |   18   |
|                          nin_1_reg_712                         |    6   |
|                           nin_reg_585                          |    6   |
|                       or_ln61_1_reg_2631                       |    5   |
|                       or_ln61_2_reg_2652                       |    5   |
|                       or_ln61_3_reg_2673                       |    5   |
|                       or_ln61_4_reg_2694                       |    5   |
|               output_fm_buffer_0_addr_1_reg_2499               |   13   |
|               output_fm_buffer_0_addr_2_reg_2788               |   13   |
|                output_fm_buffer_0_load_reg_2512                |   32   |
|                   output_ftmap_addr_reg_2827                   |   16   |
|                   output_ftmap_load_reg_2840                   |   32   |
|                        p_cast3_reg_2349                        |   10   |
|                        phi_mul20_reg_642                       |   13   |
|                        phi_mul22_reg_747                       |   13   |
|                        phi_mul24_reg_562                       |    8   |
|                     phi_mul26_load_reg_2331                    |    8   |
|                       phi_mul26_reg_2312                       |    8   |
|                         phi_mul_reg_596                        |   12   |
|                             reg_806                            |   32   |
|                             reg_810                            |   32   |
|                             reg_815                            |   32   |
|                             reg_820                            |   32   |
|                       sext_ln107_reg_2405                      |   12   |
|                       sext_ln112_reg_2387                      |   10   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_reg_2446|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_reg_2451|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_reg_2456|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_reg_2461|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_reg_2466|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53_reg_2471|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54_reg_2476|   18   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55_reg_2481|   18   |
|                      sub_ln116_1_reg_2428                      |   18   |
|                       sub_ln132_reg_2783                       |   16   |
|                        sub_ln83_reg_2814                       |   16   |
|                           ti_reg_551                           |    2   |
|                           tj_reg_2319                          |    2   |
|                         tmp_11_reg_2591                        |    1   |
|                       trunc_ln1_reg_2410                       |    3   |
|                       trunc_ln61_reg_2580                      |    5   |
|                          tx_1_reg_759                          |    7   |
|                           tx_reg_654                           |    7   |
|                          ty_1_reg_736                          |    7   |
|                           ty_reg_630                           |    7   |
|                           xr_reg_781                           |    8   |
|                           yr_reg_2354                          |    8   |
|                       zext_ln32_reg_2361                       |    9   |
|                       zext_ln52_reg_2517                       |    8   |
|                      zext_ln53_1_reg_2548                      |   10   |
|                       zext_ln53_reg_2536                       |   12   |
|                       zext_ln61_reg_2568                       |   18   |
+----------------------------------------------------------------+--------+
|                              Total                             |  1654  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_249 |  p0  |  18  |  18  |   324  ||    89   |
| grp_access_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_319 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_325 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_331 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_337 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_343 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_349 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_355 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_361 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_374 |  p0  |   5  |  13  |   65   ||    26   |
| grp_access_fu_374 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_394 |  p0  |  16  |  10  |   160  ||    65   |
| grp_access_fu_528 |  p0  |   3  |  16  |   48   ||    14   |
| grp_access_fu_528 |  p1  |   2  |  32  |   64   ||    9    |
| phi_mul24_reg_562 |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul_reg_596  |  p0  |   2  |  12  |   24   ||    9    |
|     ty_reg_630    |  p0  |   2  |   7  |   14   ||    9    |
| phi_mul20_reg_642 |  p0  |   2  |  13  |   26   ||    9    |
|     tx_reg_654    |  p0  |   2  |   7  |   14   ||    9    |
|     ky_reg_666    |  p0  |   2  |   3  |    6   ||    9    |
|   nin_1_reg_712   |  p0  |   2  |   6  |   12   ||    9    |
| phi_mul22_reg_747 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_792    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_792    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_797    |  p0  |  16  |  32  |   512  ||    65   |
|    grp_fu_2241    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2250    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2259    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2268    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2277    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2286    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2295    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_2304    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2031  ||  15.247 ||   531   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   355  |  2311  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   531  |
|  Register |    -   |    -   |  1654  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   15   |  2009  |  2842  |
+-----------+--------+--------+--------+--------+
