#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 10:42:38 2022
# Process ID: 3892
# Current directory: D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9904 D:\xilinxtrain\GBCR2\GBCR2_SEU_Test20220423\GBCR2_SEU_Test.xpr
# Log file: D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/vivado.log
# Journal file: D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'tri_mode_ethernet_mac_0' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'tri_mode_ethernet_mac_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-5178] IP tri_mode_ethernet_mac_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 995.633 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 995.633 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203336139A
set_property PROGRAM.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7k325t_0] -mem_dev [lindex [get_cfgmem_parts {28f00ap30t-bpi-x16}] 0]
set_property PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.512 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203336139A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203336139A
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/xilinxtrain/GBCR2/GBCR2_SEU_Test20220423/GBCR2_SEU_Test.runs/impl_1/GBCR2_SEU_Test.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.664 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 17:24:40 2022...
