{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661508412053 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661508412053 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661508412078 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661508412078 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661508412103 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661508412103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661508412664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661508412665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 06:06:52 2022 " "Processing started: Fri Aug 26 06:06:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661508412665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508412665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508412665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661508413252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsquare/sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426471 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426476 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/middlec_187-samples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/middlec_187-samples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiddleCSine8Table-behavior " "Found design unit 1: MiddleCSine8Table-behavior" {  } { { "MiddleCSine/MiddleC_187-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_187-Samples.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426481 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiddleCSine8Table " "Found entity 1: MiddleCSine8Table" {  } { { "MiddleCSine/MiddleC_187-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_187-Samples.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debounce.vhd " "Can't analyze file -- file Debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661508426496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426498 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661508426501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661508426573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661508426586 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sqOut Sound_SQWave_Middle_C.vhd(51) " "Inferred latch for \"o_sqOut\" at Sound_SQWave_Middle_C.vhd(51)" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426588 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661508426589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:PWMCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:PWMCounter\"" {  } { { "FPGA_Sound.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661508426590 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00\" 2 11 Sound_PWM_Middle_C.vhd(60) " "VHDL Expression error at Sound_PWM_Middle_C.vhd(60): expression \"\"00\"\" has 2 elements ; expected 11 elements." {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 60 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1661508426591 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 11 Sound_PWM_Middle_C.vhd(63) " "VHDL expression error at Sound_PWM_Middle_C.vhd(63): expression has 2 elements, but must have 11 elements" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 63 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1661508426591 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_dataIn Sound_PWM_Middle_C.vhd(56) " "VHDL error at Sound_PWM_Middle_C.vhd(56): formal port or parameter \"i_dataIn\" must have actual or default value" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1661508426591 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "11 2 Sound_PWM_Middle_C.vhd(63) " "VHDL expression error at Sound_PWM_Middle_C.vhd(63): expression has 11 elements, but must have 2 elements" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/Sound_PWM_Middle_C.vhd" 63 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1661508426591 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Sound_PWM_Middle_C:PWMCounter " "Can't elaborate user hierarchy \"Sound_PWM_Middle_C:PWMCounter\"" {  } { { "FPGA_Sound.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661508426592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661508426731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 26 06:07:06 2022 " "Processing ended: Fri Aug 26 06:07:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661508426731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661508426731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661508426731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508426731 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1661508427483 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661508427483 ""}
