#set_logic_zero [get_ports {a0h_jyield}]
#set_logic_zero [get_ports {a0h_cpad[0]}]
#set_logic_zero [get_ports {a0h_cpad[1]}]
#set_logic_zero [get_ports {a0h_cpad[2]}]
