{
    "spec": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module implements an interconnect system for a System-on-Chip (SoC) design, managing communication between various components including a Nios II processor, memory, and peripherals. It features input ports for clock, reset, and master signals from the Nios II processor, and output ports for slave components such as JTAG UART, timer, and SDRAM. The module utilizes numerous internal signals for address routing, data width adaptation, and arbitration. Key components include address routers, command and response demultiplexers, data width adapters, and arbitration logic. The interconnect system handles address routing, data width adaptation, burst adaptation, and arbitration between multiple masters and slaves, efficiently managing data transfers between different parts of the system with potentially different bus widths and protocols. This complex module forms",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect or bus system for a System-on-Chip (SoC) design. It manages communication between various components of the system, including a Nios II processor, memory, and peripherals. The module implements address routing, data width adaptation, burst adaptation, and arbitration between multiple masters and slaves. It contains numerous subcomponents such as address routers, command and response demultiplexers, data width adapters, and arbitration logic to efficiently handle data transfers between different parts of the system with potentially different bus widths and protocols."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the DE1_SoC_QSYS_mm_interconnect_0 module:\n\nInput ports:\n- pll_outclk0_clk\n- nios2_qsys_reset_n_reset_bridge_in_reset_reset\n- onchip_memory2_reset1_reset_bridge_in_reset_reset\n- nios2_qsys_data_master_address\n- nios2_qsys_data_master_byteenable\n- nios2_qsys_data_master_read\n- nios2_qsys_data_master_write\n- nios2_qsys_data_master_writedata\n- nios2_qsys_data_master_debugaccess\n- nios2_qsys_instruction_master_address\n- nios2_qsys_instruction_master_read\n\nExplanation: These input ports provide clock, reset signals, and various control signals from the Nios II processor's data and instruction masters, including address lines, read/write controls, and data inputs.\n\nOutput ports:\n- nios2_qsys_data_master_waitrequest\n- nios2_qsys_data_master_readdata\n- nios2_qsys_data_master_readdatavalid\n- nios2_qsys_instruction_master_waitrequest\n- nios2_qsys_instruction_master_readdata\n- nios2_qsys_instruction_master_readdatavalid\n- jtag_uart_avalon_jtag_slave_address\n- jtag_uart_avalon_jtag_slave_write\n- jtag_uart_avalon_jtag_slave_read\n- jtag_uart_avalon_jtag_slave_writedata\n- jtag_uart_avalon_jtag_slave_chipselect\n- key_s1_address\n- key_s1_write\n- key_s1_writedata\n- key_s1_chipselect\n- nios2_qsys_jtag_debug_module_address\n- nios2_qsys_jtag_debug_module_write\n- nios2_qsys_jtag_debug_module_read\n- nios2_qsys_jtag_debug_module_writedata\n- nios2_qsys_jtag_debug_module_byteenable\n- nios2_qsys_jtag_debug_module_debugaccess\n- onchip_memory2_s1_address\n- onchip_memory2_s1_write\n- onchip_memory2_s1_writedata\n- onchip_memory2_s1_byteenable\n- onchip_memory2_s1_chipselect\n- onchip_memory2_s1_clken\n- sdram_s1_address\n- sdram_s1_write\n- sdram_s1_read\n- sdram_s1_writedata\n- sdram_s1_byteenable\n- sdram_s1_chipselect\n- sysid_qsys_control_slave_address\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n\nExplanation: These output ports provide control signals, addresses, and data to various slave components in the system, including JTAG UART, keys, on-chip memory, SDRAM, system ID, and timer. They also include wait requests and read data signals back to the Nios II processor's masters."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals used in the DE1_SoC_QSYS_mm_interconnect_0 module and their explanations:\n\nInternal signals:\n\n1. nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount, nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_address, nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock, nios2_qsys_instruction_master_translator_avalon_universal_master_0_write, nios2_qsys_instruction_master_translator_avalon_universal_master_0_read, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid\n\n2. nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount, nios2_qsys_data_master_translator_avalon_universal_master_0_writedata, nios2_qsys_data_master_translator_avalon_universal_master_0_address, nios2_qsys_data_master_translator_avalon_universal_master_0_lock, nios2_qsys_data_master_translator_avalon_universal_master_0_write, nios2_qsys_data_master_translator_avalon_universal_master_0_read, nios2_qsys_data_master_translator_avalon_universal_master_0_readdata, nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid\n\n3. Various *_translator_avalon_universal_slave_0_agent_* signals for different slave components (e.g., nios2_qsys_jtag_debug_module, onchip_memory2_s1, sysid_qsys_control_slave, timer_s1, jtag_uart_avalon_jtag_slave, key_s1, sdram_s1)\n\n4. cmd_xbar_mux_*, cmd_xbar_demux_*, rsp_xbar_demux_*, rsp_xbar_mux_* signals for command and response crossbars\n\n5. id_router_*, addr_router_* signals for address routing\n\n6. limiter_*, burst_adapter_* signals for traffic limiting and burst adaptation\n\n7. width_adapter_* signals for data width adaptation between components with different bus widths\n\nExplanation:\n\n1. These signals are part of the Avalon interface for the Nios II instruction master, handling communication between the processor and the interconnect.\n\n2. Similar to the instruction master signals, these handle communication for the Nios II data master.\n\n3. These signals manage communication between the interconnect and various slave components in the system, such as memory, timers, and peripherals.\n\n4. Command and response crossbar signals handle routing of commands and responses between masters and slaves.\n\n5. Address router signals manage the routing of addresses to the appropriate slaves.\n\n6. These signals handle traffic limiting to prevent overwhelming of components and adaptation of burst transactions.\n\n7. Width adapter signals manage data width differences between components with different bus widths.\n\nAll these internal signals work together to facilitate communication and data transfer between different components of the SoC, managing various aspects such as addressing, data width adaptation, and traffic control."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_0 (\n\t\tinput  wire        pll_outclk0_clk,                                   \n\t\tinput  wire        nios2_qsys_reset_n_reset_bridge_in_reset_reset,    \n\t\tinput  wire        onchip_memory2_reset1_reset_bridge_in_reset_reset, \n\t\tinput  wire [29:0] nios2_qsys_data_master_address,                    \n\t\toutput wire        nios2_qsys_data_master_waitrequest,                \n\t\tinput  wire [3:0]  nios2_qsys_data_master_byteenable,                 \n\t\tinput  wire        nios2_qsys_data_master_read,                       \n\t\toutput wire [31:0] nios2_qsys_data_master_readdata,                   \n\t\toutput wire        nios2_qsys_data_master_readdatavalid,              \n\t\tinput  wire        nios2_qsys_data_master_write,                      \n\t\tinput  wire [31:0] nios2_qsys_data_master_writedata,                  \n\t\tinput  wire        nios2_qsys_data_master_debugaccess,                \n\t\tinput  wire [29:0] nios2_qsys_instruction_master_address,             \n\t\toutput wire        nios2_qsys_instruction_master_waitrequest,         \n\t\tinput  wire        nios2_qsys_instruction_master_read,                \n\t\toutput wire [31:0] nios2_qsys_instruction_master_readdata,            \n\t\toutput wire        nios2_qsys_instruction_master_readdatavalid,       \n\t\toutput wire [0:0]  jtag_uart_avalon_jtag_slave_address,               \n\t\toutput wire        jtag_uart_avalon_jtag_slave_write,                 \n\t\toutput wire        jtag_uart_avalon_jtag_slave_read,                  \n\t\tinput  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,              \n\t\toutput wire [31:0] jtag_uart_avalon_jtag_slave_writedata,             \n\t\tinput  wire        jtag_uart_avalon_jtag_slave_waitrequest,           \n\t\toutput wire        jtag_uart_avalon_jtag_slave_chipselect,            \n\t\toutput wire [1:0]  key_s1_address,                                    \n\t\toutput wire        key_s1_write,                                      \n\t\tinput  wire [31:0] key_s1_readdata,                                   \n\t\toutput wire [31:0] key_s1_writedata,                                  \n\t\toutput wire        key_s1_chipselect,                                 \n\t\toutput wire [8:0]  nios2_qsys_jtag_debug_module_address,              \n\t\toutput wire        nios2_qsys_jtag_debug_module_write,                \n\t\toutput wire        nios2_qsys_jtag_debug_module_read,                 \n\t\tinput  wire [31:0] nios2_qsys_jtag_debug_module_readdata,             \n\t\toutput wire [31:0] nios2_qsys_jtag_debug_module_writedata,            \n\t\toutput wire [3:0]  nios2_qsys_jtag_debug_module_byteenable,           \n\t\tinput  wire        nios2_qsys_jtag_debug_module_waitrequest,          \n\t\toutput wire        nios2_qsys_jtag_debug_module_debugaccess,          \n\t\toutput wire [14:0] onchip_memory2_s1_address,                         \n\t\toutput wire        onchip_memory2_s1_write,                           \n\t\tinput  wire [31:0] onchip_memory2_s1_readdata,                        \n\t\toutput wire [31:0] onchip_memory2_s1_writedata,                       \n\t\toutput wire [3:0]  onchip_memory2_s1_byteenable,                      \n\t\toutput wire        onchip_memory2_s1_chipselect,                      \n\t\toutput wire        onchip_memory2_s1_clken,                           \n\t\toutput wire [24:0] sdram_s1_address,                                  \n\t\toutput wire        sdram_s1_write,                                    \n\t\toutput wire        sdram_s1_read,                                     \n\t\tinput  wire [15:0] sdram_s1_readdata,                                 \n\t\toutput wire [15:0] sdram_s1_writedata,                                \n\t\toutput wire [1:0]  sdram_s1_byteenable,                               \n\t\tinput  wire        sdram_s1_readdatavalid,                            \n\t\tinput  wire        sdram_s1_waitrequest,                              \n\t\toutput wire        sdram_s1_chipselect,                               \n\t\toutput wire [0:0]  sysid_qsys_control_slave_address,                  \n\t\tinput  wire [31:0] sysid_qsys_control_slave_readdata,                 \n\t\toutput wire [2:0]  timer_s1_address,                                  \n\t\toutput wire        timer_s1_write,                                    \n\t\tinput  wire [15:0] timer_s1_readdata,                                 \n\t\toutput wire [15:0] timer_s1_writedata,                                \n\t\toutput wire        timer_s1_chipselect                                \n\t);\n\n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest;                    \n\twire    [2:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount;                     \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata;                      \n\twire   [29:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_address;                        \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock;                           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_write;                          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_read;                           \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata;                       \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess;                    \n\twire    [3:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable;                     \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid;                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest;                           \n\twire    [2:0] nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount;                            \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_writedata;                             \n\twire   [29:0] nios2_qsys_data_master_translator_avalon_universal_master_0_address;                               \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_lock;                                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_write;                                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_read;                                  \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_readdata;                              \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess;                           \n\twire    [3:0] nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable;                            \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid;                         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [29:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [106:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [106:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          cmd_xbar_mux_src_endofpacket;                                                                      \n\twire          cmd_xbar_mux_src_valid;                                                                            \n\twire          cmd_xbar_mux_src_startofpacket;                                                                    \n\twire  [105:0] cmd_xbar_mux_src_data;                                                                             \n\twire    [6:0] cmd_xbar_mux_src_channel;                                                                          \n\twire          cmd_xbar_mux_src_ready;                                                                            \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire    [2:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [29:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire    [3:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [106:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [106:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire   [33:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_001_src_valid;                                                                        \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_001_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_001_src_channel;                                                                      \n\twire          cmd_xbar_mux_001_src_ready;                                                                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                 \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                  \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                   \n\twire   [29:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                     \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                        \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                 \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;        \n\twire  [106:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;     \n\twire  [106:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;           \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;           \n\twire          cmd_xbar_mux_002_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_002_src_valid;                                                                        \n\twire          cmd_xbar_mux_002_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_002_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_002_src_channel;                                                                      \n\twire          cmd_xbar_mux_002_src_ready;                                                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [29:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire  [106:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire  [106:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          cmd_xbar_mux_003_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_003_src_valid;                                                                        \n\twire          cmd_xbar_mux_003_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_003_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_003_src_channel;                                                                      \n\twire          cmd_xbar_mux_003_src_ready;                                                                        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;              \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;               \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                \n\twire   [29:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                  \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                     \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                     \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;              \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;     \n\twire  [106:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;  \n\twire  [106:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;        \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;        \n\twire          cmd_xbar_mux_004_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_004_src_valid;                                                                        \n\twire          cmd_xbar_mux_004_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_004_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_004_src_channel;                                                                      \n\twire          cmd_xbar_mux_004_src_ready;                                                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                   \n\twire    [2:0] key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                    \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                     \n\twire   [29:0] key_s1_translator_avalon_universal_slave_0_agent_m0_address;                                       \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_write;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                          \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_read;                                          \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                   \n\twire    [3:0] key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                    \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                            \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                          \n\twire  [106:0] key_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       \n\twire  [106:0] key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             \n\twire   [33:0] key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             \n\twire          cmd_xbar_mux_005_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_005_src_valid;                                                                        \n\twire          cmd_xbar_mux_005_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_005_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_005_src_channel;                                                                      \n\twire          cmd_xbar_mux_005_src_ready;                                                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [29:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire   [88:0] sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire   [88:0] sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                           \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket;           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid;                 \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket;         \n\twire  [105:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data;                  \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready;                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid;                        \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                \n\twire  [105:0] nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data;                         \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready;                        \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [105:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          id_router_src_endofpacket;                                                                         \n\twire          id_router_src_valid;                                                                               \n\twire          id_router_src_startofpacket;                                                                       \n\twire  [105:0] id_router_src_data;                                                                                \n\twire    [6:0] id_router_src_channel;                                                                             \n\twire          id_router_src_ready;                                                                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [105:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire          id_router_001_src_endofpacket;                                                                     \n\twire          id_router_001_src_valid;                                                                           \n\twire          id_router_001_src_startofpacket;                                                                   \n\twire  [105:0] id_router_001_src_data;                                                                            \n\twire    [6:0] id_router_001_src_channel;                                                                         \n\twire          id_router_001_src_ready;                                                                           \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;               \n\twire  [105:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                       \n\twire          id_router_002_src_endofpacket;                                                                     \n\twire          id_router_002_src_valid;                                                                           \n\twire          id_router_002_src_startofpacket;                                                                   \n\twire  [105:0] id_router_002_src_data;                                                                            \n\twire    [6:0] id_router_002_src_channel;                                                                         \n\twire          id_router_002_src_ready;                                                                           \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire  [105:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          id_router_003_src_endofpacket;                                                                     \n\twire          id_router_003_src_valid;                                                                           \n\twire          id_router_003_src_startofpacket;                                                                   \n\twire  [105:0] id_router_003_src_data;                                                                            \n\twire    [6:0] id_router_003_src_channel;                                                                         \n\twire          id_router_003_src_ready;                                                                           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;            \n\twire  [105:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                     \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                    \n\twire          id_router_004_src_endofpacket;                                                                     \n\twire          id_router_004_src_valid;                                                                           \n\twire          id_router_004_src_startofpacket;                                                                   \n\twire  [105:0] id_router_004_src_data;                                                                            \n\twire    [6:0] id_router_004_src_channel;                                                                         \n\twire          id_router_004_src_ready;                                                                           \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                 \n\twire  [105:0] key_s1_translator_avalon_universal_slave_0_agent_rp_data;                                          \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                         \n\twire          id_router_005_src_endofpacket;                                                                     \n\twire          id_router_005_src_valid;                                                                           \n\twire          id_router_005_src_startofpacket;                                                                   \n\twire  [105:0] id_router_005_src_data;                                                                            \n\twire    [6:0] id_router_005_src_channel;                                                                         \n\twire          id_router_005_src_ready;                                                                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire   [87:0] sdram_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          addr_router_src_endofpacket;                                                                       \n\twire          addr_router_src_valid;                                                                             \n\twire          addr_router_src_startofpacket;                                                                     \n\twire  [105:0] addr_router_src_data;                                                                              \n\twire    [6:0] addr_router_src_channel;                                                                           \n\twire          addr_router_src_ready;                                                                             \n\twire          limiter_cmd_src_endofpacket;                                                                       \n\twire          limiter_cmd_src_startofpacket;                                                                     \n\twire  [105:0] limiter_cmd_src_data;                                                                              \n\twire    [6:0] limiter_cmd_src_channel;                                                                           \n\twire          limiter_cmd_src_ready;                                                                             \n\twire          rsp_xbar_mux_src_endofpacket;                                                                      \n\twire          rsp_xbar_mux_src_valid;                                                                            \n\twire          rsp_xbar_mux_src_startofpacket;                                                                    \n\twire  [105:0] rsp_xbar_mux_src_data;                                                                             \n\twire    [6:0] rsp_xbar_mux_src_channel;                                                                          \n\twire          rsp_xbar_mux_src_ready;                                                                            \n\twire          limiter_rsp_src_endofpacket;                                                                       \n\twire          limiter_rsp_src_valid;                                                                             \n\twire          limiter_rsp_src_startofpacket;                                                                     \n\twire  [105:0] limiter_rsp_src_data;                                                                              \n\twire    [6:0] limiter_rsp_src_channel;                                                                           \n\twire          limiter_rsp_src_ready;                                                                             \n\twire          addr_router_001_src_endofpacket;                                                                   \n\twire          addr_router_001_src_valid;                                                                         \n\twire          addr_router_001_src_startofpacket;                                                                 \n\twire  [105:0] addr_router_001_src_data;                                                                          \n\twire    [6:0] addr_router_001_src_channel;                                                                       \n\twire          addr_router_001_src_ready;                                                                         \n\twire          limiter_001_cmd_src_endofpacket;                                                                   \n\twire          limiter_001_cmd_src_startofpacket;                                                                 \n\twire  [105:0] limiter_001_cmd_src_data;                                                                          \n\twire    [6:0] limiter_001_cmd_src_channel;                                                                       \n\twire          limiter_001_cmd_src_ready;                                                                         \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                  \n\twire          rsp_xbar_mux_001_src_valid;                                                                        \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                                \n\twire  [105:0] rsp_xbar_mux_001_src_data;                                                                         \n\twire    [6:0] rsp_xbar_mux_001_src_channel;                                                                      \n\twire          rsp_xbar_mux_001_src_ready;                                                                        \n\twire          limiter_001_rsp_src_endofpacket;                                                                   \n\twire          limiter_001_rsp_src_valid;                                                                         \n\twire          limiter_001_rsp_src_startofpacket;                                                                 \n\twire  [105:0] limiter_001_rsp_src_data;                                                                          \n\twire    [6:0] limiter_001_rsp_src_channel;                                                                       \n\twire          limiter_001_rsp_src_ready;                                                                         \n\twire          burst_adapter_source0_endofpacket;                                                                 \n\twire          burst_adapter_source0_valid;                                                                       \n\twire          burst_adapter_source0_startofpacket;                                                               \n\twire   [87:0] burst_adapter_source0_data;                                                                        \n\twire          burst_adapter_source0_ready;                                                                       \n\twire    [6:0] burst_adapter_source0_channel;                                                                     \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                   \n\twire          cmd_xbar_demux_src0_valid;                                                                         \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                 \n\twire  [105:0] cmd_xbar_demux_src0_data;                                                                          \n\twire    [6:0] cmd_xbar_demux_src0_channel;                                                                       \n\twire          cmd_xbar_demux_src0_ready;                                                                         \n\twire          cmd_xbar_demux_src1_endofpacket;                                                                   \n\twire          cmd_xbar_demux_src1_valid;                                                                         \n\twire          cmd_xbar_demux_src1_startofpacket;                                                                 \n\twire  [105:0] cmd_xbar_demux_src1_data;                                                                          \n\twire    [6:0] cmd_xbar_demux_src1_channel;                                                                       \n\twire          cmd_xbar_demux_src1_ready;                                                                         \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src0_valid;                                                                     \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src0_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src0_channel;                                                                   \n\twire          cmd_xbar_demux_001_src0_ready;                                                                     \n\twire          cmd_xbar_demux_001_src1_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src1_valid;                                                                     \n\twire          cmd_xbar_demux_001_src1_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src1_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src1_channel;                                                                   \n\twire          cmd_xbar_demux_001_src1_ready;                                                                     \n\twire          cmd_xbar_demux_001_src2_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src2_valid;                                                                     \n\twire          cmd_xbar_demux_001_src2_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src2_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src2_channel;                                                                   \n\twire          cmd_xbar_demux_001_src2_ready;                                                                     \n\twire          cmd_xbar_demux_001_src3_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src3_valid;                                                                     \n\twire          cmd_xbar_demux_001_src3_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src3_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src3_channel;                                                                   \n\twire          cmd_xbar_demux_001_src3_ready;                                                                     \n\twire          cmd_xbar_demux_001_src4_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src4_valid;                                                                     \n\twire          cmd_xbar_demux_001_src4_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src4_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src4_channel;                                                                   \n\twire          cmd_xbar_demux_001_src4_ready;                                                                     \n\twire          cmd_xbar_demux_001_src5_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src5_valid;                                                                     \n\twire          cmd_xbar_demux_001_src5_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src5_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src5_channel;                                                                   \n\twire          cmd_xbar_demux_001_src5_ready;                                                                     \n\twire          cmd_xbar_demux_001_src6_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src6_valid;                                                                     \n\twire          cmd_xbar_demux_001_src6_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src6_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src6_channel;                                                                   \n\twire          cmd_xbar_demux_001_src6_ready;                                                                     \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                   \n\twire          rsp_xbar_demux_src0_valid;                                                                         \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                 \n\twire  [105:0] rsp_xbar_demux_src0_data;                                                                          \n\twire    [6:0] rsp_xbar_demux_src0_channel;                                                                       \n\twire          rsp_xbar_demux_src0_ready;                                                                         \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                   \n\twire          rsp_xbar_demux_src1_valid;                                                                         \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                 \n\twire  [105:0] rsp_xbar_demux_src1_data;                                                                          \n\twire    [6:0] rsp_xbar_demux_src1_channel;                                                                       \n\twire          rsp_xbar_demux_src1_ready;                                                                         \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_001_src0_valid;                                                                     \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_001_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_001_src0_channel;                                                                   \n\twire          rsp_xbar_demux_001_src0_ready;                                                                     \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                               \n\twire          rsp_xbar_demux_001_src1_valid;                                                                     \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_001_src1_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_001_src1_channel;                                                                   \n\twire          rsp_xbar_demux_001_src1_ready;                                                                     \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_002_src0_valid;                                                                     \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_002_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_002_src0_channel;                                                                   \n\twire          rsp_xbar_demux_002_src0_ready;                                                                     \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_003_src0_valid;                                                                     \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_003_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_003_src0_channel;                                                                   \n\twire          rsp_xbar_demux_003_src0_ready;                                                                     \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_004_src0_valid;                                                                     \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_004_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_004_src0_channel;                                                                   \n\twire          rsp_xbar_demux_004_src0_ready;                                                                     \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_005_src0_valid;                                                                     \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_005_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_005_src0_channel;                                                                   \n\twire          rsp_xbar_demux_005_src0_ready;                                                                     \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_006_src0_valid;                                                                     \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_006_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_006_src0_channel;                                                                   \n\twire          rsp_xbar_demux_006_src0_ready;                                                                     \n\twire          id_router_006_src_endofpacket;                                                                     \n\twire          id_router_006_src_valid;                                                                           \n\twire          id_router_006_src_startofpacket;                                                                   \n\twire   [87:0] id_router_006_src_data;                                                                            \n\twire    [6:0] id_router_006_src_channel;                                                                         \n\twire          id_router_006_src_ready;                                                                           \n\twire          width_adapter_src_endofpacket;                                                                     \n\twire          width_adapter_src_valid;                                                                           \n\twire          width_adapter_src_startofpacket;                                                                   \n\twire  [105:0] width_adapter_src_data;                                                                            \n\twire          width_adapter_src_ready;                                                                           \n\twire    [6:0] width_adapter_src_channel;                                                                         \n\twire          cmd_xbar_mux_006_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_006_src_valid;                                                                        \n\twire          cmd_xbar_mux_006_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_006_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_006_src_channel;                                                                      \n\twire          cmd_xbar_mux_006_src_ready;                                                                        \n\twire          width_adapter_001_src_endofpacket;                                                                 \n\twire          width_adapter_001_src_valid;                                                                       \n\twire          width_adapter_001_src_startofpacket;                                                               \n\twire   [87:0] width_adapter_001_src_data;                                                                        \n\twire          width_adapter_001_src_ready;                                                                       \n\twire    [6:0] width_adapter_001_src_channel;                                                                     \n\twire    [6:0] limiter_cmd_valid_data;                                                                            \n\twire    [6:0] limiter_001_cmd_valid_data;                                                                        \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (30),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (30),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_instruction_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                  \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (nios2_qsys_instruction_master_address),                                            \n\t\t.av_waitrequest           (nios2_qsys_instruction_master_waitrequest),                                        \n\t\t.av_read                  (nios2_qsys_instruction_master_read),                                               \n\t\t.av_readdata              (nios2_qsys_instruction_master_readdata),                                           \n\t\t.av_readdatavalid         (nios2_qsys_instruction_master_readdatavalid),                                      \n\t\t.av_burstcount            (1'b1),                                                                             \n\t\t.av_byteenable            (4'b1111),                                                                          \n\t\t.av_beginbursttransfer    (1'b0),                                                                             \n\t\t.av_begintransfer         (1'b0),                                                                             \n\t\t.av_chipselect            (1'b0),                                                                             \n\t\t.av_write                 (1'b0),                                                                             \n\t\t.av_writedata             (32'b00000000000000000000000000000000),                                             \n\t\t.av_lock                  (1'b0),                                                                             \n\t\t.av_debugaccess           (1'b0),                                                                             \n\t\t.uav_clken                (),                                                                                 \n\t\t.av_clken                 (1'b1),                                                                             \n\t\t.uav_response             (2'b00),                                                                            \n\t\t.av_response              (),                                                                                 \n\t\t.uav_writeresponserequest (),                                                                                 \n\t\t.uav_writeresponsevalid   (1'b0),                                                                             \n\t\t.av_writeresponserequest  (1'b0),                                                                             \n\t\t.av_writeresponsevalid    ()                                                                                  \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (30),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (30),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_data_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                           \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (nios2_qsys_data_master_address),                                            \n\t\t.av_waitrequest           (nios2_qsys_data_master_waitrequest),                                        \n\t\t.av_byteenable            (nios2_qsys_data_master_byteenable),                                         \n\t\t.av_read                  (nios2_qsys_data_master_read),                                               \n\t\t.av_readdata              (nios2_qsys_data_master_readdata),                                           \n\t\t.av_readdatavalid         (nios2_qsys_data_master_readdatavalid),                                      \n\t\t.av_write                 (nios2_qsys_data_master_write),                                              \n\t\t.av_writedata             (nios2_qsys_data_master_writedata),                                          \n\t\t.av_debugaccess           (nios2_qsys_data_master_debugaccess),                                        \n\t\t.av_burstcount            (1'b1),                                                                      \n\t\t.av_beginbursttransfer    (1'b0),                                                                      \n\t\t.av_begintransfer         (1'b0),                                                                      \n\t\t.av_chipselect            (1'b0),                                                                      \n\t\t.av_lock                  (1'b0),                                                                      \n\t\t.uav_clken                (),                                                                          \n\t\t.av_clken                 (1'b1),                                                                      \n\t\t.uav_response             (2'b00),                                                                     \n\t\t.av_response              (),                                                                          \n\t\t.uav_writeresponserequest (),                                                                          \n\t\t.uav_writeresponsevalid   (1'b0),                                                                      \n\t\t.av_writeresponserequest  (1'b0),                                                                      \n\t\t.av_writeresponsevalid    ()                                                                           \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) nios2_qsys_jtag_debug_module_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                         \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                          \n\t\t.uav_address              (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (nios2_qsys_jtag_debug_module_address),                                                    \n\t\t.av_write                 (nios2_qsys_jtag_debug_module_write),                                                      \n\t\t.av_read                  (nios2_qsys_jtag_debug_module_read),                                                       \n\t\t.av_readdata              (nios2_qsys_jtag_debug_module_readdata),                                                   \n\t\t.av_writedata             (nios2_qsys_jtag_debug_module_writedata),                                                  \n\t\t.av_byteenable            (nios2_qsys_jtag_debug_module_byteenable),                                                 \n\t\t.av_waitrequest           (nios2_qsys_jtag_debug_module_waitrequest),                                                \n\t\t.av_debugaccess           (nios2_qsys_jtag_debug_module_debugaccess),                                                \n\t\t.av_begintransfer         (),                                                                                        \n\t\t.av_beginbursttransfer    (),                                                                                        \n\t\t.av_burstcount            (),                                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                                    \n\t\t.av_writebyteenable       (),                                                                                        \n\t\t.av_lock                  (),                                                                                        \n\t\t.av_chipselect            (),                                                                                        \n\t\t.av_clken                 (),                                                                                        \n\t\t.uav_clken                (1'b0),                                                                                    \n\t\t.av_outputenable          (),                                                                                        \n\t\t.uav_response             (),                                                                                        \n\t\t.av_response              (2'b00),                                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                                        \n\t\t.av_writeresponserequest  (),                                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (15),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                              \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_s1_address),                                                    \n\t\t.av_write                 (onchip_memory2_s1_write),                                                      \n\t\t.av_readdata              (onchip_memory2_s1_readdata),                                                   \n\t\t.av_writedata             (onchip_memory2_s1_writedata),                                                  \n\t\t.av_byteenable            (onchip_memory2_s1_byteenable),                                                 \n\t\t.av_chipselect            (onchip_memory2_s1_chipselect),                                                 \n\t\t.av_clken                 (onchip_memory2_s1_clken),                                                      \n\t\t.av_read                  (),                                                                             \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_qsys_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_address),                                                    \n\t\t.av_write                 (timer_s1_write),                                                      \n\t\t.av_readdata              (timer_s1_readdata),                                                   \n\t\t.av_writedata             (timer_s1_writedata),                                                  \n\t\t.av_chipselect            (timer_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                        \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_address),                                                    \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_write),                                                      \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_read),                                                       \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),                                                   \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),                                                  \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),                                                \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                   \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                 \n\t\t.uav_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (key_s1_address),                                                    \n\t\t.av_write                 (key_s1_write),                                                      \n\t\t.av_readdata              (key_s1_readdata),                                                   \n\t\t.av_writedata             (key_s1_writedata),                                                  \n\t\t.av_chipselect            (key_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                  \n\t\t.av_begintransfer         (),                                                                  \n\t\t.av_beginbursttransfer    (),                                                                  \n\t\t.av_burstcount            (),                                                                  \n\t\t.av_byteenable            (),                                                                  \n\t\t.av_readdatavalid         (1'b0),                                                              \n\t\t.av_waitrequest           (1'b0),                                                              \n\t\t.av_writebyteenable       (),                                                                  \n\t\t.av_lock                  (),                                                                  \n\t\t.av_clken                 (),                                                                  \n\t\t.uav_clken                (1'b0),                                                              \n\t\t.av_debugaccess           (),                                                                  \n\t\t.av_outputenable          (),                                                                  \n\t\t.uav_response             (),                                                                  \n\t\t.av_response              (2'b00),                                                             \n\t\t.uav_writeresponserequest (1'b0),                                                              \n\t\t.uav_writeresponsevalid   (),                                                                  \n\t\t.av_writeresponserequest  (),                                                                  \n\t\t.av_writeresponsevalid    (1'b0)                                                               \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sdram_s1_address),                                                    \n\t\t.av_write                 (sdram_s1_write),                                                      \n\t\t.av_read                  (sdram_s1_read),                                                       \n\t\t.av_readdata              (sdram_s1_readdata),                                                   \n\t\t.av_writedata             (sdram_s1_writedata),                                                  \n\t\t.av_byteenable            (sdram_s1_byteenable),                                                 \n\t\t.av_readdatavalid         (sdram_s1_readdatavalid),                                              \n\t\t.av_waitrequest           (sdram_s1_waitrequest),                                                \n\t\t.av_chipselect            (sdram_s1_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_BURST_TYPE_H          (82),\n\t\t.PKT_BURST_TYPE_L          (81),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_TRANS_EXCLUSIVE       (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (93),\n\t\t.PKT_THREAD_ID_L           (93),\n\t\t.PKT_CACHE_H               (100),\n\t\t.PKT_CACHE_L               (97),\n\t\t.PKT_DATA_SIDEBAND_H       (84),\n\t\t.PKT_DATA_SIDEBAND_L       (84),\n\t\t.PKT_QOS_H                 (86),\n\t\t.PKT_QOS_L                 (86),\n\t\t.PKT_ADDR_SIDEBAND_H       (83),\n\t\t.PKT_ADDR_SIDEBAND_L       (83),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                           \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                            \n\t\t.av_address              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                                     \n\t\t.rp_data                 (limiter_rsp_src_data),                                                                      \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                                   \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                             \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                               \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                                     \n\t\t.av_response             (),                                                                                          \n\t\t.av_writeresponserequest (1'b0),                                                                                      \n\t\t.av_writeresponsevalid   ()                                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_BURST_TYPE_H          (82),\n\t\t.PKT_BURST_TYPE_L          (81),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_TRANS_EXCLUSIVE       (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (93),\n\t\t.PKT_THREAD_ID_L           (93),\n\t\t.PKT_CACHE_H               (100),\n\t\t.PKT_CACHE_L               (97),\n\t\t.PKT_DATA_SIDEBAND_H       (84),\n\t\t.PKT_DATA_SIDEBAND_L       (84),\n\t\t.PKT_QOS_H                 (86),\n\t\t.PKT_QOS_L                 (86),\n\t\t.PKT_ADDR_SIDEBAND_H       (83),\n\t\t.PKT_ADDR_SIDEBAND_L       (83),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_data_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                    \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                     \n\t\t.av_address              (nios2_qsys_data_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (nios2_qsys_data_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (nios2_qsys_data_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_001_rsp_src_valid),                                                          \n\t\t.rp_data                 (limiter_001_rsp_src_data),                                                           \n\t\t.rp_channel              (limiter_001_rsp_src_channel),                                                        \n\t\t.rp_startofpacket        (limiter_001_rsp_src_startofpacket),                                                  \n\t\t.rp_endofpacket          (limiter_001_rsp_src_endofpacket),                                                    \n\t\t.rp_ready                (limiter_001_rsp_src_ready),                                                          \n\t\t.av_response             (),                                                                                   \n\t\t.av_writeresponserequest (1'b0),                                                                               \n\t\t.av_writeresponsevalid   ()                                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                   \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                                    \n\t\t.m0_address              (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_src_ready),                                                                            \n\t\t.cp_valid                (cmd_xbar_mux_src_valid),                                                                            \n\t\t.cp_data                 (cmd_xbar_mux_src_data),                                                                             \n\t\t.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                                    \n\t\t.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                                      \n\t\t.cp_channel              (cmd_xbar_mux_src_channel),                                                                          \n\t\t.rf_sink_ready           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                             \n\t\t.m0_writeresponserequest (),                                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                   \n\t\t.reset             (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                                    \n\t\t.in_data           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                             \n\t\t.csr_read          (1'b0),                                                                                              \n\t\t.csr_write         (1'b0),                                                                                              \n\t\t.csr_readdata      (),                                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                              \n\t\t.almost_full_data  (),                                                                                                  \n\t\t.almost_empty_data (),                                                                                                  \n\t\t.in_empty          (1'b0),                                                                                              \n\t\t.out_empty         (),                                                                                                  \n\t\t.in_error          (1'b0),                                                                                              \n\t\t.out_error         (),                                                                                                  \n\t\t.in_channel        (1'b0),                                                                                              \n\t\t.out_channel       ()                                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                        \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.m0_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_001_src_ready),                                                             \n\t\t.cp_valid                (cmd_xbar_mux_001_src_valid),                                                             \n\t\t.cp_data                 (cmd_xbar_mux_001_src_data),                                                              \n\t\t.cp_startofpacket        (cmd_xbar_mux_001_src_startofpacket),                                                     \n\t\t.cp_endofpacket          (cmd_xbar_mux_001_src_endofpacket),                                                       \n\t\t.cp_channel              (cmd_xbar_mux_001_src_channel),                                                           \n\t\t.rf_sink_ready           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                        \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.in_data           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                             \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_002_src_ready),                                                                    \n\t\t.cp_valid                (cmd_xbar_mux_002_src_valid),                                                                    \n\t\t.cp_data                 (cmd_xbar_mux_002_src_data),                                                                     \n\t\t.cp_startofpacket        (cmd_xbar_mux_002_src_startofpacket),                                                            \n\t\t.cp_endofpacket          (cmd_xbar_mux_002_src_endofpacket),                                                              \n\t\t.cp_channel              (cmd_xbar_mux_002_src_channel),                                                                  \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                             \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_003_src_ready),                                                    \n\t\t.cp_valid                (cmd_xbar_mux_003_src_valid),                                                    \n\t\t.cp_data                 (cmd_xbar_mux_003_src_data),                                                     \n\t\t.cp_startofpacket        (cmd_xbar_mux_003_src_startofpacket),                                            \n\t\t.cp_endofpacket          (cmd_xbar_mux_003_src_endofpacket),                                              \n\t\t.cp_channel              (cmd_xbar_mux_003_src_channel),                                                  \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                  \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                                \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_004_src_ready),                                                                       \n\t\t.cp_valid                (cmd_xbar_mux_004_src_valid),                                                                       \n\t\t.cp_data                 (cmd_xbar_mux_004_src_data),                                                                        \n\t\t.cp_startofpacket        (cmd_xbar_mux_004_src_startofpacket),                                                               \n\t\t.cp_endofpacket          (cmd_xbar_mux_004_src_endofpacket),                                                                 \n\t\t.cp_channel              (cmd_xbar_mux_004_src_channel),                                                                     \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                  \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                                \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                             \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                           \n\t\t.m0_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (key_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_005_src_ready),                                                  \n\t\t.cp_valid                (cmd_xbar_mux_005_src_valid),                                                  \n\t\t.cp_data                 (cmd_xbar_mux_005_src_data),                                                   \n\t\t.cp_startofpacket        (cmd_xbar_mux_005_src_startofpacket),                                          \n\t\t.cp_endofpacket          (cmd_xbar_mux_005_src_endofpacket),                                            \n\t\t.cp_channel              (cmd_xbar_mux_005_src_channel),                                                \n\t\t.rf_sink_ready           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponserequest (),                                                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                             \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                           \n\t\t.in_data           (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (67),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_ADDR_H                (47),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (48),\n\t\t.PKT_TRANS_POSTED          (49),\n\t\t.PKT_TRANS_WRITE           (50),\n\t\t.PKT_TRANS_READ            (51),\n\t\t.PKT_TRANS_LOCK            (52),\n\t\t.PKT_SRC_ID_H              (71),\n\t\t.PKT_SRC_ID_L              (69),\n\t\t.PKT_DEST_ID_H             (74),\n\t\t.PKT_DEST_ID_L             (72),\n\t\t.PKT_BURSTWRAP_H           (59),\n\t\t.PKT_BURSTWRAP_L           (57),\n\t\t.PKT_BYTE_CNT_H            (56),\n\t\t.PKT_BYTE_CNT_L            (54),\n\t\t.PKT_PROTECTION_H          (78),\n\t\t.PKT_PROTECTION_L          (76),\n\t\t.PKT_RESPONSE_STATUS_H     (84),\n\t\t.PKT_RESPONSE_STATUS_L     (83),\n\t\t.PKT_BURST_SIZE_H          (62),\n\t\t.PKT_BURST_SIZE_L          (60),\n\t\t.PKT_ORI_BURST_SIZE_L      (85),\n\t\t.PKT_ORI_BURST_SIZE_H      (87),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (88),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                 \n\t\t.rf_sink_ready           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (89),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                         \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                   \n\t\t.csr_read          (1'b0),                                                                    \n\t\t.csr_write         (1'b0),                                                                    \n\t\t.csr_readdata      (),                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                    \n\t\t.almost_full_data  (),                                                                        \n\t\t.almost_empty_data (),                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                    \n\t\t.out_startofpacket (),                                                                        \n\t\t.out_endofpacket   (),                                                                        \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_error         (),                                                                        \n\t\t.in_channel        (1'b0),                                                                    \n\t\t.out_channel       ()                                                                         \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_addr_router addr_router (\n\t\t.sink_ready         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                           \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                            \n\t\t.src_ready          (addr_router_src_ready),                                                                     \n\t\t.src_valid          (addr_router_src_valid),                                                                     \n\t\t.src_data           (addr_router_src_data),                                                                      \n\t\t.src_channel        (addr_router_src_channel),                                                                   \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                             \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_addr_router_001 addr_router_001 (\n\t\t.sink_ready         (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                    \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                     \n\t\t.src_ready          (addr_router_001_src_ready),                                                          \n\t\t.src_valid          (addr_router_001_src_valid),                                                          \n\t\t.src_data           (addr_router_001_src_data),                                                           \n\t\t.src_channel        (addr_router_001_src_channel),                                                        \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                                  \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                                     \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router id_router (\n\t\t.sink_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                         \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                          \n\t\t.src_ready          (id_router_src_ready),                                                                     \n\t\t.src_valid          (id_router_src_valid),                                                                     \n\t\t.src_data           (id_router_src_data),                                                                      \n\t\t.src_channel        (id_router_src_channel),                                                                   \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                             \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router id_router_001 (\n\t\t.sink_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                              \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                            \n\t\t.src_ready          (id_router_001_src_ready),                                                      \n\t\t.src_valid          (id_router_001_src_valid),                                                      \n\t\t.src_data           (id_router_001_src_data),                                                       \n\t\t.src_channel        (id_router_001_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_002 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                   \n\t\t.src_ready          (id_router_002_src_ready),                                                             \n\t\t.src_valid          (id_router_002_src_valid),                                                             \n\t\t.src_data           (id_router_002_src_data),                                                              \n\t\t.src_channel        (id_router_002_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_003 (\n\t\t.sink_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_003_src_ready),                                             \n\t\t.src_valid          (id_router_003_src_valid),                                             \n\t\t.src_data           (id_router_003_src_data),                                              \n\t\t.src_channel        (id_router_003_src_channel),                                           \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_004 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                        \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.src_ready          (id_router_004_src_ready),                                                                \n\t\t.src_valid          (id_router_004_src_valid),                                                                \n\t\t.src_data           (id_router_004_src_data),                                                                 \n\t\t.src_channel        (id_router_004_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_005 (\n\t\t.sink_ready         (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (key_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                 \n\t\t.src_ready          (id_router_005_src_ready),                                           \n\t\t.src_valid          (id_router_005_src_valid),                                           \n\t\t.src_data           (id_router_005_src_data),                                            \n\t\t.src_channel        (id_router_005_src_channel),                                         \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                   \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                      \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_006 id_router_006 (\n\t\t.sink_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_006_src_ready),                                             \n\t\t.src_valid          (id_router_006_src_valid),                                             \n\t\t.src_data           (id_router_006_src_data),                                              \n\t\t.src_channel        (id_router_006_src_channel),                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (pll_outclk0_clk),                                \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),                          \n\t\t.cmd_sink_valid         (addr_router_src_valid),                          \n\t\t.cmd_sink_data          (addr_router_src_data),                           \n\t\t.cmd_sink_channel       (addr_router_src_channel),                        \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),                  \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),                    \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                          \n\t\t.cmd_src_data           (limiter_cmd_src_data),                           \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                        \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                  \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_src_ready),                         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_src_valid),                         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_src_channel),                       \n\t\t.rsp_sink_data          (rsp_xbar_mux_src_data),                          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),                 \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),                   \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                          \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                          \n\t\t.rsp_src_data           (limiter_rsp_src_data),                           \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                        \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                  \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                    \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)                          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_001 (\n\t\t.clk                    (pll_outclk0_clk),                                \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_001_src_ready),                      \n\t\t.cmd_sink_valid         (addr_router_001_src_valid),                      \n\t\t.cmd_sink_data          (addr_router_001_src_data),                       \n\t\t.cmd_sink_channel       (addr_router_001_src_channel),                    \n\t\t.cmd_sink_startofpacket (addr_router_001_src_startofpacket),              \n\t\t.cmd_sink_endofpacket   (addr_router_001_src_endofpacket),                \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),                      \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),                       \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),                    \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),              \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),                \n\t\t.rsp_sink_ready         (rsp_xbar_mux_001_src_ready),                     \n\t\t.rsp_sink_valid         (rsp_xbar_mux_001_src_valid),                     \n\t\t.rsp_sink_channel       (rsp_xbar_mux_001_src_channel),                   \n\t\t.rsp_sink_data          (rsp_xbar_mux_001_src_data),                      \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket),             \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_001_src_endofpacket),               \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),                      \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),                      \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),                       \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),                    \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),              \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),                \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (47),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (67),\n\t\t.PKT_BYTE_CNT_H            (56),\n\t\t.PKT_BYTE_CNT_L            (54),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (62),\n\t\t.PKT_BURST_SIZE_L          (60),\n\t\t.PKT_BURST_TYPE_H          (64),\n\t\t.PKT_BURST_TYPE_L          (63),\n\t\t.PKT_BURSTWRAP_H           (59),\n\t\t.PKT_BURSTWRAP_L           (57),\n\t\t.PKT_TRANS_COMPRESSED_READ (48),\n\t\t.PKT_TRANS_WRITE           (50),\n\t\t.PKT_TRANS_READ            (51),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (88),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (55),\n\t\t.OUT_BURSTWRAP_H           (59),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7)\n\t) burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                                   \n\t\t.reset                 (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (width_adapter_001_src_valid),                       \n\t\t.sink0_data            (width_adapter_001_src_data),                        \n\t\t.sink0_channel         (width_adapter_001_src_channel),                     \n\t\t.sink0_startofpacket   (width_adapter_001_src_startofpacket),               \n\t\t.sink0_endofpacket     (width_adapter_001_src_endofpacket),                 \n\t\t.sink0_ready           (width_adapter_001_src_ready),                       \n\t\t.source0_valid         (burst_adapter_source0_valid),                       \n\t\t.source0_data          (burst_adapter_source0_data),                        \n\t\t.source0_channel       (burst_adapter_source0_channel),                     \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket),               \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),                 \n\t\t.source0_ready         (burst_adapter_source0_ready)                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),                          \n\t\t.sink_channel       (limiter_cmd_src_channel),                        \n\t\t.sink_data          (limiter_cmd_src_data),                           \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),                  \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),                    \n\t\t.sink_valid         (limiter_cmd_valid_data),                         \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                      \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                      \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                       \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                    \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),              \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),                      \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),                      \n\t\t.src1_data          (cmd_xbar_demux_src1_data),                       \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),                    \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),              \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket)                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001 cmd_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_001_cmd_src_ready),                      \n\t\t.sink_channel       (limiter_001_cmd_src_channel),                    \n\t\t.sink_data          (limiter_001_cmd_src_data),                       \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),              \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),                \n\t\t.sink_valid         (limiter_001_cmd_valid_data),                     \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),                  \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),                  \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),                   \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),                \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket),            \n\t\t.src1_ready         (cmd_xbar_demux_001_src1_ready),                  \n\t\t.src1_valid         (cmd_xbar_demux_001_src1_valid),                  \n\t\t.src1_data          (cmd_xbar_demux_001_src1_data),                   \n\t\t.src1_channel       (cmd_xbar_demux_001_src1_channel),                \n\t\t.src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket),          \n\t\t.src1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket),            \n\t\t.src2_ready         (cmd_xbar_demux_001_src2_ready),                  \n\t\t.src2_valid         (cmd_xbar_demux_001_src2_valid),                  \n\t\t.src2_data          (cmd_xbar_demux_001_src2_data),                   \n\t\t.src2_channel       (cmd_xbar_demux_001_src2_channel),                \n\t\t.src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket),          \n\t\t.src2_endofpacket   (cmd_xbar_demux_001_src2_endofpacket),            \n\t\t.src3_ready         (cmd_xbar_demux_001_src3_ready),                  \n\t\t.src3_valid         (cmd_xbar_demux_001_src3_valid),                  \n\t\t.src3_data          (cmd_xbar_demux_001_src3_data),                   \n\t\t.src3_channel       (cmd_xbar_demux_001_src3_channel),                \n\t\t.src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket),          \n\t\t.src3_endofpacket   (cmd_xbar_demux_001_src3_endofpacket),            \n\t\t.src4_ready         (cmd_xbar_demux_001_src4_ready),                  \n\t\t.src4_valid         (cmd_xbar_demux_001_src4_valid),                  \n\t\t.src4_data          (cmd_xbar_demux_001_src4_data),                   \n\t\t.src4_channel       (cmd_xbar_demux_001_src4_channel),                \n\t\t.src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket),          \n\t\t.src4_endofpacket   (cmd_xbar_demux_001_src4_endofpacket),            \n\t\t.src5_ready         (cmd_xbar_demux_001_src5_ready),                  \n\t\t.src5_valid         (cmd_xbar_demux_001_src5_valid),                  \n\t\t.src5_data          (cmd_xbar_demux_001_src5_data),                   \n\t\t.src5_channel       (cmd_xbar_demux_001_src5_channel),                \n\t\t.src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket),          \n\t\t.src5_endofpacket   (cmd_xbar_demux_001_src5_endofpacket),            \n\t\t.src6_ready         (cmd_xbar_demux_001_src6_ready),                  \n\t\t.src6_valid         (cmd_xbar_demux_001_src6_valid),                  \n\t\t.src6_data          (cmd_xbar_demux_001_src6_data),                   \n\t\t.src6_channel       (cmd_xbar_demux_001_src6_channel),                \n\t\t.src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket),          \n\t\t.src6_endofpacket   (cmd_xbar_demux_001_src6_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                         \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                         \n\t\t.src_data            (cmd_xbar_mux_src_data),                          \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                       \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                 \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                   \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),                      \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),                      \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),                    \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),                       \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),              \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                \n\t\t.sink1_ready         (cmd_xbar_demux_001_src0_ready),                  \n\t\t.sink1_valid         (cmd_xbar_demux_001_src0_valid),                  \n\t\t.sink1_channel       (cmd_xbar_demux_001_src0_channel),                \n\t\t.sink1_data          (cmd_xbar_demux_001_src0_data),                   \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),                         \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),                         \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),                       \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),                          \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),                 \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket),                   \n\t\t.sink1_ready         (cmd_xbar_demux_001_src1_ready),                     \n\t\t.sink1_valid         (cmd_xbar_demux_001_src1_valid),                     \n\t\t.sink1_channel       (cmd_xbar_demux_001_src1_channel),                   \n\t\t.sink1_data          (cmd_xbar_demux_001_src1_data),                      \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src1_startofpacket),             \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_002 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src2_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src2_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src2_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src2_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src2_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src2_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_003 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src3_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src3_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src3_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src3_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src3_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src3_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_004 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src4_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src4_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src4_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src4_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src4_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src4_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_005 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src5_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src5_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src5_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src5_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src5_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src5_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_006 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_006_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_006_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_006_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_006_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src6_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src6_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src6_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src6_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src6_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src6_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                            \n\t\t.sink_channel       (id_router_src_channel),                          \n\t\t.sink_data          (id_router_src_data),                             \n\t\t.sink_startofpacket (id_router_src_startofpacket),                    \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                      \n\t\t.sink_valid         (id_router_src_valid),                            \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                      \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                      \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                       \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                    \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),              \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),                      \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),                      \n\t\t.src1_data          (rsp_xbar_demux_src1_data),                       \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),                    \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),              \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket)                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                           \n\t\t.sink_channel       (id_router_001_src_channel),                         \n\t\t.sink_data          (id_router_001_src_data),                            \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                     \n\t\t.sink_valid         (id_router_001_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),               \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),                     \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),                     \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),                      \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),                   \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),             \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                           \n\t\t.sink_channel       (id_router_002_src_channel),                         \n\t\t.sink_data          (id_router_002_src_data),                            \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                     \n\t\t.sink_valid         (id_router_002_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                           \n\t\t.sink_channel       (id_router_003_src_channel),                         \n\t\t.sink_data          (id_router_003_src_data),                            \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                     \n\t\t.sink_valid         (id_router_003_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                           \n\t\t.sink_channel       (id_router_004_src_channel),                         \n\t\t.sink_data          (id_router_004_src_data),                            \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                     \n\t\t.sink_valid         (id_router_004_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_005 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                           \n\t\t.sink_channel       (id_router_005_src_channel),                         \n\t\t.sink_data          (id_router_005_src_data),                            \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                     \n\t\t.sink_valid         (id_router_005_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (width_adapter_src_ready),                           \n\t\t.sink_channel       (width_adapter_src_channel),                         \n\t\t.sink_data          (width_adapter_src_data),                            \n\t\t.sink_startofpacket (width_adapter_src_startofpacket),                   \n\t\t.sink_endofpacket   (width_adapter_src_endofpacket),                     \n\t\t.sink_valid         (width_adapter_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                         \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                         \n\t\t.src_data            (rsp_xbar_mux_src_data),                          \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                       \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                 \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                   \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),                      \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),                      \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),                    \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),                       \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),              \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                  \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                  \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                   \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),          \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001 rsp_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),                     \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),                     \n\t\t.src_data            (rsp_xbar_mux_001_src_data),                      \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),                   \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),             \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),               \n\t\t.sink0_ready         (rsp_xbar_demux_src1_ready),                      \n\t\t.sink0_valid         (rsp_xbar_demux_src1_valid),                      \n\t\t.sink0_channel       (rsp_xbar_demux_src1_channel),                    \n\t\t.sink0_data          (rsp_xbar_demux_src1_data),                       \n\t\t.sink0_startofpacket (rsp_xbar_demux_src1_startofpacket),              \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src1_endofpacket),                \n\t\t.sink1_ready         (rsp_xbar_demux_001_src1_ready),                  \n\t\t.sink1_valid         (rsp_xbar_demux_001_src1_valid),                  \n\t\t.sink1_channel       (rsp_xbar_demux_001_src1_channel),                \n\t\t.sink1_data          (rsp_xbar_demux_001_src1_data),                   \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),          \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),            \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                  \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                  \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                   \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),          \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),            \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                  \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                  \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                   \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),          \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),            \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                  \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                  \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                   \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),          \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),            \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                  \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                  \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                   \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),          \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket),            \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),                  \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),                  \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),                \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),                   \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket),          \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)             \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (47),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (56),\n\t\t.IN_PKT_BYTE_CNT_L             (54),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (48),\n\t\t.IN_PKT_BURSTWRAP_H            (59),\n\t\t.IN_PKT_BURSTWRAP_L            (57),\n\t\t.IN_PKT_BURST_SIZE_H           (62),\n\t\t.IN_PKT_BURST_SIZE_L           (60),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (84),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (83),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (53),\n\t\t.IN_PKT_BURST_TYPE_H           (64),\n\t\t.IN_PKT_BURST_TYPE_L           (63),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (85),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (87),\n\t\t.IN_ST_DATA_W                  (88),\n\t\t.OUT_PKT_ADDR_H                (65),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (74),\n\t\t.OUT_PKT_BYTE_CNT_L            (72),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (66),\n\t\t.OUT_PKT_BURST_SIZE_H          (80),\n\t\t.OUT_PKT_BURST_SIZE_L          (78),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (102),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (101),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (71),\n\t\t.OUT_PKT_BURST_TYPE_H          (82),\n\t\t.OUT_PKT_BURST_TYPE_L          (81),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (103),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (105),\n\t\t.OUT_ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1)\n\t) width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                                   \n\t\t.reset                (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (id_router_006_src_valid),                           \n\t\t.in_channel           (id_router_006_src_channel),                         \n\t\t.in_startofpacket     (id_router_006_src_startofpacket),                   \n\t\t.in_endofpacket       (id_router_006_src_endofpacket),                     \n\t\t.in_ready             (id_router_006_src_ready),                           \n\t\t.in_data              (id_router_006_src_data),                            \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),                     \n\t\t.out_data             (width_adapter_src_data),                            \n\t\t.out_channel          (width_adapter_src_channel),                         \n\t\t.out_valid            (width_adapter_src_valid),                           \n\t\t.out_ready            (width_adapter_src_ready),                           \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),                   \n\t\t.in_command_size_data (3'b000)                                             \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (65),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (74),\n\t\t.IN_PKT_BYTE_CNT_L             (72),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (66),\n\t\t.IN_PKT_BURSTWRAP_H            (77),\n\t\t.IN_PKT_BURSTWRAP_L            (75),\n\t\t.IN_PKT_BURST_SIZE_H           (80),\n\t\t.IN_PKT_BURST_SIZE_L           (78),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (102),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (101),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (71),\n\t\t.IN_PKT_BURST_TYPE_H           (82),\n\t\t.IN_PKT_BURST_TYPE_L           (81),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (103),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (105),\n\t\t.IN_ST_DATA_W                  (106),\n\t\t.OUT_PKT_ADDR_H                (47),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (56),\n\t\t.OUT_PKT_BYTE_CNT_L            (54),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (48),\n\t\t.OUT_PKT_BURST_SIZE_H          (62),\n\t\t.OUT_PKT_BURST_SIZE_L          (60),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (84),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (83),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (53),\n\t\t.OUT_PKT_BURST_TYPE_H          (64),\n\t\t.OUT_PKT_BURST_TYPE_L          (63),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (85),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (87),\n\t\t.OUT_ST_DATA_W                 (88),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1)\n\t) width_adapter_001 (\n\t\t.clk                  (pll_outclk0_clk),                                   \n\t\t.reset                (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_mux_006_src_valid),                        \n\t\t.in_channel           (cmd_xbar_mux_006_src_channel),                      \n\t\t.in_startofpacket     (cmd_xbar_mux_006_src_startofpacket),                \n\t\t.in_endofpacket       (cmd_xbar_mux_006_src_endofpacket),                  \n\t\t.in_ready             (cmd_xbar_mux_006_src_ready),                        \n\t\t.in_data              (cmd_xbar_mux_006_src_data),                         \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),                 \n\t\t.out_data             (width_adapter_001_src_data),                        \n\t\t.out_channel          (width_adapter_001_src_channel),                     \n\t\t.out_valid            (width_adapter_001_src_valid),                       \n\t\t.out_ready            (width_adapter_001_src_ready),                       \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket),               \n\t\t.in_command_size_data (3'b000)                                             \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module implements an interconnect system for a System-on-Chip (SoC) design, managing communication between various components including a Nios II processor, memory, and peripherals. It features input ports for clock, reset, and master signals from the Nios II processor, and output ports for slave components such as JTAG UART, timer, and SDRAM. The module utilizes numerous internal signals for address routing, data width adaptation, and arbitration. Key components include address routers, command and response demultiplexers, data width adapters, and arbitration logic. The interconnect system handles address routing, data width adaptation, burst adaptation, and arbitration between multiple masters and slaves, efficiently managing data transfers between different parts of the system with potentially different bus widths and protocols. This complex module forms"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect or bus system for a System-on-Chip (SoC) design. It manages communication between various components of the system, including a Nios II processor, memory, and peripherals. The module implements address routing, data width adaptation, burst adaptation, and arbitration between multiple masters and slaves. It contains numerous subcomponents such as address routers, command and response demultiplexers, data width adapters, and arbitration logic to efficiently handle data transfers between different parts of the system with potentially different bus widths and protocols."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the DE1_SoC_QSYS_mm_interconnect_0 module:\n\nInput ports:\n- pll_outclk0_clk\n- nios2_qsys_reset_n_reset_bridge_in_reset_reset\n- onchip_memory2_reset1_reset_bridge_in_reset_reset\n- nios2_qsys_data_master_address\n- nios2_qsys_data_master_byteenable\n- nios2_qsys_data_master_read\n- nios2_qsys_data_master_write\n- nios2_qsys_data_master_writedata\n- nios2_qsys_data_master_debugaccess\n- nios2_qsys_instruction_master_address\n- nios2_qsys_instruction_master_read\n\nExplanation: These input ports provide clock, reset signals, and various control signals from the Nios II processor's data and instruction masters, including address lines, read/write controls, and data inputs.\n\nOutput ports:\n- nios2_qsys_data_master_waitrequest\n- nios2_qsys_data_master_readdata\n- nios2_qsys_data_master_readdatavalid\n- nios2_qsys_instruction_master_waitrequest\n- nios2_qsys_instruction_master_readdata\n- nios2_qsys_instruction_master_readdatavalid\n- jtag_uart_avalon_jtag_slave_address\n- jtag_uart_avalon_jtag_slave_write\n- jtag_uart_avalon_jtag_slave_read\n- jtag_uart_avalon_jtag_slave_writedata\n- jtag_uart_avalon_jtag_slave_chipselect\n- key_s1_address\n- key_s1_write\n- key_s1_writedata\n- key_s1_chipselect\n- nios2_qsys_jtag_debug_module_address\n- nios2_qsys_jtag_debug_module_write\n- nios2_qsys_jtag_debug_module_read\n- nios2_qsys_jtag_debug_module_writedata\n- nios2_qsys_jtag_debug_module_byteenable\n- nios2_qsys_jtag_debug_module_debugaccess\n- onchip_memory2_s1_address\n- onchip_memory2_s1_write\n- onchip_memory2_s1_writedata\n- onchip_memory2_s1_byteenable\n- onchip_memory2_s1_chipselect\n- onchip_memory2_s1_clken\n- sdram_s1_address\n- sdram_s1_write\n- sdram_s1_read\n- sdram_s1_writedata\n- sdram_s1_byteenable\n- sdram_s1_chipselect\n- sysid_qsys_control_slave_address\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n\nExplanation: These output ports provide control signals, addresses, and data to various slave components in the system, including JTAG UART, keys, on-chip memory, SDRAM, system ID, and timer. They also include wait requests and read data signals back to the Nios II processor's masters."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals used in the DE1_SoC_QSYS_mm_interconnect_0 module and their explanations:\n\nInternal signals:\n\n1. nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount, nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_address, nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock, nios2_qsys_instruction_master_translator_avalon_universal_master_0_write, nios2_qsys_instruction_master_translator_avalon_universal_master_0_read, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata, nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid\n\n2. nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest, nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount, nios2_qsys_data_master_translator_avalon_universal_master_0_writedata, nios2_qsys_data_master_translator_avalon_universal_master_0_address, nios2_qsys_data_master_translator_avalon_universal_master_0_lock, nios2_qsys_data_master_translator_avalon_universal_master_0_write, nios2_qsys_data_master_translator_avalon_universal_master_0_read, nios2_qsys_data_master_translator_avalon_universal_master_0_readdata, nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess, nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable, nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid\n\n3. Various *_translator_avalon_universal_slave_0_agent_* signals for different slave components (e.g., nios2_qsys_jtag_debug_module, onchip_memory2_s1, sysid_qsys_control_slave, timer_s1, jtag_uart_avalon_jtag_slave, key_s1, sdram_s1)\n\n4. cmd_xbar_mux_*, cmd_xbar_demux_*, rsp_xbar_demux_*, rsp_xbar_mux_* signals for command and response crossbars\n\n5. id_router_*, addr_router_* signals for address routing\n\n6. limiter_*, burst_adapter_* signals for traffic limiting and burst adaptation\n\n7. width_adapter_* signals for data width adaptation between components with different bus widths\n\nExplanation:\n\n1. These signals are part of the Avalon interface for the Nios II instruction master, handling communication between the processor and the interconnect.\n\n2. Similar to the instruction master signals, these handle communication for the Nios II data master.\n\n3. These signals manage communication between the interconnect and various slave components in the system, such as memory, timers, and peripherals.\n\n4. Command and response crossbar signals handle routing of commands and responses between masters and slaves.\n\n5. Address router signals manage the routing of addresses to the appropriate slaves.\n\n6. These signals handle traffic limiting to prevent overwhelming of components and adaptation of burst transactions.\n\n7. Width adapter signals manage data width differences between components with different bus widths.\n\nAll these internal signals work together to facilitate communication and data transfer between different components of the SoC, managing various aspects such as addressing, data width adaptation, and traffic control."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_0 (\n\t\tinput  wire        pll_outclk0_clk,                                   \n\t\tinput  wire        nios2_qsys_reset_n_reset_bridge_in_reset_reset,    \n\t\tinput  wire        onchip_memory2_reset1_reset_bridge_in_reset_reset, \n\t\tinput  wire [29:0] nios2_qsys_data_master_address,                    \n\t\toutput wire        nios2_qsys_data_master_waitrequest,                \n\t\tinput  wire [3:0]  nios2_qsys_data_master_byteenable,                 \n\t\tinput  wire        nios2_qsys_data_master_read,                       \n\t\toutput wire [31:0] nios2_qsys_data_master_readdata,                   \n\t\toutput wire        nios2_qsys_data_master_readdatavalid,              \n\t\tinput  wire        nios2_qsys_data_master_write,                      \n\t\tinput  wire [31:0] nios2_qsys_data_master_writedata,                  \n\t\tinput  wire        nios2_qsys_data_master_debugaccess,                \n\t\tinput  wire [29:0] nios2_qsys_instruction_master_address,             \n\t\toutput wire        nios2_qsys_instruction_master_waitrequest,         \n\t\tinput  wire        nios2_qsys_instruction_master_read,                \n\t\toutput wire [31:0] nios2_qsys_instruction_master_readdata,            \n\t\toutput wire        nios2_qsys_instruction_master_readdatavalid,       \n\t\toutput wire [0:0]  jtag_uart_avalon_jtag_slave_address,               \n\t\toutput wire        jtag_uart_avalon_jtag_slave_write,                 \n\t\toutput wire        jtag_uart_avalon_jtag_slave_read,                  \n\t\tinput  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,              \n\t\toutput wire [31:0] jtag_uart_avalon_jtag_slave_writedata,             \n\t\tinput  wire        jtag_uart_avalon_jtag_slave_waitrequest,           \n\t\toutput wire        jtag_uart_avalon_jtag_slave_chipselect,            \n\t\toutput wire [1:0]  key_s1_address,                                    \n\t\toutput wire        key_s1_write,                                      \n\t\tinput  wire [31:0] key_s1_readdata,                                   \n\t\toutput wire [31:0] key_s1_writedata,                                  \n\t\toutput wire        key_s1_chipselect,                                 \n\t\toutput wire [8:0]  nios2_qsys_jtag_debug_module_address,              \n\t\toutput wire        nios2_qsys_jtag_debug_module_write,                \n\t\toutput wire        nios2_qsys_jtag_debug_module_read,                 \n\t\tinput  wire [31:0] nios2_qsys_jtag_debug_module_readdata,             \n\t\toutput wire [31:0] nios2_qsys_jtag_debug_module_writedata,            \n\t\toutput wire [3:0]  nios2_qsys_jtag_debug_module_byteenable,           \n\t\tinput  wire        nios2_qsys_jtag_debug_module_waitrequest,          \n\t\toutput wire        nios2_qsys_jtag_debug_module_debugaccess,          \n\t\toutput wire [14:0] onchip_memory2_s1_address,                         \n\t\toutput wire        onchip_memory2_s1_write,                           \n\t\tinput  wire [31:0] onchip_memory2_s1_readdata,                        \n\t\toutput wire [31:0] onchip_memory2_s1_writedata,                       \n\t\toutput wire [3:0]  onchip_memory2_s1_byteenable,                      \n\t\toutput wire        onchip_memory2_s1_chipselect,                      \n\t\toutput wire        onchip_memory2_s1_clken,                           \n\t\toutput wire [24:0] sdram_s1_address,                                  \n\t\toutput wire        sdram_s1_write,                                    \n\t\toutput wire        sdram_s1_read,                                     \n\t\tinput  wire [15:0] sdram_s1_readdata,                                 \n\t\toutput wire [15:0] sdram_s1_writedata,                                \n\t\toutput wire [1:0]  sdram_s1_byteenable,                               \n\t\tinput  wire        sdram_s1_readdatavalid,                            \n\t\tinput  wire        sdram_s1_waitrequest,                              \n\t\toutput wire        sdram_s1_chipselect,                               \n\t\toutput wire [0:0]  sysid_qsys_control_slave_address,                  \n\t\tinput  wire [31:0] sysid_qsys_control_slave_readdata,                 \n\t\toutput wire [2:0]  timer_s1_address,                                  \n\t\toutput wire        timer_s1_write,                                    \n\t\tinput  wire [15:0] timer_s1_readdata,                                 \n\t\toutput wire [15:0] timer_s1_writedata,                                \n\t\toutput wire        timer_s1_chipselect                                \n\t);\n\n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest;                    \n\twire    [2:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount;                     \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata;                      \n\twire   [29:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_address;                        \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock;                           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_write;                          \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_read;                           \n\twire   [31:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata;                       \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess;                    \n\twire    [3:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable;                     \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid;                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest;                           \n\twire    [2:0] nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount;                            \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_writedata;                             \n\twire   [29:0] nios2_qsys_data_master_translator_avalon_universal_master_0_address;                               \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_lock;                                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_write;                                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_read;                                  \n\twire   [31:0] nios2_qsys_data_master_translator_avalon_universal_master_0_readdata;                              \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess;                           \n\twire    [3:0] nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable;                            \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid;                         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [29:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [106:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [106:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          cmd_xbar_mux_src_endofpacket;                                                                      \n\twire          cmd_xbar_mux_src_valid;                                                                            \n\twire          cmd_xbar_mux_src_startofpacket;                                                                    \n\twire  [105:0] cmd_xbar_mux_src_data;                                                                             \n\twire    [6:0] cmd_xbar_mux_src_channel;                                                                          \n\twire          cmd_xbar_mux_src_ready;                                                                            \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire    [2:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [29:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire    [3:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [106:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [106:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire   [33:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_001_src_valid;                                                                        \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_001_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_001_src_channel;                                                                      \n\twire          cmd_xbar_mux_001_src_ready;                                                                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                 \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                  \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                   \n\twire   [29:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                     \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                        \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                 \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;        \n\twire  [106:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;     \n\twire  [106:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;           \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;           \n\twire          cmd_xbar_mux_002_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_002_src_valid;                                                                        \n\twire          cmd_xbar_mux_002_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_002_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_002_src_channel;                                                                      \n\twire          cmd_xbar_mux_002_src_ready;                                                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [29:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire  [106:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire  [106:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          cmd_xbar_mux_003_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_003_src_valid;                                                                        \n\twire          cmd_xbar_mux_003_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_003_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_003_src_channel;                                                                      \n\twire          cmd_xbar_mux_003_src_ready;                                                                        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;              \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;               \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                \n\twire   [29:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                  \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                     \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                     \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;              \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;     \n\twire  [106:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;  \n\twire  [106:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;        \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;        \n\twire          cmd_xbar_mux_004_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_004_src_valid;                                                                        \n\twire          cmd_xbar_mux_004_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_004_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_004_src_channel;                                                                      \n\twire          cmd_xbar_mux_004_src_ready;                                                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                   \n\twire    [2:0] key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                    \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                     \n\twire   [29:0] key_s1_translator_avalon_universal_slave_0_agent_m0_address;                                       \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_write;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                          \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_read;                                          \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                   \n\twire    [3:0] key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                    \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                            \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                          \n\twire  [106:0] key_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       \n\twire  [106:0] key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             \n\twire   [33:0] key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             \n\twire          cmd_xbar_mux_005_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_005_src_valid;                                                                        \n\twire          cmd_xbar_mux_005_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_005_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_005_src_channel;                                                                      \n\twire          cmd_xbar_mux_005_src_ready;                                                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [29:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire   [88:0] sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire   [88:0] sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                           \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket;           \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid;                 \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket;         \n\twire  [105:0] nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data;                  \n\twire          nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready;                 \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                  \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid;                        \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                \n\twire  [105:0] nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data;                         \n\twire          nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready;                        \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [105:0] nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          id_router_src_endofpacket;                                                                         \n\twire          id_router_src_valid;                                                                               \n\twire          id_router_src_startofpacket;                                                                       \n\twire  [105:0] id_router_src_data;                                                                                \n\twire    [6:0] id_router_src_channel;                                                                             \n\twire          id_router_src_ready;                                                                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [105:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire          id_router_001_src_endofpacket;                                                                     \n\twire          id_router_001_src_valid;                                                                           \n\twire          id_router_001_src_startofpacket;                                                                   \n\twire  [105:0] id_router_001_src_data;                                                                            \n\twire    [6:0] id_router_001_src_channel;                                                                         \n\twire          id_router_001_src_ready;                                                                           \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;               \n\twire  [105:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                        \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                       \n\twire          id_router_002_src_endofpacket;                                                                     \n\twire          id_router_002_src_valid;                                                                           \n\twire          id_router_002_src_startofpacket;                                                                   \n\twire  [105:0] id_router_002_src_data;                                                                            \n\twire    [6:0] id_router_002_src_channel;                                                                         \n\twire          id_router_002_src_ready;                                                                           \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire  [105:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          id_router_003_src_endofpacket;                                                                     \n\twire          id_router_003_src_valid;                                                                           \n\twire          id_router_003_src_startofpacket;                                                                   \n\twire  [105:0] id_router_003_src_data;                                                                            \n\twire    [6:0] id_router_003_src_channel;                                                                         \n\twire          id_router_003_src_ready;                                                                           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;            \n\twire  [105:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                     \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                    \n\twire          id_router_004_src_endofpacket;                                                                     \n\twire          id_router_004_src_valid;                                                                           \n\twire          id_router_004_src_startofpacket;                                                                   \n\twire  [105:0] id_router_004_src_data;                                                                            \n\twire    [6:0] id_router_004_src_channel;                                                                         \n\twire          id_router_004_src_ready;                                                                           \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                 \n\twire  [105:0] key_s1_translator_avalon_universal_slave_0_agent_rp_data;                                          \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                         \n\twire          id_router_005_src_endofpacket;                                                                     \n\twire          id_router_005_src_valid;                                                                           \n\twire          id_router_005_src_startofpacket;                                                                   \n\twire  [105:0] id_router_005_src_data;                                                                            \n\twire    [6:0] id_router_005_src_channel;                                                                         \n\twire          id_router_005_src_ready;                                                                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire   [87:0] sdram_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          addr_router_src_endofpacket;                                                                       \n\twire          addr_router_src_valid;                                                                             \n\twire          addr_router_src_startofpacket;                                                                     \n\twire  [105:0] addr_router_src_data;                                                                              \n\twire    [6:0] addr_router_src_channel;                                                                           \n\twire          addr_router_src_ready;                                                                             \n\twire          limiter_cmd_src_endofpacket;                                                                       \n\twire          limiter_cmd_src_startofpacket;                                                                     \n\twire  [105:0] limiter_cmd_src_data;                                                                              \n\twire    [6:0] limiter_cmd_src_channel;                                                                           \n\twire          limiter_cmd_src_ready;                                                                             \n\twire          rsp_xbar_mux_src_endofpacket;                                                                      \n\twire          rsp_xbar_mux_src_valid;                                                                            \n\twire          rsp_xbar_mux_src_startofpacket;                                                                    \n\twire  [105:0] rsp_xbar_mux_src_data;                                                                             \n\twire    [6:0] rsp_xbar_mux_src_channel;                                                                          \n\twire          rsp_xbar_mux_src_ready;                                                                            \n\twire          limiter_rsp_src_endofpacket;                                                                       \n\twire          limiter_rsp_src_valid;                                                                             \n\twire          limiter_rsp_src_startofpacket;                                                                     \n\twire  [105:0] limiter_rsp_src_data;                                                                              \n\twire    [6:0] limiter_rsp_src_channel;                                                                           \n\twire          limiter_rsp_src_ready;                                                                             \n\twire          addr_router_001_src_endofpacket;                                                                   \n\twire          addr_router_001_src_valid;                                                                         \n\twire          addr_router_001_src_startofpacket;                                                                 \n\twire  [105:0] addr_router_001_src_data;                                                                          \n\twire    [6:0] addr_router_001_src_channel;                                                                       \n\twire          addr_router_001_src_ready;                                                                         \n\twire          limiter_001_cmd_src_endofpacket;                                                                   \n\twire          limiter_001_cmd_src_startofpacket;                                                                 \n\twire  [105:0] limiter_001_cmd_src_data;                                                                          \n\twire    [6:0] limiter_001_cmd_src_channel;                                                                       \n\twire          limiter_001_cmd_src_ready;                                                                         \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                  \n\twire          rsp_xbar_mux_001_src_valid;                                                                        \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                                \n\twire  [105:0] rsp_xbar_mux_001_src_data;                                                                         \n\twire    [6:0] rsp_xbar_mux_001_src_channel;                                                                      \n\twire          rsp_xbar_mux_001_src_ready;                                                                        \n\twire          limiter_001_rsp_src_endofpacket;                                                                   \n\twire          limiter_001_rsp_src_valid;                                                                         \n\twire          limiter_001_rsp_src_startofpacket;                                                                 \n\twire  [105:0] limiter_001_rsp_src_data;                                                                          \n\twire    [6:0] limiter_001_rsp_src_channel;                                                                       \n\twire          limiter_001_rsp_src_ready;                                                                         \n\twire          burst_adapter_source0_endofpacket;                                                                 \n\twire          burst_adapter_source0_valid;                                                                       \n\twire          burst_adapter_source0_startofpacket;                                                               \n\twire   [87:0] burst_adapter_source0_data;                                                                        \n\twire          burst_adapter_source0_ready;                                                                       \n\twire    [6:0] burst_adapter_source0_channel;                                                                     \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                   \n\twire          cmd_xbar_demux_src0_valid;                                                                         \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                 \n\twire  [105:0] cmd_xbar_demux_src0_data;                                                                          \n\twire    [6:0] cmd_xbar_demux_src0_channel;                                                                       \n\twire          cmd_xbar_demux_src0_ready;                                                                         \n\twire          cmd_xbar_demux_src1_endofpacket;                                                                   \n\twire          cmd_xbar_demux_src1_valid;                                                                         \n\twire          cmd_xbar_demux_src1_startofpacket;                                                                 \n\twire  [105:0] cmd_xbar_demux_src1_data;                                                                          \n\twire    [6:0] cmd_xbar_demux_src1_channel;                                                                       \n\twire          cmd_xbar_demux_src1_ready;                                                                         \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src0_valid;                                                                     \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src0_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src0_channel;                                                                   \n\twire          cmd_xbar_demux_001_src0_ready;                                                                     \n\twire          cmd_xbar_demux_001_src1_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src1_valid;                                                                     \n\twire          cmd_xbar_demux_001_src1_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src1_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src1_channel;                                                                   \n\twire          cmd_xbar_demux_001_src1_ready;                                                                     \n\twire          cmd_xbar_demux_001_src2_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src2_valid;                                                                     \n\twire          cmd_xbar_demux_001_src2_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src2_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src2_channel;                                                                   \n\twire          cmd_xbar_demux_001_src2_ready;                                                                     \n\twire          cmd_xbar_demux_001_src3_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src3_valid;                                                                     \n\twire          cmd_xbar_demux_001_src3_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src3_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src3_channel;                                                                   \n\twire          cmd_xbar_demux_001_src3_ready;                                                                     \n\twire          cmd_xbar_demux_001_src4_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src4_valid;                                                                     \n\twire          cmd_xbar_demux_001_src4_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src4_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src4_channel;                                                                   \n\twire          cmd_xbar_demux_001_src4_ready;                                                                     \n\twire          cmd_xbar_demux_001_src5_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src5_valid;                                                                     \n\twire          cmd_xbar_demux_001_src5_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src5_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src5_channel;                                                                   \n\twire          cmd_xbar_demux_001_src5_ready;                                                                     \n\twire          cmd_xbar_demux_001_src6_endofpacket;                                                               \n\twire          cmd_xbar_demux_001_src6_valid;                                                                     \n\twire          cmd_xbar_demux_001_src6_startofpacket;                                                             \n\twire  [105:0] cmd_xbar_demux_001_src6_data;                                                                      \n\twire    [6:0] cmd_xbar_demux_001_src6_channel;                                                                   \n\twire          cmd_xbar_demux_001_src6_ready;                                                                     \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                   \n\twire          rsp_xbar_demux_src0_valid;                                                                         \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                 \n\twire  [105:0] rsp_xbar_demux_src0_data;                                                                          \n\twire    [6:0] rsp_xbar_demux_src0_channel;                                                                       \n\twire          rsp_xbar_demux_src0_ready;                                                                         \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                   \n\twire          rsp_xbar_demux_src1_valid;                                                                         \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                 \n\twire  [105:0] rsp_xbar_demux_src1_data;                                                                          \n\twire    [6:0] rsp_xbar_demux_src1_channel;                                                                       \n\twire          rsp_xbar_demux_src1_ready;                                                                         \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_001_src0_valid;                                                                     \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_001_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_001_src0_channel;                                                                   \n\twire          rsp_xbar_demux_001_src0_ready;                                                                     \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                               \n\twire          rsp_xbar_demux_001_src1_valid;                                                                     \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_001_src1_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_001_src1_channel;                                                                   \n\twire          rsp_xbar_demux_001_src1_ready;                                                                     \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_002_src0_valid;                                                                     \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_002_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_002_src0_channel;                                                                   \n\twire          rsp_xbar_demux_002_src0_ready;                                                                     \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_003_src0_valid;                                                                     \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_003_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_003_src0_channel;                                                                   \n\twire          rsp_xbar_demux_003_src0_ready;                                                                     \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_004_src0_valid;                                                                     \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_004_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_004_src0_channel;                                                                   \n\twire          rsp_xbar_demux_004_src0_ready;                                                                     \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_005_src0_valid;                                                                     \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_005_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_005_src0_channel;                                                                   \n\twire          rsp_xbar_demux_005_src0_ready;                                                                     \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                               \n\twire          rsp_xbar_demux_006_src0_valid;                                                                     \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                             \n\twire  [105:0] rsp_xbar_demux_006_src0_data;                                                                      \n\twire    [6:0] rsp_xbar_demux_006_src0_channel;                                                                   \n\twire          rsp_xbar_demux_006_src0_ready;                                                                     \n\twire          id_router_006_src_endofpacket;                                                                     \n\twire          id_router_006_src_valid;                                                                           \n\twire          id_router_006_src_startofpacket;                                                                   \n\twire   [87:0] id_router_006_src_data;                                                                            \n\twire    [6:0] id_router_006_src_channel;                                                                         \n\twire          id_router_006_src_ready;                                                                           \n\twire          width_adapter_src_endofpacket;                                                                     \n\twire          width_adapter_src_valid;                                                                           \n\twire          width_adapter_src_startofpacket;                                                                   \n\twire  [105:0] width_adapter_src_data;                                                                            \n\twire          width_adapter_src_ready;                                                                           \n\twire    [6:0] width_adapter_src_channel;                                                                         \n\twire          cmd_xbar_mux_006_src_endofpacket;                                                                  \n\twire          cmd_xbar_mux_006_src_valid;                                                                        \n\twire          cmd_xbar_mux_006_src_startofpacket;                                                                \n\twire  [105:0] cmd_xbar_mux_006_src_data;                                                                         \n\twire    [6:0] cmd_xbar_mux_006_src_channel;                                                                      \n\twire          cmd_xbar_mux_006_src_ready;                                                                        \n\twire          width_adapter_001_src_endofpacket;                                                                 \n\twire          width_adapter_001_src_valid;                                                                       \n\twire          width_adapter_001_src_startofpacket;                                                               \n\twire   [87:0] width_adapter_001_src_data;                                                                        \n\twire          width_adapter_001_src_ready;                                                                       \n\twire    [6:0] width_adapter_001_src_channel;                                                                     \n\twire    [6:0] limiter_cmd_valid_data;                                                                            \n\twire    [6:0] limiter_001_cmd_valid_data;                                                                        \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (30),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (30),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_instruction_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                  \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (nios2_qsys_instruction_master_address),                                            \n\t\t.av_waitrequest           (nios2_qsys_instruction_master_waitrequest),                                        \n\t\t.av_read                  (nios2_qsys_instruction_master_read),                                               \n\t\t.av_readdata              (nios2_qsys_instruction_master_readdata),                                           \n\t\t.av_readdatavalid         (nios2_qsys_instruction_master_readdatavalid),                                      \n\t\t.av_burstcount            (1'b1),                                                                             \n\t\t.av_byteenable            (4'b1111),                                                                          \n\t\t.av_beginbursttransfer    (1'b0),                                                                             \n\t\t.av_begintransfer         (1'b0),                                                                             \n\t\t.av_chipselect            (1'b0),                                                                             \n\t\t.av_write                 (1'b0),                                                                             \n\t\t.av_writedata             (32'b00000000000000000000000000000000),                                             \n\t\t.av_lock                  (1'b0),                                                                             \n\t\t.av_debugaccess           (1'b0),                                                                             \n\t\t.uav_clken                (),                                                                                 \n\t\t.av_clken                 (1'b1),                                                                             \n\t\t.uav_response             (2'b00),                                                                            \n\t\t.av_response              (),                                                                                 \n\t\t.uav_writeresponserequest (),                                                                                 \n\t\t.uav_writeresponsevalid   (1'b0),                                                                             \n\t\t.av_writeresponserequest  (1'b0),                                                                             \n\t\t.av_writeresponsevalid    ()                                                                                  \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (30),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (30),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) nios2_qsys_data_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                           \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (nios2_qsys_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (nios2_qsys_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (nios2_qsys_data_master_address),                                            \n\t\t.av_waitrequest           (nios2_qsys_data_master_waitrequest),                                        \n\t\t.av_byteenable            (nios2_qsys_data_master_byteenable),                                         \n\t\t.av_read                  (nios2_qsys_data_master_read),                                               \n\t\t.av_readdata              (nios2_qsys_data_master_readdata),                                           \n\t\t.av_readdatavalid         (nios2_qsys_data_master_readdatavalid),                                      \n\t\t.av_write                 (nios2_qsys_data_master_write),                                              \n\t\t.av_writedata             (nios2_qsys_data_master_writedata),                                          \n\t\t.av_debugaccess           (nios2_qsys_data_master_debugaccess),                                        \n\t\t.av_burstcount            (1'b1),                                                                      \n\t\t.av_beginbursttransfer    (1'b0),                                                                      \n\t\t.av_begintransfer         (1'b0),                                                                      \n\t\t.av_chipselect            (1'b0),                                                                      \n\t\t.av_lock                  (1'b0),                                                                      \n\t\t.uav_clken                (),                                                                          \n\t\t.av_clken                 (1'b1),                                                                      \n\t\t.uav_response             (2'b00),                                                                     \n\t\t.av_response              (),                                                                          \n\t\t.uav_writeresponserequest (),                                                                          \n\t\t.uav_writeresponsevalid   (1'b0),                                                                      \n\t\t.av_writeresponserequest  (1'b0),                                                                      \n\t\t.av_writeresponsevalid    ()                                                                           \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) nios2_qsys_jtag_debug_module_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                         \n\t\t.reset                    (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                          \n\t\t.uav_address              (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (nios2_qsys_jtag_debug_module_address),                                                    \n\t\t.av_write                 (nios2_qsys_jtag_debug_module_write),                                                      \n\t\t.av_read                  (nios2_qsys_jtag_debug_module_read),                                                       \n\t\t.av_readdata              (nios2_qsys_jtag_debug_module_readdata),                                                   \n\t\t.av_writedata             (nios2_qsys_jtag_debug_module_writedata),                                                  \n\t\t.av_byteenable            (nios2_qsys_jtag_debug_module_byteenable),                                                 \n\t\t.av_waitrequest           (nios2_qsys_jtag_debug_module_waitrequest),                                                \n\t\t.av_debugaccess           (nios2_qsys_jtag_debug_module_debugaccess),                                                \n\t\t.av_begintransfer         (),                                                                                        \n\t\t.av_beginbursttransfer    (),                                                                                        \n\t\t.av_burstcount            (),                                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                                    \n\t\t.av_writebyteenable       (),                                                                                        \n\t\t.av_lock                  (),                                                                                        \n\t\t.av_chipselect            (),                                                                                        \n\t\t.av_clken                 (),                                                                                        \n\t\t.uav_clken                (1'b0),                                                                                    \n\t\t.av_outputenable          (),                                                                                        \n\t\t.uav_response             (),                                                                                        \n\t\t.av_response              (2'b00),                                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                                        \n\t\t.av_writeresponserequest  (),                                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (15),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                              \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_s1_address),                                                    \n\t\t.av_write                 (onchip_memory2_s1_write),                                                      \n\t\t.av_readdata              (onchip_memory2_s1_readdata),                                                   \n\t\t.av_writedata             (onchip_memory2_s1_writedata),                                                  \n\t\t.av_byteenable            (onchip_memory2_s1_byteenable),                                                 \n\t\t.av_chipselect            (onchip_memory2_s1_chipselect),                                                 \n\t\t.av_clken                 (onchip_memory2_s1_clken),                                                      \n\t\t.av_read                  (),                                                                             \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                   \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_qsys_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_address),                                                    \n\t\t.av_write                 (timer_s1_write),                                                      \n\t\t.av_readdata              (timer_s1_readdata),                                                   \n\t\t.av_writedata             (timer_s1_writedata),                                                  \n\t\t.av_chipselect            (timer_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                        \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_address),                                                    \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_write),                                                      \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_read),                                                       \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),                                                   \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),                                                  \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),                                                \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                   \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                 \n\t\t.uav_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (key_s1_address),                                                    \n\t\t.av_write                 (key_s1_write),                                                      \n\t\t.av_readdata              (key_s1_readdata),                                                   \n\t\t.av_writedata             (key_s1_writedata),                                                  \n\t\t.av_chipselect            (key_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                  \n\t\t.av_begintransfer         (),                                                                  \n\t\t.av_beginbursttransfer    (),                                                                  \n\t\t.av_burstcount            (),                                                                  \n\t\t.av_byteenable            (),                                                                  \n\t\t.av_readdatavalid         (1'b0),                                                              \n\t\t.av_waitrequest           (1'b0),                                                              \n\t\t.av_writebyteenable       (),                                                                  \n\t\t.av_lock                  (),                                                                  \n\t\t.av_clken                 (),                                                                  \n\t\t.uav_clken                (1'b0),                                                              \n\t\t.av_debugaccess           (),                                                                  \n\t\t.av_outputenable          (),                                                                  \n\t\t.uav_response             (),                                                                  \n\t\t.av_response              (2'b00),                                                             \n\t\t.uav_writeresponserequest (1'b0),                                                              \n\t\t.uav_writeresponsevalid   (),                                                                  \n\t\t.av_writeresponserequest  (),                                                                  \n\t\t.av_writeresponsevalid    (1'b0)                                                               \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (30),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sdram_s1_address),                                                    \n\t\t.av_write                 (sdram_s1_write),                                                      \n\t\t.av_read                  (sdram_s1_read),                                                       \n\t\t.av_readdata              (sdram_s1_readdata),                                                   \n\t\t.av_writedata             (sdram_s1_writedata),                                                  \n\t\t.av_byteenable            (sdram_s1_byteenable),                                                 \n\t\t.av_readdatavalid         (sdram_s1_readdatavalid),                                              \n\t\t.av_waitrequest           (sdram_s1_waitrequest),                                                \n\t\t.av_chipselect            (sdram_s1_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_BURST_TYPE_H          (82),\n\t\t.PKT_BURST_TYPE_L          (81),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_TRANS_EXCLUSIVE       (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (93),\n\t\t.PKT_THREAD_ID_L           (93),\n\t\t.PKT_CACHE_H               (100),\n\t\t.PKT_CACHE_L               (97),\n\t\t.PKT_DATA_SIDEBAND_H       (84),\n\t\t.PKT_DATA_SIDEBAND_L       (84),\n\t\t.PKT_QOS_H                 (86),\n\t\t.PKT_QOS_L                 (86),\n\t\t.PKT_ADDR_SIDEBAND_H       (83),\n\t\t.PKT_ADDR_SIDEBAND_L       (83),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                           \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                            \n\t\t.av_address              (nios2_qsys_instruction_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (nios2_qsys_instruction_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (nios2_qsys_instruction_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                                     \n\t\t.rp_data                 (limiter_rsp_src_data),                                                                      \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                                   \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                             \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                               \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                                     \n\t\t.av_response             (),                                                                                          \n\t\t.av_writeresponserequest (1'b0),                                                                                      \n\t\t.av_writeresponsevalid   ()                                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_BURST_TYPE_H          (82),\n\t\t.PKT_BURST_TYPE_L          (81),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_TRANS_EXCLUSIVE       (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_THREAD_ID_H           (93),\n\t\t.PKT_THREAD_ID_L           (93),\n\t\t.PKT_CACHE_H               (100),\n\t\t.PKT_CACHE_L               (97),\n\t\t.PKT_DATA_SIDEBAND_H       (84),\n\t\t.PKT_DATA_SIDEBAND_L       (84),\n\t\t.PKT_QOS_H                 (86),\n\t\t.PKT_QOS_L                 (86),\n\t\t.PKT_ADDR_SIDEBAND_H       (83),\n\t\t.PKT_ADDR_SIDEBAND_L       (83),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_data_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                    \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                     \n\t\t.av_address              (nios2_qsys_data_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (nios2_qsys_data_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (nios2_qsys_data_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (nios2_qsys_data_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (nios2_qsys_data_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (nios2_qsys_data_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (nios2_qsys_data_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (nios2_qsys_data_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (nios2_qsys_data_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (nios2_qsys_data_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (nios2_qsys_data_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_001_rsp_src_valid),                                                          \n\t\t.rp_data                 (limiter_001_rsp_src_data),                                                           \n\t\t.rp_channel              (limiter_001_rsp_src_channel),                                                        \n\t\t.rp_startofpacket        (limiter_001_rsp_src_startofpacket),                                                  \n\t\t.rp_endofpacket          (limiter_001_rsp_src_endofpacket),                                                    \n\t\t.rp_ready                (limiter_001_rsp_src_ready),                                                          \n\t\t.av_response             (),                                                                                   \n\t\t.av_writeresponserequest (1'b0),                                                                               \n\t\t.av_writeresponsevalid   ()                                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                   \n\t\t.reset                   (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                                    \n\t\t.m0_address              (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_src_ready),                                                                            \n\t\t.cp_valid                (cmd_xbar_mux_src_valid),                                                                            \n\t\t.cp_data                 (cmd_xbar_mux_src_data),                                                                             \n\t\t.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                                    \n\t\t.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                                      \n\t\t.cp_channel              (cmd_xbar_mux_src_channel),                                                                          \n\t\t.rf_sink_ready           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                             \n\t\t.m0_writeresponserequest (),                                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                   \n\t\t.reset             (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                                    \n\t\t.in_data           (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                             \n\t\t.csr_read          (1'b0),                                                                                              \n\t\t.csr_write         (1'b0),                                                                                              \n\t\t.csr_readdata      (),                                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                              \n\t\t.almost_full_data  (),                                                                                                  \n\t\t.almost_empty_data (),                                                                                                  \n\t\t.in_empty          (1'b0),                                                                                              \n\t\t.out_empty         (),                                                                                                  \n\t\t.in_error          (1'b0),                                                                                              \n\t\t.out_error         (),                                                                                                  \n\t\t.in_channel        (1'b0),                                                                                              \n\t\t.out_channel       ()                                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                        \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.m0_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_001_src_ready),                                                             \n\t\t.cp_valid                (cmd_xbar_mux_001_src_valid),                                                             \n\t\t.cp_data                 (cmd_xbar_mux_001_src_data),                                                              \n\t\t.cp_startofpacket        (cmd_xbar_mux_001_src_startofpacket),                                                     \n\t\t.cp_endofpacket          (cmd_xbar_mux_001_src_endofpacket),                                                       \n\t\t.cp_channel              (cmd_xbar_mux_001_src_channel),                                                           \n\t\t.rf_sink_ready           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                        \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.in_data           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                             \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_002_src_ready),                                                                    \n\t\t.cp_valid                (cmd_xbar_mux_002_src_valid),                                                                    \n\t\t.cp_data                 (cmd_xbar_mux_002_src_data),                                                                     \n\t\t.cp_startofpacket        (cmd_xbar_mux_002_src_startofpacket),                                                            \n\t\t.cp_endofpacket          (cmd_xbar_mux_002_src_endofpacket),                                                              \n\t\t.cp_channel              (cmd_xbar_mux_002_src_channel),                                                                  \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                             \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_003_src_ready),                                                    \n\t\t.cp_valid                (cmd_xbar_mux_003_src_valid),                                                    \n\t\t.cp_data                 (cmd_xbar_mux_003_src_data),                                                     \n\t\t.cp_startofpacket        (cmd_xbar_mux_003_src_startofpacket),                                            \n\t\t.cp_endofpacket          (cmd_xbar_mux_003_src_endofpacket),                                              \n\t\t.cp_channel              (cmd_xbar_mux_003_src_channel),                                                  \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                  \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                                \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_004_src_ready),                                                                       \n\t\t.cp_valid                (cmd_xbar_mux_004_src_valid),                                                                       \n\t\t.cp_data                 (cmd_xbar_mux_004_src_data),                                                                        \n\t\t.cp_startofpacket        (cmd_xbar_mux_004_src_startofpacket),                                                               \n\t\t.cp_endofpacket          (cmd_xbar_mux_004_src_endofpacket),                                                                 \n\t\t.cp_channel              (cmd_xbar_mux_004_src_channel),                                                                     \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                  \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                                \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (85),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (65),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (66),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.PKT_TRANS_READ            (69),\n\t\t.PKT_TRANS_LOCK            (70),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_BURSTWRAP_H           (77),\n\t\t.PKT_BURSTWRAP_L           (75),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_PROTECTION_H          (96),\n\t\t.PKT_PROTECTION_L          (94),\n\t\t.PKT_RESPONSE_STATUS_H     (102),\n\t\t.PKT_RESPONSE_STATUS_L     (101),\n\t\t.PKT_BURST_SIZE_H          (80),\n\t\t.PKT_BURST_SIZE_L          (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (103),\n\t\t.PKT_ORI_BURST_SIZE_H      (105),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (106),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                             \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                           \n\t\t.m0_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (key_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_005_src_ready),                                                  \n\t\t.cp_valid                (cmd_xbar_mux_005_src_valid),                                                  \n\t\t.cp_data                 (cmd_xbar_mux_005_src_data),                                                   \n\t\t.cp_startofpacket        (cmd_xbar_mux_005_src_startofpacket),                                          \n\t\t.cp_endofpacket          (cmd_xbar_mux_005_src_endofpacket),                                            \n\t\t.cp_channel              (cmd_xbar_mux_005_src_channel),                                                \n\t\t.rf_sink_ready           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponserequest (),                                                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (107),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                             \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                           \n\t\t.in_data           (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (67),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_ADDR_H                (47),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (48),\n\t\t.PKT_TRANS_POSTED          (49),\n\t\t.PKT_TRANS_WRITE           (50),\n\t\t.PKT_TRANS_READ            (51),\n\t\t.PKT_TRANS_LOCK            (52),\n\t\t.PKT_SRC_ID_H              (71),\n\t\t.PKT_SRC_ID_L              (69),\n\t\t.PKT_DEST_ID_H             (74),\n\t\t.PKT_DEST_ID_L             (72),\n\t\t.PKT_BURSTWRAP_H           (59),\n\t\t.PKT_BURSTWRAP_L           (57),\n\t\t.PKT_BYTE_CNT_H            (56),\n\t\t.PKT_BYTE_CNT_L            (54),\n\t\t.PKT_PROTECTION_H          (78),\n\t\t.PKT_PROTECTION_L          (76),\n\t\t.PKT_RESPONSE_STATUS_H     (84),\n\t\t.PKT_RESPONSE_STATUS_L     (83),\n\t\t.PKT_BURST_SIZE_H          (62),\n\t\t.PKT_BURST_SIZE_L          (60),\n\t\t.PKT_ORI_BURST_SIZE_L      (85),\n\t\t.PKT_ORI_BURST_SIZE_H      (87),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (88),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                 \n\t\t.rf_sink_ready           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (89),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                         \n\t\t.reset             (onchip_memory2_reset1_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                   \n\t\t.csr_read          (1'b0),                                                                    \n\t\t.csr_write         (1'b0),                                                                    \n\t\t.csr_readdata      (),                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                    \n\t\t.almost_full_data  (),                                                                        \n\t\t.almost_empty_data (),                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                    \n\t\t.out_startofpacket (),                                                                        \n\t\t.out_endofpacket   (),                                                                        \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_error         (),                                                                        \n\t\t.in_channel        (1'b0),                                                                    \n\t\t.out_channel       ()                                                                         \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_addr_router addr_router (\n\t\t.sink_ready         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                           \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                            \n\t\t.src_ready          (addr_router_src_ready),                                                                     \n\t\t.src_valid          (addr_router_src_valid),                                                                     \n\t\t.src_data           (addr_router_src_data),                                                                      \n\t\t.src_channel        (addr_router_src_channel),                                                                   \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                             \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_addr_router_001 addr_router_001 (\n\t\t.sink_ready         (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                    \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                     \n\t\t.src_ready          (addr_router_001_src_ready),                                                          \n\t\t.src_valid          (addr_router_001_src_valid),                                                          \n\t\t.src_data           (addr_router_001_src_data),                                                           \n\t\t.src_channel        (addr_router_001_src_channel),                                                        \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                                  \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                                     \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router id_router (\n\t\t.sink_ready         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                         \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset),                                          \n\t\t.src_ready          (id_router_src_ready),                                                                     \n\t\t.src_valid          (id_router_src_valid),                                                                     \n\t\t.src_data           (id_router_src_data),                                                                      \n\t\t.src_channel        (id_router_src_channel),                                                                   \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                             \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router id_router_001 (\n\t\t.sink_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                              \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                            \n\t\t.src_ready          (id_router_001_src_ready),                                                      \n\t\t.src_valid          (id_router_001_src_valid),                                                      \n\t\t.src_data           (id_router_001_src_data),                                                       \n\t\t.src_channel        (id_router_001_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_002 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                   \n\t\t.src_ready          (id_router_002_src_ready),                                                             \n\t\t.src_valid          (id_router_002_src_valid),                                                             \n\t\t.src_data           (id_router_002_src_data),                                                              \n\t\t.src_channel        (id_router_002_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_003 (\n\t\t.sink_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_003_src_ready),                                             \n\t\t.src_valid          (id_router_003_src_valid),                                             \n\t\t.src_data           (id_router_003_src_data),                                              \n\t\t.src_channel        (id_router_003_src_channel),                                           \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_004 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                        \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.src_ready          (id_router_004_src_ready),                                                                \n\t\t.src_valid          (id_router_004_src_valid),                                                                \n\t\t.src_data           (id_router_004_src_data),                                                                 \n\t\t.src_channel        (id_router_004_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                                           \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_002 id_router_005 (\n\t\t.sink_ready         (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (key_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                 \n\t\t.src_ready          (id_router_005_src_ready),                                           \n\t\t.src_valid          (id_router_005_src_valid),                                           \n\t\t.src_data           (id_router_005_src_data),                                            \n\t\t.src_channel        (id_router_005_src_channel),                                         \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                   \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                      \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_id_router_006 id_router_006 (\n\t\t.sink_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_006_src_ready),                                             \n\t\t.src_valid          (id_router_006_src_valid),                                             \n\t\t.src_data           (id_router_006_src_data),                                              \n\t\t.src_channel        (id_router_006_src_channel),                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (pll_outclk0_clk),                                \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),                          \n\t\t.cmd_sink_valid         (addr_router_src_valid),                          \n\t\t.cmd_sink_data          (addr_router_src_data),                           \n\t\t.cmd_sink_channel       (addr_router_src_channel),                        \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),                  \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),                    \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                          \n\t\t.cmd_src_data           (limiter_cmd_src_data),                           \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                        \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                  \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_src_ready),                         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_src_valid),                         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_src_channel),                       \n\t\t.rsp_sink_data          (rsp_xbar_mux_src_data),                          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),                 \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),                   \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                          \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                          \n\t\t.rsp_src_data           (limiter_rsp_src_data),                           \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                        \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                  \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                    \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)                          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (92),\n\t\t.PKT_DEST_ID_L             (90),\n\t\t.PKT_SRC_ID_H              (89),\n\t\t.PKT_SRC_ID_L              (87),\n\t\t.PKT_TRANS_POSTED          (67),\n\t\t.PKT_TRANS_WRITE           (68),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (74),\n\t\t.PKT_BYTE_CNT_L            (72),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_001 (\n\t\t.clk                    (pll_outclk0_clk),                                \n\t\t.reset                  (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_001_src_ready),                      \n\t\t.cmd_sink_valid         (addr_router_001_src_valid),                      \n\t\t.cmd_sink_data          (addr_router_001_src_data),                       \n\t\t.cmd_sink_channel       (addr_router_001_src_channel),                    \n\t\t.cmd_sink_startofpacket (addr_router_001_src_startofpacket),              \n\t\t.cmd_sink_endofpacket   (addr_router_001_src_endofpacket),                \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),                      \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),                       \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),                    \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),              \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),                \n\t\t.rsp_sink_ready         (rsp_xbar_mux_001_src_ready),                     \n\t\t.rsp_sink_valid         (rsp_xbar_mux_001_src_valid),                     \n\t\t.rsp_sink_channel       (rsp_xbar_mux_001_src_channel),                   \n\t\t.rsp_sink_data          (rsp_xbar_mux_001_src_data),                      \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket),             \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_001_src_endofpacket),               \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),                      \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),                      \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),                       \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),                    \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),              \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),                \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (47),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (67),\n\t\t.PKT_BYTE_CNT_H            (56),\n\t\t.PKT_BYTE_CNT_L            (54),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (62),\n\t\t.PKT_BURST_SIZE_L          (60),\n\t\t.PKT_BURST_TYPE_H          (64),\n\t\t.PKT_BURST_TYPE_L          (63),\n\t\t.PKT_BURSTWRAP_H           (59),\n\t\t.PKT_BURSTWRAP_L           (57),\n\t\t.PKT_TRANS_COMPRESSED_READ (48),\n\t\t.PKT_TRANS_WRITE           (50),\n\t\t.PKT_TRANS_READ            (51),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (88),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (55),\n\t\t.OUT_BURSTWRAP_H           (59),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7)\n\t) burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                                   \n\t\t.reset                 (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (width_adapter_001_src_valid),                       \n\t\t.sink0_data            (width_adapter_001_src_data),                        \n\t\t.sink0_channel         (width_adapter_001_src_channel),                     \n\t\t.sink0_startofpacket   (width_adapter_001_src_startofpacket),               \n\t\t.sink0_endofpacket     (width_adapter_001_src_endofpacket),                 \n\t\t.sink0_ready           (width_adapter_001_src_ready),                       \n\t\t.source0_valid         (burst_adapter_source0_valid),                       \n\t\t.source0_data          (burst_adapter_source0_data),                        \n\t\t.source0_channel       (burst_adapter_source0_channel),                     \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket),               \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),                 \n\t\t.source0_ready         (burst_adapter_source0_ready)                        \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),                          \n\t\t.sink_channel       (limiter_cmd_src_channel),                        \n\t\t.sink_data          (limiter_cmd_src_data),                           \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),                  \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),                    \n\t\t.sink_valid         (limiter_cmd_valid_data),                         \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                      \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                      \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                       \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                    \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),              \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),                      \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),                      \n\t\t.src1_data          (cmd_xbar_demux_src1_data),                       \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),                    \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),              \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket)                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001 cmd_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_001_cmd_src_ready),                      \n\t\t.sink_channel       (limiter_001_cmd_src_channel),                    \n\t\t.sink_data          (limiter_001_cmd_src_data),                       \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),              \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),                \n\t\t.sink_valid         (limiter_001_cmd_valid_data),                     \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),                  \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),                  \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),                   \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),                \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket),            \n\t\t.src1_ready         (cmd_xbar_demux_001_src1_ready),                  \n\t\t.src1_valid         (cmd_xbar_demux_001_src1_valid),                  \n\t\t.src1_data          (cmd_xbar_demux_001_src1_data),                   \n\t\t.src1_channel       (cmd_xbar_demux_001_src1_channel),                \n\t\t.src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket),          \n\t\t.src1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket),            \n\t\t.src2_ready         (cmd_xbar_demux_001_src2_ready),                  \n\t\t.src2_valid         (cmd_xbar_demux_001_src2_valid),                  \n\t\t.src2_data          (cmd_xbar_demux_001_src2_data),                   \n\t\t.src2_channel       (cmd_xbar_demux_001_src2_channel),                \n\t\t.src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket),          \n\t\t.src2_endofpacket   (cmd_xbar_demux_001_src2_endofpacket),            \n\t\t.src3_ready         (cmd_xbar_demux_001_src3_ready),                  \n\t\t.src3_valid         (cmd_xbar_demux_001_src3_valid),                  \n\t\t.src3_data          (cmd_xbar_demux_001_src3_data),                   \n\t\t.src3_channel       (cmd_xbar_demux_001_src3_channel),                \n\t\t.src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket),          \n\t\t.src3_endofpacket   (cmd_xbar_demux_001_src3_endofpacket),            \n\t\t.src4_ready         (cmd_xbar_demux_001_src4_ready),                  \n\t\t.src4_valid         (cmd_xbar_demux_001_src4_valid),                  \n\t\t.src4_data          (cmd_xbar_demux_001_src4_data),                   \n\t\t.src4_channel       (cmd_xbar_demux_001_src4_channel),                \n\t\t.src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket),          \n\t\t.src4_endofpacket   (cmd_xbar_demux_001_src4_endofpacket),            \n\t\t.src5_ready         (cmd_xbar_demux_001_src5_ready),                  \n\t\t.src5_valid         (cmd_xbar_demux_001_src5_valid),                  \n\t\t.src5_data          (cmd_xbar_demux_001_src5_data),                   \n\t\t.src5_channel       (cmd_xbar_demux_001_src5_channel),                \n\t\t.src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket),          \n\t\t.src5_endofpacket   (cmd_xbar_demux_001_src5_endofpacket),            \n\t\t.src6_ready         (cmd_xbar_demux_001_src6_ready),                  \n\t\t.src6_valid         (cmd_xbar_demux_001_src6_valid),                  \n\t\t.src6_data          (cmd_xbar_demux_001_src6_data),                   \n\t\t.src6_channel       (cmd_xbar_demux_001_src6_channel),                \n\t\t.src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket),          \n\t\t.src6_endofpacket   (cmd_xbar_demux_001_src6_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                         \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                         \n\t\t.src_data            (cmd_xbar_mux_src_data),                          \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                       \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                 \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                   \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),                      \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),                      \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),                    \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),                       \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),              \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                \n\t\t.sink1_ready         (cmd_xbar_demux_001_src0_ready),                  \n\t\t.sink1_valid         (cmd_xbar_demux_001_src0_valid),                  \n\t\t.sink1_channel       (cmd_xbar_demux_001_src0_channel),                \n\t\t.sink1_data          (cmd_xbar_demux_001_src0_data),                   \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket),          \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),                         \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),                         \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),                       \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),                          \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),                 \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket),                   \n\t\t.sink1_ready         (cmd_xbar_demux_001_src1_ready),                     \n\t\t.sink1_valid         (cmd_xbar_demux_001_src1_valid),                     \n\t\t.sink1_channel       (cmd_xbar_demux_001_src1_channel),                   \n\t\t.sink1_data          (cmd_xbar_demux_001_src1_data),                      \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src1_startofpacket),             \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_002 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src2_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src2_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src2_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src2_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src2_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src2_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_003 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src3_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src3_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src3_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src3_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src3_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src3_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_004 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src4_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src4_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src4_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src4_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src4_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src4_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_005 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src5_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src5_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src5_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src5_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src5_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src5_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002 cmd_xbar_mux_006 (\n\t\t.clk                 (pll_outclk0_clk),                                   \n\t\t.reset               (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_006_src_ready),                        \n\t\t.src_valid           (cmd_xbar_mux_006_src_valid),                        \n\t\t.src_data            (cmd_xbar_mux_006_src_data),                         \n\t\t.src_channel         (cmd_xbar_mux_006_src_channel),                      \n\t\t.src_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                \n\t\t.src_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                  \n\t\t.sink0_ready         (cmd_xbar_demux_001_src6_ready),                     \n\t\t.sink0_valid         (cmd_xbar_demux_001_src6_valid),                     \n\t\t.sink0_channel       (cmd_xbar_demux_001_src6_channel),                   \n\t\t.sink0_data          (cmd_xbar_demux_001_src6_data),                      \n\t\t.sink0_startofpacket (cmd_xbar_demux_001_src6_startofpacket),             \n\t\t.sink0_endofpacket   (cmd_xbar_demux_001_src6_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                                \n\t\t.reset              (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                            \n\t\t.sink_channel       (id_router_src_channel),                          \n\t\t.sink_data          (id_router_src_data),                             \n\t\t.sink_startofpacket (id_router_src_startofpacket),                    \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                      \n\t\t.sink_valid         (id_router_src_valid),                            \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                      \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                      \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                       \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                    \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),              \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),                      \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),                      \n\t\t.src1_data          (rsp_xbar_demux_src1_data),                       \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),                    \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),              \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket)                 \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                           \n\t\t.sink_channel       (id_router_001_src_channel),                         \n\t\t.sink_data          (id_router_001_src_data),                            \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                     \n\t\t.sink_valid         (id_router_001_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),               \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),                     \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),                     \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),                      \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),                   \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),             \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                           \n\t\t.sink_channel       (id_router_002_src_channel),                         \n\t\t.sink_data          (id_router_002_src_data),                            \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                     \n\t\t.sink_valid         (id_router_002_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                           \n\t\t.sink_channel       (id_router_003_src_channel),                         \n\t\t.sink_data          (id_router_003_src_data),                            \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                     \n\t\t.sink_valid         (id_router_003_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                           \n\t\t.sink_channel       (id_router_004_src_channel),                         \n\t\t.sink_data          (id_router_004_src_data),                            \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                     \n\t\t.sink_valid         (id_router_004_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_005 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                           \n\t\t.sink_channel       (id_router_005_src_channel),                         \n\t\t.sink_data          (id_router_005_src_data),                            \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                   \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                     \n\t\t.sink_valid         (id_router_005_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002 rsp_xbar_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                                   \n\t\t.reset              (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (width_adapter_src_ready),                           \n\t\t.sink_channel       (width_adapter_src_channel),                         \n\t\t.sink_data          (width_adapter_src_data),                            \n\t\t.sink_startofpacket (width_adapter_src_startofpacket),                   \n\t\t.sink_endofpacket   (width_adapter_src_endofpacket),                     \n\t\t.sink_valid         (width_adapter_src_valid),                           \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),                     \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),                     \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),                      \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),                   \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket),             \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                         \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                         \n\t\t.src_data            (rsp_xbar_mux_src_data),                          \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                       \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                 \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                   \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),                      \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),                      \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),                    \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),                       \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),              \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                  \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                  \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                   \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),          \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)             \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001 rsp_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                                \n\t\t.reset               (nios2_qsys_reset_n_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),                     \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),                     \n\t\t.src_data            (rsp_xbar_mux_001_src_data),                      \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),                   \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),             \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),               \n\t\t.sink0_ready         (rsp_xbar_demux_src1_ready),                      \n\t\t.sink0_valid         (rsp_xbar_demux_src1_valid),                      \n\t\t.sink0_channel       (rsp_xbar_demux_src1_channel),                    \n\t\t.sink0_data          (rsp_xbar_demux_src1_data),                       \n\t\t.sink0_startofpacket (rsp_xbar_demux_src1_startofpacket),              \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src1_endofpacket),                \n\t\t.sink1_ready         (rsp_xbar_demux_001_src1_ready),                  \n\t\t.sink1_valid         (rsp_xbar_demux_001_src1_valid),                  \n\t\t.sink1_channel       (rsp_xbar_demux_001_src1_channel),                \n\t\t.sink1_data          (rsp_xbar_demux_001_src1_data),                   \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),          \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),            \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                  \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                  \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                   \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),          \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),            \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                  \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                  \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                   \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),          \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),            \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                  \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                  \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                   \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),          \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),            \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                  \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                  \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                   \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),          \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket),            \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),                  \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),                  \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),                \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),                   \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket),          \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)             \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (47),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (56),\n\t\t.IN_PKT_BYTE_CNT_L             (54),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (48),\n\t\t.IN_PKT_BURSTWRAP_H            (59),\n\t\t.IN_PKT_BURSTWRAP_L            (57),\n\t\t.IN_PKT_BURST_SIZE_H           (62),\n\t\t.IN_PKT_BURST_SIZE_L           (60),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (84),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (83),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (53),\n\t\t.IN_PKT_BURST_TYPE_H           (64),\n\t\t.IN_PKT_BURST_TYPE_L           (63),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (85),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (87),\n\t\t.IN_ST_DATA_W                  (88),\n\t\t.OUT_PKT_ADDR_H                (65),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (74),\n\t\t.OUT_PKT_BYTE_CNT_L            (72),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (66),\n\t\t.OUT_PKT_BURST_SIZE_H          (80),\n\t\t.OUT_PKT_BURST_SIZE_L          (78),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (102),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (101),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (71),\n\t\t.OUT_PKT_BURST_TYPE_H          (82),\n\t\t.OUT_PKT_BURST_TYPE_L          (81),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (103),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (105),\n\t\t.OUT_ST_DATA_W                 (106),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1)\n\t) width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                                   \n\t\t.reset                (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (id_router_006_src_valid),                           \n\t\t.in_channel           (id_router_006_src_channel),                         \n\t\t.in_startofpacket     (id_router_006_src_startofpacket),                   \n\t\t.in_endofpacket       (id_router_006_src_endofpacket),                     \n\t\t.in_ready             (id_router_006_src_ready),                           \n\t\t.in_data              (id_router_006_src_data),                            \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),                     \n\t\t.out_data             (width_adapter_src_data),                            \n\t\t.out_channel          (width_adapter_src_channel),                         \n\t\t.out_valid            (width_adapter_src_valid),                           \n\t\t.out_ready            (width_adapter_src_ready),                           \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),                   \n\t\t.in_command_size_data (3'b000)                                             \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (65),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (74),\n\t\t.IN_PKT_BYTE_CNT_L             (72),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (66),\n\t\t.IN_PKT_BURSTWRAP_H            (77),\n\t\t.IN_PKT_BURSTWRAP_L            (75),\n\t\t.IN_PKT_BURST_SIZE_H           (80),\n\t\t.IN_PKT_BURST_SIZE_L           (78),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (102),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (101),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (71),\n\t\t.IN_PKT_BURST_TYPE_H           (82),\n\t\t.IN_PKT_BURST_TYPE_L           (81),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (103),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (105),\n\t\t.IN_ST_DATA_W                  (106),\n\t\t.OUT_PKT_ADDR_H                (47),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (56),\n\t\t.OUT_PKT_BYTE_CNT_L            (54),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (48),\n\t\t.OUT_PKT_BURST_SIZE_H          (62),\n\t\t.OUT_PKT_BURST_SIZE_L          (60),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (84),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (83),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (53),\n\t\t.OUT_PKT_BURST_TYPE_H          (64),\n\t\t.OUT_PKT_BURST_TYPE_L          (63),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (85),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (87),\n\t\t.OUT_ST_DATA_W                 (88),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (1),\n\t\t.PACKING                       (1)\n\t) width_adapter_001 (\n\t\t.clk                  (pll_outclk0_clk),                                   \n\t\t.reset                (onchip_memory2_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_mux_006_src_valid),                        \n\t\t.in_channel           (cmd_xbar_mux_006_src_channel),                      \n\t\t.in_startofpacket     (cmd_xbar_mux_006_src_startofpacket),                \n\t\t.in_endofpacket       (cmd_xbar_mux_006_src_endofpacket),                  \n\t\t.in_ready             (cmd_xbar_mux_006_src_ready),                        \n\t\t.in_data              (cmd_xbar_mux_006_src_data),                         \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),                 \n\t\t.out_data             (width_adapter_001_src_data),                        \n\t\t.out_channel          (width_adapter_001_src_channel),                     \n\t\t.out_valid            (width_adapter_001_src_valid),                       \n\t\t.out_ready            (width_adapter_001_src_ready),                       \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket),               \n\t\t.in_command_size_data (3'b000)                                             \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: DE1_SoC_QSYS_mm_interconnect_0. Module specification: This module implements an interconnect system for a System-on-Chip (SoC) design, managing communication between various components including a Nios II processor, memory, and peripherals. It features input ports for clock, reset, and master signals from the Nios II processor, and output ports for slave components such as JTAG UART, timer, and SDRAM. The module utilizes numerous internal signals for address routing, data width adaptation, and arbitration. Key components include address routers, command and response demultiplexers, data width adapters, and arbitration logic. The interconnect system handles address routing, data width adaptation, burst adaptation, and arbitration between multiple masters and slaves, efficiently managing data transfers between different parts of the system with potentially different bus widths and protocols. This complex module forms"
                }
            ]
        }
    ]
}