#
# This file is part of LiteDRAM.
#
# Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause

{
    # General ------------------------------------------------------------------
    "speedgrade": -1,          # FPGA speedgrade
    "cpu":        "vexriscv",  # CPU type (ex vexriscv, serv, None)
    "memtype":    "DDR2",      # DRAM type
    "uart":       "rs232",     # Type of UART interface (rs232, fifo)

    # PHY ----------------------------------------------------------------------
    "cmd_latency":     0,            # Command additional latency
    "sdram_module":    "M12L64322A", # SDRAM modules of the board or SO-DIMM
    "sdram_module_nb": 4,            # Number of byte groups
    "sdram_rank_nb":   1,            # Number of ranks
    "sdram_phy":       "ECP5DDRPHY",   # Type of FPGA PHY

    # Frequency ----------------------------------------------------------------
    "input_clk_freq":   25e6, # Input clock frequency
    "sys_clk_freq":     75e6, # System clock frequency (DDR_clk = 4 x sys_clk)
    "iodelay_clk_freq": 25e6, # IODELAYs reference clock frequency

    # Core ---------------------------------------------------------------------
    "cmd_buffer_depth": 16,    # Depth of the command buffer
    "device":           "LFE5U-45F", # ECP5 Device

    # User Ports ---------------------------------------------------------------
    "user_ports": {
        "wishbone_0" : {
            "type": "wishbone",
        },
    },
}