

================================================================
== Vivado HLS Report for 'led_control'
================================================================
* Date:           Thu Oct  8 19:13:26 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        led_control
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  50000001|  50000001|  50000001|  50000001|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |          |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+----------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |  50000000|  50000000|         1|          -|          -|  50000000|    no    |
        +----------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %led_V), !map !19"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @led_control_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %led_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [led_control/led_control.cpp:4]   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [led_control/led_control.cpp:5]   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "br label %1" [led_control/led_control.cpp:6]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i26 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.98ns)   --->   "%exitcond = icmp eq i26 %i, -17108864" [led_control/led_control.cpp:6]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50000000, i64 50000000, i64 50000000)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.74ns)   --->   "%i_1 = add i26 %i, 1" [led_control/led_control.cpp:6]   --->   Operation 11 'add' 'i_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [led_control/led_control.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.98ns)   --->   "%not_s = icmp ugt i26 %i, 24999999" [led_control/led_control.cpp:7]   --->   Operation 13 'icmp' 'not_s' <Predicate = (!exitcond)> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %led_V, i1 %not_s)" [led_control/led_control.cpp:7]   --->   Operation 14 'write' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br label %1" [led_control/led_control.cpp:6]   --->   Operation 15 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [led_control/led_control.cpp:8]   --->   Operation 16 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ led_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specbitsmap      ) [ 000]
StgValue_4  (spectopmodule    ) [ 000]
StgValue_5  (specinterface    ) [ 000]
StgValue_6  (specinterface    ) [ 000]
StgValue_7  (br               ) [ 011]
i           (phi              ) [ 001]
exitcond    (icmp             ) [ 001]
empty       (speclooptripcount) [ 000]
i_1         (add              ) [ 011]
StgValue_12 (br               ) [ 000]
not_s       (icmp             ) [ 000]
StgValue_14 (write            ) [ 000]
StgValue_15 (br               ) [ 011]
StgValue_16 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="led_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_control_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="StgValue_14_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="39" class="1005" name="i_reg_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="26" slack="1"/>
<pin id="41" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="43" class="1004" name="i_phi_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="1"/>
<pin id="45" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="26" slack="0"/>
<pin id="47" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="exitcond_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="26" slack="0"/>
<pin id="52" dir="0" index="1" bw="26" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="26" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="not_s_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="26" slack="0"/>
<pin id="64" dir="0" index="1" bw="26" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_s/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_1_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="26" slack="0"/>
<pin id="74" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="30" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="49"><net_src comp="39" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="43" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="43" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="43" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="62" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="75"><net_src comp="56" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="43" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_V | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_12 : 2
		not_s : 1
		StgValue_14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_1_fu_56        |    0    |    26   |
|----------|-------------------------|---------|---------|
|   icmp   |      exitcond_fu_50     |    0    |    11   |
|          |       not_s_fu_62       |    0    |    11   |
|----------|-------------------------|---------|---------|
|   write  | StgValue_14_write_fu_32 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    48   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_1_reg_72|   26   |
| i_reg_39 |   26   |
+----------+--------+
|   Total  |   52   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   52   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   48   |
+-----------+--------+--------+
