Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan 11 15:12:34 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXCHARISK[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.116        0.000                      0                 1103        0.083        0.000                      0                 1103        0.683        0.000                       0                   553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                            ------------         ----------      --------------
RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout                                                                                       {0.000 2.083}        4.167           239.981         
  clkout0                                                                                        {0.000 4.167}        8.334           119.990         
  clkout1                                                                                        {0.000 2.083}        4.167           239.981         
RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/TXOUTCLKFABRIC  {0.000 5.208}        10.417          95.997          
USER_CLK_P                                                                                       {0.000 3.200}        6.400           156.250         
  clk_240_clk_wiz_0                                                                              {0.000 2.084}        4.167           239.955         
  clk_40_clk_wiz_0                                                                               {0.000 12.502}       25.005          39.993          
  clkfbout_clk_wiz_0                                                                             {0.000 22.400}       44.800          22.321          
clk_p                                                                                            {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK        3.463        0.000                      0                   10        0.108        0.000                      0                   10        0.683        0.000                       0                    19  
  clkfbout                                                                                                                                                                                                                                   3.096        0.000                       0                     2  
  clkout0                                                                                        3.792        0.000                      0                  411        0.141        0.000                      0                  411        2.274        0.000                       0                   163  
  clkout1                                                                                        2.116        0.000                      0                   52        0.108        0.000                      0                   52        1.137        0.000                       0                    31  
USER_CLK_P                                                                                                                                                                                                                                   1.700        0.000                       0                     1  
  clk_240_clk_wiz_0                                                                                                                                                                                                                          2.759        0.000                       0                     2  
  clk_40_clk_wiz_0                                                                              21.017        0.000                      0                  601        0.083        0.000                      0                  601       12.102        0.000                       0                   330  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                        43.392        0.000                       0                     3  
clk_p                                                                                                                                                                                                                                        2.759        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_40_clk_wiz_0   clk_40_clk_wiz_0        22.631        0.000                      0                   29        0.704        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  To Clock:  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.980%)  route 0.363ns (64.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.654 - 4.167 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.658     3.775    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.363     4.342    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.517     7.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism              0.288     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X205Y159       FDRE (Setup_fdre_C_D)       -0.102     7.805    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.590%)  route 0.354ns (63.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.654 - 4.167 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.658     3.775    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.354     4.333    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.517     7.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.288     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X205Y159       FDRE (Setup_fdre_C_D)       -0.090     7.817    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.841%)  route 0.350ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.654 - 4.167 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.658     3.775    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.350     4.329    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.517     7.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.288     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X205Y159       FDRE (Setup_fdre_C_D)       -0.090     7.817    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.137%)  route 0.386ns (59.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 7.659 - 4.167 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.662     3.779    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.259     4.038 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.386     4.424    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.522     7.659    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.287     7.946    
                         clock uncertainty           -0.035     7.911    
    SLICE_X208Y159       FDRE (Setup_fdre_C_D)        0.013     7.924    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.236ns (41.936%)  route 0.327ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 7.659 - 4.167 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.662     3.779    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.236     4.015 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.327     4.342    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.522     7.659    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.287     7.946    
                         clock uncertainty           -0.035     7.911    
    SLICE_X208Y159       FDRE (Setup_fdre_C_D)       -0.061     7.850    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.819%)  route 0.367ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.654 - 4.167 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.658     3.775    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.367     4.365    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.517     7.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism              0.288     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X205Y159       FDRE (Setup_fdre_C_D)       -0.008     7.899    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.236ns (44.315%)  route 0.297ns (55.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 7.659 - 4.167 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.662     3.779    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.236     4.015 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.297     4.312    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.522     7.659    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.287     7.946    
                         clock uncertainty           -0.035     7.911    
    SLICE_X208Y159       FDRE (Setup_fdre_C_D)       -0.058     7.853    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 7.659 - 4.167 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.662     3.779    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.236     4.015 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.219     4.234    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.522     7.659    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism              0.287     7.946    
                         clock uncertainty           -0.035     7.911    
    SLICE_X208Y159       FDRE (Setup_fdre_C_D)       -0.076     7.835    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 7.659 - 4.167 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.662     3.779    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.259     4.038 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.111     4.149    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.522     7.659    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism              0.287     7.946    
                         clock uncertainty           -0.035     7.911    
    SLICE_X208Y159       FDRE (Setup_fdre_C_D)        0.011     7.922    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@4.167ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.654 - 4.167 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.658     3.775    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.111     4.109    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          1.517     7.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism              0.288     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X205Y159       FDRE (Setup_fdre_C_D)       -0.010     7.897    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.751     1.678    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.100     1.778 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.833    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.975     1.993    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.315     1.678    
    SLICE_X205Y159       FDRE (Hold_fdre_C_D)         0.047     1.725    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.755     1.682    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.855    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.980     1.998    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.316     1.682    
    SLICE_X208Y159       FDRE (Hold_fdre_C_D)         0.042     1.724    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.755     1.682    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.107     1.789 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.894    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.980     1.998    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.316     1.682    
    SLICE_X208Y159       FDRE (Hold_fdre_C_D)         0.002     1.684    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.755     1.682    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.107     1.789 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     1.936    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.980     1.998    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism             -0.316     1.682    
    SLICE_X208Y159       FDRE (Hold_fdre_C_D)         0.023     1.705    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.751     1.678    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.100     1.778 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.180     1.958    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.975     1.993    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism             -0.315     1.678    
    SLICE_X205Y159       FDRE (Hold_fdre_C_D)         0.047     1.725    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.262%)  route 0.159ns (59.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.755     1.682    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.107     1.789 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.159     1.948    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.980     1.998    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism             -0.316     1.682    
    SLICE_X208Y159       FDRE (Hold_fdre_C_D)         0.021     1.703    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.831%)  route 0.178ns (66.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.751     1.678    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.091     1.769 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.178     1.947    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.975     1.993    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.315     1.678    
    SLICE_X205Y159       FDRE (Hold_fdre_C_D)         0.006     1.684    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.531%)  route 0.173ns (65.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.751     1.678    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.091     1.769 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.173     1.942    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.975     1.993    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism             -0.315     1.678    
    SLICE_X205Y159       FDRE (Hold_fdre_C_D)        -0.003     1.675    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.505%)  route 0.173ns (65.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.751     1.678    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y159       FDRE (Prop_fdre_C_Q)         0.091     1.769 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.173     1.942    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.975     1.993    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X205Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism             -0.315     1.678    
    SLICE_X205Y159       FDRE (Hold_fdre_C_D)        -0.004     1.674    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns - RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.190%)  route 0.199ns (62.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.755     1.682    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y159       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.199     1.999    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/CLK_IN
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/O
                         net (fo=15, routed)          0.980     1.998    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X208Y159       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism             -0.316     1.682    
    SLICE_X208Y159       FDRE (Hold_fdre_C_D)         0.045     1.727    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420         4.167       1.747      GTHE2_CHANNEL_X1Y12  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         4.167       2.758      BUFGCTRL_X0Y4        RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/rxout0_buf/I
Min Period        n/a     BUFG/I                  n/a            1.409         4.167       2.758      BUFGCTRL_X0Y5        RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            0.750         4.167       3.417      SLICE_X202Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C                  n/a            0.400         2.083       1.683      SLICE_X202Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X205Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.400         2.083       1.683      SLICE_X202Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X208Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         2.084       1.734      SLICE_X202Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.350         2.084       1.734      SLICE_X202Y159       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y4  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y4  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X1Y4  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y4  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 rx_fullsuma_error_top/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/error_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.940ns (20.953%)  route 3.546ns (79.047%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 14.614 - 8.334 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.666     6.851    rx_fullsuma_error_top/CLK
    SLICE_X219Y157       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y157       FDRE (Prop_fdre_C_Q)         0.223     7.074 r  rx_fullsuma_error_top/data_r_reg[5]/Q
                         net (fo=14, routed)          0.660     7.734    rx_fullsuma_error_top/p_2_in5_in
    SLICE_X219Y153       LUT4 (Prop_lut4_I3_O)        0.051     7.785 r  rx_fullsuma_error_top/error[4]_i_37/O
                         net (fo=19, routed)          0.472     8.257    rx_fullsuma_error_top/error[4]_i_37_n_0
    SLICE_X217Y154       LUT6 (Prop_lut6_I2_O)        0.136     8.393 r  rx_fullsuma_error_top/error[4]_i_26/O
                         net (fo=2, routed)           0.449     8.842    rx_fullsuma_error_top/error[4]_i_26_n_0
    SLICE_X215Y155       LUT5 (Prop_lut5_I1_O)        0.043     8.885 f  rx_fullsuma_error_top/error[0]_i_18/O
                         net (fo=2, routed)           0.549     9.434    rx_fullsuma_error_top/error[0]_i_18_n_0
    SLICE_X215Y154       LUT5 (Prop_lut5_I4_O)        0.054     9.488 r  rx_fullsuma_error_top/error[4]_i_15/O
                         net (fo=5, routed)           0.480     9.968    rx_fullsuma_error_top/error[4]_i_15_n_0
    SLICE_X214Y155       LUT3 (Prop_lut3_I2_O)        0.148    10.116 r  rx_fullsuma_error_top/error[1]_i_2/O
                         net (fo=3, routed)           0.551    10.667    rx_fullsuma_error_top/error[1]_i_2_n_0
    SLICE_X214Y156       LUT5 (Prop_lut5_I3_O)        0.148    10.815 r  rx_fullsuma_error_top/error[4]_i_6/O
                         net (fo=3, routed)           0.385    11.200    rx_fullsuma_error_top/error[4]_i_6_n_0
    SLICE_X214Y157       LUT6 (Prop_lut6_I4_O)        0.137    11.337 r  rx_fullsuma_error_top/error[4]_i_1/O
                         net (fo=1, routed)           0.000    11.337    rx_fullsuma_error_top/error[4]_i_1_n_0
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.525    14.614    rx_fullsuma_error_top/CLK
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[4]/C
                         clock pessimism              0.518    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X214Y157       FDRE (Setup_fdre_C_D)        0.033    15.130    rx_fullsuma_error_top/error_reg[4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 rx_fullsuma_error_top/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/error_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.940ns (21.207%)  route 3.493ns (78.793%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 14.614 - 8.334 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.666     6.851    rx_fullsuma_error_top/CLK
    SLICE_X219Y157       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y157       FDRE (Prop_fdre_C_Q)         0.223     7.074 r  rx_fullsuma_error_top/data_r_reg[5]/Q
                         net (fo=14, routed)          0.660     7.734    rx_fullsuma_error_top/p_2_in5_in
    SLICE_X219Y153       LUT4 (Prop_lut4_I3_O)        0.051     7.785 r  rx_fullsuma_error_top/error[4]_i_37/O
                         net (fo=19, routed)          0.472     8.257    rx_fullsuma_error_top/error[4]_i_37_n_0
    SLICE_X217Y154       LUT6 (Prop_lut6_I2_O)        0.136     8.393 r  rx_fullsuma_error_top/error[4]_i_26/O
                         net (fo=2, routed)           0.449     8.842    rx_fullsuma_error_top/error[4]_i_26_n_0
    SLICE_X215Y155       LUT5 (Prop_lut5_I1_O)        0.043     8.885 f  rx_fullsuma_error_top/error[0]_i_18/O
                         net (fo=2, routed)           0.549     9.434    rx_fullsuma_error_top/error[0]_i_18_n_0
    SLICE_X215Y154       LUT5 (Prop_lut5_I4_O)        0.054     9.488 r  rx_fullsuma_error_top/error[4]_i_15/O
                         net (fo=5, routed)           0.480     9.968    rx_fullsuma_error_top/error[4]_i_15_n_0
    SLICE_X214Y155       LUT3 (Prop_lut3_I2_O)        0.148    10.116 r  rx_fullsuma_error_top/error[1]_i_2/O
                         net (fo=3, routed)           0.551    10.667    rx_fullsuma_error_top/error[1]_i_2_n_0
    SLICE_X214Y156       LUT5 (Prop_lut5_I3_O)        0.148    10.815 r  rx_fullsuma_error_top/error[4]_i_6/O
                         net (fo=3, routed)           0.332    11.147    rx_fullsuma_error_top/error[4]_i_6_n_0
    SLICE_X214Y157       LUT3 (Prop_lut3_I2_O)        0.137    11.284 r  rx_fullsuma_error_top/error[2]_i_1/O
                         net (fo=1, routed)           0.000    11.284    rx_fullsuma_error_top/error[2]_i_1_n_0
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.525    14.614    rx_fullsuma_error_top/CLK
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[2]/C
                         clock pessimism              0.518    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X214Y157       FDRE (Setup_fdre_C_D)        0.034    15.131    rx_fullsuma_error_top/error_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 rx_fullsuma_error_top/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/error_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.949ns (21.366%)  route 3.493ns (78.634%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 14.614 - 8.334 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.666     6.851    rx_fullsuma_error_top/CLK
    SLICE_X219Y157       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y157       FDRE (Prop_fdre_C_Q)         0.223     7.074 r  rx_fullsuma_error_top/data_r_reg[5]/Q
                         net (fo=14, routed)          0.660     7.734    rx_fullsuma_error_top/p_2_in5_in
    SLICE_X219Y153       LUT4 (Prop_lut4_I3_O)        0.051     7.785 r  rx_fullsuma_error_top/error[4]_i_37/O
                         net (fo=19, routed)          0.472     8.257    rx_fullsuma_error_top/error[4]_i_37_n_0
    SLICE_X217Y154       LUT6 (Prop_lut6_I2_O)        0.136     8.393 r  rx_fullsuma_error_top/error[4]_i_26/O
                         net (fo=2, routed)           0.449     8.842    rx_fullsuma_error_top/error[4]_i_26_n_0
    SLICE_X215Y155       LUT5 (Prop_lut5_I1_O)        0.043     8.885 f  rx_fullsuma_error_top/error[0]_i_18/O
                         net (fo=2, routed)           0.549     9.434    rx_fullsuma_error_top/error[0]_i_18_n_0
    SLICE_X215Y154       LUT5 (Prop_lut5_I4_O)        0.054     9.488 r  rx_fullsuma_error_top/error[4]_i_15/O
                         net (fo=5, routed)           0.480     9.968    rx_fullsuma_error_top/error[4]_i_15_n_0
    SLICE_X214Y155       LUT3 (Prop_lut3_I2_O)        0.148    10.116 r  rx_fullsuma_error_top/error[1]_i_2/O
                         net (fo=3, routed)           0.551    10.667    rx_fullsuma_error_top/error[1]_i_2_n_0
    SLICE_X214Y156       LUT5 (Prop_lut5_I3_O)        0.148    10.815 r  rx_fullsuma_error_top/error[4]_i_6/O
                         net (fo=3, routed)           0.332    11.147    rx_fullsuma_error_top/error[4]_i_6_n_0
    SLICE_X214Y157       LUT5 (Prop_lut5_I1_O)        0.146    11.293 r  rx_fullsuma_error_top/error[3]_i_1/O
                         net (fo=1, routed)           0.000    11.293    rx_fullsuma_error_top/error[3]_i_1_n_0
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.525    14.614    rx_fullsuma_error_top/CLK
    SLICE_X214Y157       FDRE                                         r  rx_fullsuma_error_top/error_reg[3]/C
                         clock pessimism              0.518    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X214Y157       FDRE (Setup_fdre_C_D)        0.058    15.155    rx_fullsuma_error_top/error_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 rx_fullsuma_error_top/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/error_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.792ns (18.505%)  route 3.488ns (81.495%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 14.613 - 8.334 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.666     6.851    rx_fullsuma_error_top/CLK
    SLICE_X219Y157       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y157       FDRE (Prop_fdre_C_Q)         0.223     7.074 r  rx_fullsuma_error_top/data_r_reg[5]/Q
                         net (fo=14, routed)          0.660     7.734    rx_fullsuma_error_top/p_2_in5_in
    SLICE_X219Y153       LUT4 (Prop_lut4_I3_O)        0.051     7.785 r  rx_fullsuma_error_top/error[4]_i_37/O
                         net (fo=19, routed)          0.472     8.257    rx_fullsuma_error_top/error[4]_i_37_n_0
    SLICE_X217Y154       LUT6 (Prop_lut6_I2_O)        0.136     8.393 r  rx_fullsuma_error_top/error[4]_i_26/O
                         net (fo=2, routed)           0.449     8.842    rx_fullsuma_error_top/error[4]_i_26_n_0
    SLICE_X215Y155       LUT5 (Prop_lut5_I1_O)        0.043     8.885 f  rx_fullsuma_error_top/error[0]_i_18/O
                         net (fo=2, routed)           0.549     9.434    rx_fullsuma_error_top/error[0]_i_18_n_0
    SLICE_X215Y154       LUT5 (Prop_lut5_I4_O)        0.054     9.488 r  rx_fullsuma_error_top/error[4]_i_15/O
                         net (fo=5, routed)           0.480     9.968    rx_fullsuma_error_top/error[4]_i_15_n_0
    SLICE_X214Y155       LUT3 (Prop_lut3_I2_O)        0.148    10.116 r  rx_fullsuma_error_top/error[1]_i_2/O
                         net (fo=3, routed)           0.551    10.667    rx_fullsuma_error_top/error[1]_i_2_n_0
    SLICE_X214Y156       LUT5 (Prop_lut5_I0_O)        0.137    10.804 r  rx_fullsuma_error_top/error[1]_i_1/O
                         net (fo=1, routed)           0.327    11.131    rx_fullsuma_error_top/error[1]_i_1_n_0
    SLICE_X215Y158       FDRE                                         r  rx_fullsuma_error_top/error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.524    14.613    rx_fullsuma_error_top/CLK
    SLICE_X215Y158       FDRE                                         r  rx_fullsuma_error_top/error_reg[1]/C
                         clock pessimism              0.518    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X215Y158       FDRE (Setup_fdre_C_D)       -0.008    15.088    rx_fullsuma_error_top/error_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_bitn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.133ns (38.385%)  route 1.819ns (61.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.610 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXRESETDONE
                         net (fo=4, routed)           0.771     8.877    RX_TOP/gt0_rxresetdone_out
    SLICE_X216Y159       LUT1 (Prop_lut1_I0_O)        0.047     8.924 r  RX_TOP/FSM_sequential_clockdomainsrenamer1_state[1]_i_1/O
                         net (fo=160, routed)         1.048     9.971    rx_fullsuma_error_top/SR[0]
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.521    14.610    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[0]/C
                         clock pessimism              0.518    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X213Y161       FDRE (Setup_fdre_C_R)       -0.395    14.698    rx_fullsuma_error_top/tx_bitn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_bitn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.133ns (38.385%)  route 1.819ns (61.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.610 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXRESETDONE
                         net (fo=4, routed)           0.771     8.877    RX_TOP/gt0_rxresetdone_out
    SLICE_X216Y159       LUT1 (Prop_lut1_I0_O)        0.047     8.924 r  RX_TOP/FSM_sequential_clockdomainsrenamer1_state[1]_i_1/O
                         net (fo=160, routed)         1.048     9.971    rx_fullsuma_error_top/SR[0]
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.521    14.610    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[1]/C
                         clock pessimism              0.518    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X213Y161       FDRE (Setup_fdre_C_R)       -0.395    14.698    rx_fullsuma_error_top/tx_bitn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_bitn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.133ns (38.385%)  route 1.819ns (61.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.610 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXRESETDONE
                         net (fo=4, routed)           0.771     8.877    RX_TOP/gt0_rxresetdone_out
    SLICE_X216Y159       LUT1 (Prop_lut1_I0_O)        0.047     8.924 r  RX_TOP/FSM_sequential_clockdomainsrenamer1_state[1]_i_1/O
                         net (fo=160, routed)         1.048     9.971    rx_fullsuma_error_top/SR[0]
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.521    14.610    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[2]/C
                         clock pessimism              0.518    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X213Y161       FDRE (Setup_fdre_C_R)       -0.395    14.698    rx_fullsuma_error_top/tx_bitn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.133ns (38.385%)  route 1.819ns (61.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.610 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXRESETDONE
                         net (fo=4, routed)           0.771     8.877    RX_TOP/gt0_rxresetdone_out
    SLICE_X216Y159       LUT1 (Prop_lut1_I0_O)        0.047     8.924 r  RX_TOP/FSM_sequential_clockdomainsrenamer1_state[1]_i_1/O
                         net (fo=160, routed)         1.048     9.971    rx_fullsuma_error_top/SR[0]
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.521    14.610    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_done_reg/C
                         clock pessimism              0.518    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X213Y161       FDRE (Setup_fdre_C_R)       -0.395    14.698    rx_fullsuma_error_top/tx_done_reg
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.301ns (39.981%)  route 1.953ns (60.019%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 14.613 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXDATA[1]
                         net (fo=2, routed)           0.707     8.813    RX_TOP/D[1]
    SLICE_X221Y159       LUT6 (Prop_lut6_I2_O)        0.043     8.856 r  RX_TOP/led_3c_reg_i_3/O
                         net (fo=2, routed)           0.276     9.132    RX_TOP/led_3c_reg_i_3_n_0
    SLICE_X220Y159       LUT4 (Prop_lut4_I0_O)        0.043     9.175 r  RX_TOP/led_3c_reg_i_1/O
                         net (fo=19, routed)          0.383     9.558    rx_fullsuma_error_top/led_3c0
    SLICE_X216Y159       LUT6 (Prop_lut6_I1_O)        0.043     9.601 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[2]_i_7/O
                         net (fo=1, routed)           0.255     9.855    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[2]_i_7_n_0
    SLICE_X216Y159       LUT2 (Prop_lut2_I1_O)        0.043     9.898 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[2]_i_3/O
                         net (fo=3, routed)           0.333    10.231    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[2]_i_3_n_0
    SLICE_X216Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.274 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.274    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[0]_i_1_n_0
    SLICE_X216Y158       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.524    14.613    rx_fullsuma_error_top/CLK
    SLICE_X216Y158       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/C
                         clock pessimism              0.518    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X216Y158       FDRE (Setup_fdre_C_D)        0.065    15.161    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 1.133ns (40.854%)  route 1.640ns (59.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 14.611 - 8.334 ) 
    Source Clock Delay      (SCD):    7.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.835     7.020    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gt0_rxusrclk2_out
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.086     8.106 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXRESETDONE
                         net (fo=4, routed)           0.771     8.877    RX_TOP/gt0_rxresetdone_out
    SLICE_X216Y159       LUT1 (Prop_lut1_I0_O)        0.047     8.924 r  RX_TOP/FSM_sequential_clockdomainsrenamer1_state[1]_i_1/O
                         net (fo=160, routed)         0.869     9.793    rx_fullsuma_error_top/SR[0]
    SLICE_X213Y160       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     8.334 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887    10.221    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.304 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279    11.583    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.656 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    13.006    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.089 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         1.522    14.611    rx_fullsuma_error_top/CLK
    SLICE_X213Y160       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/C
                         clock pessimism              0.518    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X213Y160       FDRE (Setup_fdre_C_R)       -0.395    14.699    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/crc_cur_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.297%)  route 0.137ns (51.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.759     2.941    rx_fullsuma_error_top/CLK
    SLICE_X221Y156       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y156       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  rx_fullsuma_error_top/data_r_reg[8]/Q
                         net (fo=11, routed)          0.137     3.178    rx_fullsuma_error_top/p_3_in10_in
    SLICE_X216Y156       LUT6 (Prop_lut6_I2_O)        0.028     3.206 r  rx_fullsuma_error_top/crc_cur[4]_i_1/O
                         net (fo=1, routed)           0.000     3.206    rx_fullsuma_error_top/crc_cur044_out
    SLICE_X216Y156       FDSE                                         r  rx_fullsuma_error_top/crc_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.984     3.541    rx_fullsuma_error_top/CLK
    SLICE_X216Y156       FDSE                                         r  rx_fullsuma_error_top/crc_cur_reg[4]/C
                         clock pessimism             -0.563     2.978    
    SLICE_X216Y156       FDSE (Hold_fdse_C_D)         0.087     3.065    rx_fullsuma_error_top/crc_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.906%)  route 0.145ns (53.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.757     2.939    rx_fullsuma_error_top/CLK
    SLICE_X215Y160       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y160       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/Q
                         net (fo=13, routed)          0.145     3.184    rx_fullsuma_error_top/clockdomainsrenamer3_state[0]
    SLICE_X216Y160       LUT5 (Prop_lut5_I2_O)        0.028     3.212 r  rx_fullsuma_error_top/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     3.212    rx_fullsuma_error_top/tx_data_clockdomainsrenamer3_next_value1[2]
    SLICE_X216Y160       FDRE                                         r  rx_fullsuma_error_top/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.982     3.539    rx_fullsuma_error_top/CLK
    SLICE_X216Y160       FDRE                                         r  rx_fullsuma_error_top/tx_data_reg[2]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X216Y160       FDRE (Hold_fdre_C_D)         0.087     3.063    rx_fullsuma_error_top/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/crc_cur_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.037%)  route 0.123ns (48.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.758     2.940    rx_fullsuma_error_top/CLK
    SLICE_X221Y158       FDRE                                         r  rx_fullsuma_error_top/data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y158       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  rx_fullsuma_error_top/data_r_reg[3]/Q
                         net (fo=12, routed)          0.123     3.163    rx_fullsuma_error_top/p_0_in1_in
    SLICE_X219Y158       LUT6 (Prop_lut6_I0_O)        0.028     3.191 r  rx_fullsuma_error_top/crc_cur[15]_i_1/O
                         net (fo=1, routed)           0.000     3.191    rx_fullsuma_error_top/crc_cur064_out
    SLICE_X219Y158       FDSE                                         r  rx_fullsuma_error_top/crc_cur_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.983     3.540    rx_fullsuma_error_top/CLK
    SLICE_X219Y158       FDSE                                         r  rx_fullsuma_error_top/crc_cur_reg[15]/C
                         clock pessimism             -0.563     2.977    
    SLICE_X219Y158       FDSE (Hold_fdse_C_D)         0.060     3.037    rx_fullsuma_error_top/crc_cur_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/tx_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.294%)  route 0.113ns (43.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.756     2.938    rx_fullsuma_error_top/CLK
    SLICE_X212Y160       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y160       FDRE (Prop_fdre_C_Q)         0.118     3.056 r  rx_fullsuma_error_top/tx_counter_reg[4]/Q
                         net (fo=5, routed)           0.113     3.169    rx_fullsuma_error_top/tx_counter[4]
    SLICE_X212Y159       LUT6 (Prop_lut6_I0_O)        0.028     3.197 r  rx_fullsuma_error_top/tx_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     3.197    rx_fullsuma_error_top/tx_counter[7]_i_1_n_0
    SLICE_X212Y159       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.981     3.538    rx_fullsuma_error_top/CLK
    SLICE_X212Y159       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[7]/C
                         clock pessimism             -0.585     2.953    
    SLICE_X212Y159       FDRE (Hold_fdre_C_D)         0.087     3.040    rx_fullsuma_error_top/tx_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.876%)  route 0.139ns (52.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.756     2.938    rx_fullsuma_error_top/CLK
    SLICE_X213Y160       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y160       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  rx_fullsuma_error_top/tx_counter_reg[0]/Q
                         net (fo=6, routed)           0.139     3.177    rx_fullsuma_error_top/tx_counter[0]
    SLICE_X212Y160       LUT6 (Prop_lut6_I2_O)        0.028     3.205 r  rx_fullsuma_error_top/tx_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.205    rx_fullsuma_error_top/tx_counter[4]_i_1_n_0
    SLICE_X212Y160       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.980     3.537    rx_fullsuma_error_top/CLK
    SLICE_X212Y160       FDRE                                         r  rx_fullsuma_error_top/tx_counter_reg[4]/C
                         clock pessimism             -0.588     2.949    
    SLICE_X212Y160       FDRE (Hold_fdre_C_D)         0.087     3.036    rx_fullsuma_error_top/tx_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.171ns (66.317%)  route 0.087ns (33.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.758     2.940    rx_fullsuma_error_top/CLK
    SLICE_X216Y158       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y158       FDRE (Prop_fdre_C_Q)         0.107     3.047 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[2]/Q
                         net (fo=33, routed)          0.087     3.134    rx_fullsuma_error_top/clockdomainsrenamer2_state[2]
    SLICE_X216Y158       LUT6 (Prop_lut6_I3_O)        0.064     3.198 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.198    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state[0]_i_1_n_0
    SLICE_X216Y158       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.983     3.540    rx_fullsuma_error_top/CLK
    SLICE_X216Y158       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]/C
                         clock pessimism             -0.600     2.940    
    SLICE_X216Y158       FDRE (Hold_fdre_C_D)         0.087     3.027    rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.890%)  route 0.119ns (48.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.756     2.938    rx_fullsuma_error_top/CLK
    SLICE_X213Y160       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y160       FDRE (Prop_fdre_C_Q)         0.100     3.038 f  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/Q
                         net (fo=18, routed)          0.119     3.157    rx_fullsuma_error_top/clockdomainsrenamer0_state[0]
    SLICE_X213Y161       LUT6 (Prop_lut6_I3_O)        0.028     3.185 r  rx_fullsuma_error_top/tx_done_i_1/O
                         net (fo=1, routed)           0.000     3.185    rx_fullsuma_error_top/tx_done_i_1_n_0
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.980     3.537    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_done_reg/C
                         clock pessimism             -0.585     2.952    
    SLICE_X213Y161       FDRE (Hold_fdre_C_D)         0.061     3.013    rx_fullsuma_error_top/tx_done_reg
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/tx_bitn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_bitn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.157ns (67.092%)  route 0.077ns (32.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.756     2.938    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y161       FDRE (Prop_fdre_C_Q)         0.091     3.029 r  rx_fullsuma_error_top/tx_bitn_reg[1]/Q
                         net (fo=4, routed)           0.077     3.106    rx_fullsuma_error_top/tx_bitn[1]
    SLICE_X213Y161       LUT6 (Prop_lut6_I0_O)        0.066     3.172 r  rx_fullsuma_error_top/tx_bitn[2]_i_1/O
                         net (fo=1, routed)           0.000     3.172    rx_fullsuma_error_top/tx_bitn[2]_i_1_n_0
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.980     3.537    rx_fullsuma_error_top/CLK
    SLICE_X213Y161       FDRE                                         r  rx_fullsuma_error_top/tx_bitn_reg[2]/C
                         clock pessimism             -0.599     2.938    
    SLICE_X213Y161       FDRE (Hold_fdre_C_D)         0.060     2.998    rx_fullsuma_error_top/tx_bitn_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.157ns (62.242%)  route 0.095ns (37.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.760     2.942    rx_fullsuma_error_top/CLK
    SLICE_X217Y152       FDRE                                         r  rx_fullsuma_error_top/o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y152       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  rx_fullsuma_error_top/o_reg[5]/Q
                         net (fo=16, routed)          0.095     3.128    rx_fullsuma_error_top/o[5]
    SLICE_X217Y152       LUT3 (Prop_lut3_I1_O)        0.066     3.194 r  rx_fullsuma_error_top/o[6]_i_1/O
                         net (fo=1, routed)           0.000     3.194    rx_fullsuma_error_top/state0154_out
    SLICE_X217Y152       FDRE                                         r  rx_fullsuma_error_top/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.985     3.542    rx_fullsuma_error_top/CLK
    SLICE_X217Y152       FDRE                                         r  rx_fullsuma_error_top/o_reg[6]/C
                         clock pessimism             -0.600     2.942    
    SLICE_X217Y152       FDRE (Hold_fdre_C_D)         0.075     3.017    rx_fullsuma_error_top/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx_fullsuma_error_top/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.484%)  route 0.126ns (49.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.757     2.939    rx_fullsuma_error_top/CLK
    SLICE_X215Y160       FDRE                                         r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y160       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[0]/Q
                         net (fo=13, routed)          0.126     3.165    rx_fullsuma_error_top/clockdomainsrenamer3_state[0]
    SLICE_X214Y159       LUT5 (Prop_lut5_I2_O)        0.028     3.193 r  rx_fullsuma_error_top/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     3.193    rx_fullsuma_error_top/tx_data_clockdomainsrenamer3_next_value1[4]
    SLICE_X214Y159       FDRE                                         r  rx_fullsuma_error_top/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=161, routed)         0.983     3.540    rx_fullsuma_error_top/CLK
    SLICE_X214Y159       FDRE                                         r  rx_fullsuma_error_top/tx_data_reg[4]/C
                         clock pessimism             -0.586     2.954    
    SLICE_X214Y159       FDRE (Hold_fdre_C_D)         0.060     3.014    rx_fullsuma_error_top/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTHE2_CHANNEL_X1Y12  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         8.334       6.925      BUFGCTRL_X0Y1        RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         8.334       7.263      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X218Y152       rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer1_state_reg[1]/C
Min Period        n/a     FDSE/C                   n/a            0.750         8.334       7.584      SLICE_X220Y155       rx_fullsuma_error_top/crc_cur_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X217Y151       rx_fullsuma_error_top/o_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X217Y151       rx_fullsuma_error_top/o_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X217Y152       rx_fullsuma_error_top/o_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X217Y152       rx_fullsuma_error_top/o_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.334       7.584      SLICE_X216Y151       rx_fullsuma_error_top/o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X213Y160       rx_fullsuma_error_top/tx_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X212Y159       rx_fullsuma_error_top/tx_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X212Y160       rx_fullsuma_error_top/tx_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X216Y158       rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer2_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X215Y160       rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer3_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X214Y158       rx_fullsuma_error_top/total_error_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X214Y158       rx_fullsuma_error_top/total_error_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X216Y159       rx_fullsuma_error_top/total_error_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X216Y159       rx_fullsuma_error_top/total_error_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.167       3.767      SLICE_X213Y161       rx_fullsuma_error_top/tx_bitn_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.167       3.817      SLICE_X213Y160       rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.167       3.817      SLICE_X215Y159       rx_fullsuma_error_top/FSM_sequential_clockdomainsrenamer0_state_reg[1]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X218Y157       rx_fullsuma_error_top/crc_cur_reg[12]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X217Y157       rx_fullsuma_error_top/crc_cur_reg[13]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X220Y157       rx_fullsuma_error_top/crc_cur_reg[14]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X219Y158       rx_fullsuma_error_top/crc_cur_reg[15]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X220Y157       rx_fullsuma_error_top/crc_cur_reg[18]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         4.167       3.817      SLICE_X217Y157       rx_fullsuma_error_top/crc_cur_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.167       3.817      SLICE_X216Y158       rx_fullsuma_error_top/sop_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.167       3.817      SLICE_X215Y161       rx_fullsuma_error_top/tx_latch_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.352ns (19.668%)  route 1.438ns (80.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 10.387 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.430     8.579    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.465    10.387    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.544    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X191Y154       FDRE (Setup_fdre_C_CE)      -0.201    10.695    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.352ns (19.668%)  route 1.438ns (80.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 10.387 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.430     8.579    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.465    10.387    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.544    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X191Y154       FDRE (Setup_fdre_C_CE)      -0.201    10.695    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.352ns (19.668%)  route 1.438ns (80.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 10.387 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.430     8.579    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.465    10.387    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.544    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X191Y154       FDRE (Setup_fdre_C_CE)      -0.201    10.695    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.352ns (19.668%)  route 1.438ns (80.332%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 10.387 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.430     8.579    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.465    10.387    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.544    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X191Y154       FDRE (Setup_fdre_C_CE)      -0.201    10.695    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.352ns (20.532%)  route 1.362ns (79.468%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 10.386 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.355     8.503    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.464    10.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.544    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X191Y157       FDRE (Setup_fdre_C_CE)      -0.201    10.694    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.352ns (20.630%)  route 1.354ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 10.386 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.346     8.495    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.464    10.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.544    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X191Y156       FDRE (Setup_fdre_C_CE)      -0.201    10.694    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.352ns (20.630%)  route 1.354ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 10.386 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.346     8.495    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.464    10.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.544    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X191Y156       FDRE (Setup_fdre_C_CE)      -0.201    10.694    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.352ns (20.630%)  route 1.354ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 10.386 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.346     8.495    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.464    10.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.544    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X191Y156       FDRE (Setup_fdre_C_CE)      -0.201    10.694    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.352ns (20.630%)  route 1.354ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 10.386 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.346     8.495    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.464    10.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.544    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X191Y156       FDRE (Setup_fdre_C_CE)      -0.201    10.694    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.352ns (20.652%)  route 1.352ns (79.347%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 10.387 - 4.167 ) 
    Source Clock Delay      (SCD):    6.789ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           2.024     2.024    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.117 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.435     3.552    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.185 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.604     6.789    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.223     7.012 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.486    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X190Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.529 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.161     7.690    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X190Y155       LUT5 (Prop_lut5_I4_O)        0.043     7.733 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.373     8.106    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X193Y155       LUT2 (Prop_lut2_I0_O)        0.043     8.149 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.345     8.493    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     4.167 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           1.887     6.054    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.137 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     7.416    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.489 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     8.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.922 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          1.465    10.387    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.569    10.956    
                         clock uncertainty           -0.035    10.921    
    SLICE_X191Y155       FDRE (Setup_fdre_C_CE)      -0.201    10.720    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  2.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.750     2.932    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X197Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y155       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.087    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X197Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.974     3.531    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X197Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.599     2.932    
    SLICE_X197Y155       FDRE (Hold_fdre_C_D)         0.047     2.979    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.750     2.932    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDRE (Prop_fdre_C_Q)         0.118     3.050 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.105    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.974     3.531    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.599     2.932    
    SLICE_X196Y155       FDRE (Hold_fdre_C_D)         0.042     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.721     2.903    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.099     3.102    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X191Y155       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.179 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.179    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1_n_4
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.945     3.502    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.599     2.903    
    SLICE_X191Y155       FDRE (Hold_fdre_C_D)         0.071     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.750     2.932    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDRE (Prop_fdre_C_Q)         0.118     3.050 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     3.196    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X196Y155       LUT4 (Prop_lut4_I0_O)        0.028     3.224 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.224    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.974     3.531    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.599     2.932    
    SLICE_X196Y155       FDRE (Hold_fdre_C_D)         0.087     3.019    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.721     2.903    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y156       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     3.104    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X191Y156       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.181 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.181    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.945     3.502    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.599     2.903    
    SLICE_X191Y156       FDRE (Hold_fdre_C_D)         0.071     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.721     2.903    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y154       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.104    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X191Y154       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.181 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.181    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3_n_4
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.945     3.502    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y154       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.599     2.903    
    SLICE_X191Y154       FDRE (Hold_fdre_C_D)         0.071     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.750     2.932    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDRE (Prop_fdre_C_Q)         0.107     3.039 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     3.144    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.974     3.531    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X196Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.599     2.932    
    SLICE_X196Y155       FDRE (Hold_fdre_C_D)         0.002     2.934    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.947%)  route 0.099ns (35.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.721     2.903    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y155       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.099     3.102    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X191Y155       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.185 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.185    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1_n_7
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.945     3.502    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.599     2.903    
    SLICE_X191Y155       FDRE (Hold_fdre_C_D)         0.071     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.720     2.902    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y157       FDRE (Prop_fdre_C_Q)         0.100     3.002 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.101     3.103    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X191Y157       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.186 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.186    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1_n_7
    SLICE_X191Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.944     3.501    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.599     2.902    
    SLICE_X191Y157       FDRE (Hold_fdre_C_D)         0.071     2.973    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.901     0.901    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.927 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.609     1.536    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.721     2.903    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y156       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.101     3.104    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X191Y156       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.187 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.187    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1_n_7
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK
                         net (fo=2, routed)           0.988     0.988    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.018 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.821     1.839    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.557 r  RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=29, routed)          0.945     3.502    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X191Y156       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism             -0.599     2.903    
    SLICE_X191Y156       FDRE (Hold_fdre_C_D)         0.071     2.974    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTHE2_CHANNEL_X1Y12  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         4.167       2.758      BUFGCTRL_X0Y2        RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         4.167       3.417      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y4      RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X197Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.083       1.683      SLICE_X196Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y154       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y157       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y154       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y154       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y154       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.083       1.733      SLICE_X191Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLK_P
  To Clock:  USER_CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLK_P
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { USER_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_240_clk_wiz_0
  To Clock:  clk_240_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_240_clk_wiz_0
Waveform(ns):       { 0.000 2.084 }
Period(ns):         4.167
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.167       2.759      BUFGCTRL_X0Y3    clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         4.167       3.097      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.474ns (13.538%)  route 3.027ns (86.462%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 23.394 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.606ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.384     1.303    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.265    23.394    si5324_init/clk_40
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[11]/C
                         clock pessimism             -0.606    22.788    
                         clock uncertainty           -0.186    22.601    
    SLICE_X104Y184       FDRE (Setup_fdre_C_R)       -0.281    22.320    si5324_init/wrfifo_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.474ns (13.538%)  route 3.027ns (86.462%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 23.394 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.606ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.384     1.303    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.265    23.394    si5324_init/clk_40
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[20]/C
                         clock pessimism             -0.606    22.788    
                         clock uncertainty           -0.186    22.601    
    SLICE_X104Y184       FDRE (Setup_fdre_C_R)       -0.281    22.320    si5324_init/wrfifo_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.474ns (13.538%)  route 3.027ns (86.462%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 23.394 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.606ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.384     1.303    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.265    23.394    si5324_init/clk_40
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[22]/C
                         clock pessimism             -0.606    22.788    
                         clock uncertainty           -0.186    22.601    
    SLICE_X104Y184       FDRE (Setup_fdre_C_R)       -0.281    22.320    si5324_init/wrfifo_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.474ns (13.538%)  route 3.027ns (86.462%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 23.394 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.606ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.384     1.303    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.265    23.394    si5324_init/clk_40
    SLICE_X104Y184       FDRE                                         r  si5324_init/wrfifo_dout_reg[23]/C
                         clock pessimism             -0.606    22.788    
                         clock uncertainty           -0.186    22.601    
    SLICE_X104Y184       FDRE (Setup_fdre_C_R)       -0.281    22.320    si5324_init/wrfifo_dout_reg[23]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[10]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X103Y185       FDRE (Setup_fdre_C_R)       -0.304    22.279    si5324_init/wrfifo_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[17]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X103Y185       FDRE (Setup_fdre_C_R)       -0.304    22.279    si5324_init/wrfifo_dout_reg[17]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[18]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X103Y185       FDRE (Setup_fdre_C_R)       -0.304    22.279    si5324_init/wrfifo_dout_reg[18]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X103Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[19]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X103Y185       FDRE (Setup_fdre_C_R)       -0.304    22.279    si5324_init/wrfifo_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X102Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X102Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[12]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X102Y185       FDRE (Setup_fdre_C_R)       -0.281    22.302    si5324_init/wrfifo_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.070    

Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 si5324_init/startup_delay_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            si5324_init/wrfifo_dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.474ns (13.816%)  route 2.957ns (86.184%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 23.398 - 25.005 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.394    -2.198    si5324_init/clk_40
    SLICE_X104Y180       FDCE                                         r  si5324_init/startup_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y180       FDCE (Prop_fdce_C_Q)         0.259    -1.939 f  si5324_init/startup_delay_reg[11]/Q
                         net (fo=3, routed)           0.366    -1.573    si5324_init/startup_delay_reg[11]
    SLICE_X105Y180       LUT4 (Prop_lut4_I0_O)        0.043    -1.530 r  si5324_init/wrfifo_dout[24]_i_6/O
                         net (fo=1, routed)           0.512    -1.018    si5324_init/wrfifo_dout[24]_i_6_n_0
    SLICE_X105Y181       LUT5 (Prop_lut5_I4_O)        0.043    -0.975 r  si5324_init/wrfifo_dout[24]_i_5/O
                         net (fo=1, routed)           0.524    -0.451    si5324_init/wrfifo_dout[24]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I5_O)        0.043    -0.408 r  si5324_init/wrfifo_dout[24]_i_3/O
                         net (fo=33, routed)          0.689     0.281    si5324_init/wrfifo_dout[24]_i_3_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.043     0.324 r  si5324_init/wrfifo_dout[24]_i_1/O
                         net (fo=19, routed)          0.551     0.876    si5324_init/wrfifo_dout0
    SLICE_X102Y186       LUT2 (Prop_lut2_I1_O)        0.043     0.919 r  si5324_init/wrfifo_dout[23]_i_1/O
                         net (fo=12, routed)          0.314     1.233    si5324_init/wrfifo_dout[23]_i_1_n_0
    SLICE_X102Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.269    23.398    si5324_init/clk_40
    SLICE_X102Y185       FDRE                                         r  si5324_init/wrfifo_dout_reg[13]/C
                         clock pessimism             -0.628    22.770    
                         clock uncertainty           -0.186    22.583    
    SLICE_X102Y185       FDRE (Setup_fdre_C_R)       -0.281    22.302    si5324_init/wrfifo_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 21.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.147ns (45.422%)  route 0.177ns (54.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.812    -0.296    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y149       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y149       FDRE (Prop_fdre_C_Q)         0.118    -0.178 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[5]/Q
                         net (fo=1, routed)           0.177    -0.002    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data[5]
    SLICE_X220Y150       LUT3 (Prop_lut3_I1_O)        0.029     0.027 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.027    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/p_0_in__1[5]
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              0.200    -0.151    
    SLICE_X220Y150       FDCE (Hold_fdce_C_D)         0.096    -0.055    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.205%)  route 0.168ns (56.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.812    -0.296    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X221Y149       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.196 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.168    -0.028    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data[6]
    SLICE_X221Y150       LUT3 (Prop_lut3_I1_O)        0.028    -0.000 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/p_0_in__1[6]
    SLICE_X221Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X221Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism              0.200    -0.151    
    SLICE_X221Y150       FDCE (Hold_fdce_C_D)         0.060    -0.091    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.129ns (37.839%)  route 0.212ns (62.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.812    -0.296    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X221Y149       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.196 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.212     0.015    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X220Y150       LUT3 (Prop_lut3_I1_O)        0.029     0.044 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.044    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/p_0_in__1[1]
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.200    -0.151    
    SLICE_X220Y150       FDCE (Hold_fdce_C_D)         0.096    -0.055    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 si5324_init/Din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            simple_i2c/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.591    -0.517    si5324_init/clk_40
    SLICE_X103Y183       FDRE                                         r  si5324_init/Din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y183       FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  si5324_init/Din_reg[1]/Q
                         net (fo=1, routed)           0.081    -0.337    simple_i2c/sr_reg[7]_0[1]
    SLICE_X102Y183       LUT3 (Prop_lut3_I0_O)        0.030    -0.307 r  simple_i2c/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    simple_i2c/sr[1]_i_1_n_0
    SLICE_X102Y183       FDRE                                         r  simple_i2c/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.811    -0.526    simple_i2c/CLK
    SLICE_X102Y183       FDRE                                         r  simple_i2c/sr_reg[1]/C
                         clock pessimism              0.019    -0.506    
    SLICE_X102Y183       FDRE (Hold_fdre_C_D)         0.096    -0.410    simple_i2c/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.760    -0.348    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X217Y150       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.248 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.194    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync1
    SLICE_X217Y150       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X217Y150       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/C
                         clock pessimism              0.003    -0.348    
    SLICE_X217Y150       FDRE (Hold_fdre_C_D)         0.047    -0.301    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.752    -0.356    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X201Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y155       FDRE (Prop_fdre_C_Q)         0.100    -0.256 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.202    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X201Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.975    -0.362    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X201Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism              0.005    -0.356    
    SLICE_X201Y155       FDRE (Hold_fdre_C_D)         0.047    -0.309    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.750    -0.358    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X201Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y160       FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.204    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X201Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.973    -0.364    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X201Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.005    -0.358    
    SLICE_X201Y160       FDRE (Hold_fdre_C_D)         0.047    -0.311    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.756    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X209Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y155       FDRE (Prop_fdre_C_Q)         0.100    -0.252 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.198    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync1
    SLICE_X209Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.981    -0.356    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X209Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/C
                         clock pessimism              0.003    -0.352    
    SLICE_X209Y155       FDRE (Hold_fdre_C_D)         0.047    -0.305    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/rxpmaresetdone_ss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/pmaresetdone_fallingedge_detect_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.756    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X209Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/rxpmaresetdone_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y155       FDRE (Prop_fdre_C_Q)         0.100    -0.252 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/rxpmaresetdone_ss_reg/Q
                         net (fo=1, routed)           0.083    -0.170    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/rxpmaresetdone_ss
    SLICE_X208Y155       LUT3 (Prop_lut3_I1_O)        0.028    -0.142 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/pmaresetdone_fallingedge_detect_i_1/O
                         net (fo=1, routed)           0.000    -0.142    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_n_0
    SLICE_X208Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/pmaresetdone_fallingedge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.981    -0.356    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X208Y155       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/pmaresetdone_fallingedge_detect_reg/C
                         clock pessimism              0.014    -0.341    
    SLICE_X208Y155       FDRE (Hold_fdre_C_D)         0.087    -0.254    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/pmaresetdone_fallingedge_detect_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.750    -0.358    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X202Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y160       FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060    -0.198    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X202Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.974    -0.363    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X202Y160       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.004    -0.358    
    SLICE_X202Y160       FDRE (Hold_fdre_C_D)         0.047    -0.311    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0
Waveform(ns):       { 0.000 12.502 }
Period(ns):         25.005
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK         n/a            5.714         25.005      19.291     GTHE2_CHANNEL_X1Y12  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.409         25.005      23.596     BUFGCTRL_X0Y0        clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK  n/a            1.408         25.005      23.597     GTHE2_COMMON_X1Y3    RX_TOP/RX_vc709_support_i/inst/common0_i/gthe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.071         25.005      23.934     MMCME2_ADV_X0Y4      clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X205Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/FSM_onehot_phalign_state_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X204Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg3/C
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg5/C
Min Period        n/a     FDRE/C                       n/a            0.750         25.005      24.255     SLICE_X210Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_PHALIGNDONE/data_sync_reg2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       25.005      188.355    MMCME2_ADV_X0Y4      clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C                       n/a            0.400         12.502      12.102     SLICE_X98Y182        simple_i2c/u1/clk_en_reg/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         12.502      12.102     SLICE_X99Y183        simple_i2c/FSM_sequential_statemachine.state_reg[2]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         12.502      12.102     SLICE_X99Y183        simple_i2c/statemachine.core_cmd_reg[2]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         12.502      12.102     SLICE_X100Y183       simple_i2c/statemachine.host_ack_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         12.502      12.102     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg5/C
High Pulse Width  Slow    FDCE/C                       n/a            0.350         12.502      12.152     SLICE_X219Y149       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         12.502      12.152     SLICE_X219Y149       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X205Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/FSM_onehot_phalign_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X205Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/FSM_onehot_phalign_state_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X204Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X204Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X206Y155       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/phaligndone_prev_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         12.502      12.152     SLICE_X208Y156       RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rx_auto_phase_align_i/sync_DLYSRESETDONE/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 22.400 }
Period(ns):         44.800
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         44.800      43.392     BUFGCTRL_X0Y6    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         44.800      43.729     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         44.800      43.729     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       44.800      55.200     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       44.800      168.560    MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.167       2.759      GTHE2_COMMON_X1Y3  RX_TOP/RX_vc709_support_i/inst/common0_i/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X1Y6   RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/ibufds_instQ3_CLK0/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.631ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.223ns (11.000%)  route 1.804ns (89.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 23.825 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X202Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          1.804     0.094    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_i
    SLICE_X219Y149       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.696    23.825    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X219Y149       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.701    23.124    
                         clock uncertainty           -0.186    22.937    
    SLICE_X219Y149       FDCE (Recov_fdce_C_CLR)     -0.212    22.725    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                 22.631    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.223ns (14.603%)  route 1.304ns (85.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.304    -0.406    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X218Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.223ns (14.603%)  route 1.304ns (85.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.304    -0.406    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X218Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.036ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.223ns (14.623%)  route 1.302ns (85.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.302    -0.408    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X219Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X219Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X219Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 23.036    

Slack (MET) :             23.036ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.223ns (14.623%)  route 1.302ns (85.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.302    -0.408    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X219Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X219Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X219Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 23.036    

Slack (MET) :             23.036ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.223ns (14.623%)  route 1.302ns (85.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.302    -0.408    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X219Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X219Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X219Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 23.036    

Slack (MET) :             23.036ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.223ns (14.623%)  route 1.302ns (85.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.302    -0.408    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X219Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X219Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X219Y151       FDCE (Recov_fdce_C_CLR)     -0.212    22.628    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 23.036    

Slack (MET) :             23.041ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.223ns (14.420%)  route 1.323ns (85.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 23.656 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.323    -0.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.527    23.656    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.628    23.028    
                         clock uncertainty           -0.186    22.841    
    SLICE_X220Y151       FDCE (Recov_fdce_C_CLR)     -0.187    22.654    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         22.654    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 23.041    

Slack (MET) :             23.068ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.223ns (14.603%)  route 1.304ns (85.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.655 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.304    -0.406    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y151       FDPE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.526    23.655    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y151       FDPE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.628    23.027    
                         clock uncertainty           -0.186    22.840    
    SLICE_X218Y151       FDPE (Recov_fdpe_C_PRE)     -0.178    22.662    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                 23.068    

Slack (MET) :             23.074ns  (required time - arrival time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.005ns  (clk_40_clk_wiz_0 rise@25.005ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.223ns (14.420%)  route 1.323ns (85.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 23.656 - 25.005 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.110 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.685    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.659    -1.933    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.223    -1.710 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          1.323    -0.386    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y151       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.005    25.005 r  
    AK34                                              0.000    25.005 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000    25.005    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835    25.839 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.825    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    20.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    22.046    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.129 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         1.527    23.656    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y151       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.628    23.028    
                         clock uncertainty           -0.186    22.841    
    SLICE_X220Y151       FDCE (Recov_fdce_C_CLR)     -0.154    22.687    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 23.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.685%)  route 0.581ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.581     0.323    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X218Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.685%)  route 0.581ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.581     0.323    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X218Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.685%)  route 0.581ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.581     0.323    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X218Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.685%)  route 0.581ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.581     0.323    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X218Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.685%)  route 0.581ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.581     0.323    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X218Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X218Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism              0.040    -0.311    
    SLICE_X218Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.670%)  route 0.689ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.689     0.432    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X220Y150       FDCE (Remov_fdce_C_CLR)     -0.050    -0.361    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.670%)  route 0.689ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.689     0.432    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X220Y150       FDCE (Remov_fdce_C_CLR)     -0.050    -0.361    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.670%)  route 0.689ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.689     0.432    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X220Y150       FDCE (Remov_fdce_C_CLR)     -0.050    -0.361    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.670%)  route 0.689ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.689     0.432    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X220Y150       FDCE (Remov_fdce_C_CLR)     -0.050    -0.361    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Destination:            RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_40_clk_wiz_0  {rise@0.000ns fall@12.502ns period=25.005ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.670%)  route 0.689ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.607    -1.684 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.134    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.751    -0.357    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X203Y157       FDRE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.257 f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/gt0_rxresetfsm_i/QPLL_RESET_reg/Q
                         net (fo=30, routed)          0.689     0.432    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.035    -1.981 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614    -1.367    clk_wiz_0/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=328, routed)         0.985    -0.352    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/sysclk_in
    SLICE_X220Y150       FDCE                                         r  RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.040    -0.311    
    SLICE_X220Y150       FDCE (Remov_fdce_C_CLR)     -0.050    -0.361    RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.793    





