Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Aug  9 17:27:19 2021
| Host              : havi running 64-bit Pop!_OS 20.10
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                77411        0.010        0.000                      0                77411        1.625        0.000                       0                 25519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_P  {0.000 3.125}        6.250           160.000         
clk_pl_0   {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_P           0.591        0.000                      0                 1630        0.014        0.000                      0                 1630        2.351        0.000                       0                   683  
clk_pl_0            0.714        0.000                      0                75757        0.010        0.000                      0                75757        1.625        0.000                       0                 24836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_P           3.405        0.000                      0                   34        0.038        0.000                      0                   34  
CLK_REF_P     clk_pl_0            0.410        0.000                      0                  905        3.592        0.000                      0                  905  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 sync_AQ0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.714ns (32.888%)  route 1.457ns (67.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.100 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.352ns (routing 1.401ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.039ns (routing 1.272ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.352     3.478    sync_AQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y49 IDDRE1                                       f  sync_AQ0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y49 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.013 r  sync_AQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.397     5.410    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/AQ0
    SLICE_X10Y44         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     5.589 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_i_1__0/O
                         net (fo=1, routed)           0.060     5.649    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.039     6.100    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.349     6.448    
                         clock uncertainty           -0.235     6.213    
    SLICE_X10Y44         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.240    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 sync_AQ0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.535ns (25.684%)  route 1.548ns (74.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.100 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.352ns (routing 1.401ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.039ns (routing 1.272ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.352     3.478    sync_AQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y49 IDDRE1                                       f  sync_AQ0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y49 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.013 r  sync_AQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.548     5.561    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/AQ0
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.039     6.100    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.349     6.448    
                         clock uncertainty           -0.235     6.213    
    SLICE_X10Y44         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.240    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sync_AQ0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.574ns (28.686%)  route 1.427ns (71.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 6.096 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.352ns (routing 1.401ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.035ns (routing 1.272ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.352     3.478    sync_AQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y49 IDDRE1                                       f  sync_AQ0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y49 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.013 r  sync_AQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.369     5.382    sync_AQ0/AQ0
    SLICE_X10Y44         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.421 r  sync_AQ0/write_en_i_1__0/O
                         net (fo=1, routed)           0.058     5.479    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem1_0
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.035     6.096    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.349     6.444    
                         clock uncertainty           -0.235     6.209    
    SLICE_X10Y44         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.236    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 sync_CQ1/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.621ns (31.066%)  route 1.378ns (68.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 6.133 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.272ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    sync_CQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y19 IDDRE1                                       f  sync_CQ1/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y19 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.037 r  sync_CQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.310     5.347    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/CQ1
    SLICE_X20Y41         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     5.413 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9/O
                         net (fo=1, routed)           0.068     5.481    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9_n_0
    SLICE_X20Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.072     6.133    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.348     6.481    
                         clock uncertainty           -0.235     6.246    
    SLICE_X20Y41         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.273    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.273    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 sync_AQ1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.593ns (30.025%)  route 1.382ns (69.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 6.126 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.065ns (routing 1.272ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    sync_AQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y8  IDDRE1                                       r  sync_AQ1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y8  IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.009 r  sync_AQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.314     5.323    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/AQ1
    SLICE_X20Y35         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     5.389 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_i_1__1/O
                         net (fo=1, routed)           0.068     5.457    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_i_1__1_n_0
    SLICE_X20Y35         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.065     6.126    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y35         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.348     6.474    
                         clock uncertainty           -0.235     6.239    
    SLICE_X20Y35         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.266    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 sync_CQ0/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.566ns (29.115%)  route 1.378ns (70.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 6.105 - 3.125 ) 
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.350ns (routing 1.401ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.272ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.350     3.476    sync_CQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y39 IDDRE1                                       r  sync_CQ0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y39 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.003 r  sync_CQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.320     5.323    sync_CQ0/CQ0
    SLICE_X13Y44         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.362 r  sync_CQ0/write_en_i_1__8/O
                         net (fo=1, routed)           0.058     5.420    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem1_8
    SLICE_X13Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.044     6.105    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.349     6.453    
                         clock uncertainty           -0.235     6.218    
    SLICE_X13Y44         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.245    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 sync_BQ3/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.591ns (30.168%)  route 1.368ns (69.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 6.134 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.073ns (routing 1.272ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    sync_BQ3/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y15 IDDRE1                                       r  sync_BQ3/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y15 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.009 r  sync_BQ3/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.308     5.317    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/BQ3
    SLICE_X21Y43         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.381 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7/O
                         net (fo=1, routed)           0.060     5.441    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7_n_0
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.073     6.134    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.348     6.482    
                         clock uncertainty           -0.235     6.247    
    SLICE_X21Y43         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.274    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 sync_CQ1/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.555ns (28.594%)  route 1.386ns (71.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 6.133 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.272ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    sync_CQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y19 IDDRE1                                       f  sync_CQ1/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y19 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.037 r  sync_CQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.386     5.423    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/CQ1
    SLICE_X20Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.072     6.133    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.348     6.481    
                         clock uncertainty           -0.235     6.246    
    SLICE_X20Y41         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     6.273    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.273    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 sync_CQ0/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.527ns (27.448%)  route 1.393ns (72.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 6.109 - 3.125 ) 
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.350ns (routing 1.401ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.048ns (routing 1.272ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.350     3.476    sync_CQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y39 IDDRE1                                       r  sync_CQ0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y39 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.003 r  sync_CQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.393     5.396    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/CQ0
    SLICE_X13Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.048     6.109    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X13Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.349     6.457    
                         clock uncertainty           -0.235     6.222    
    SLICE_X13Y44         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.249    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 sync_AQ1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.527ns (27.491%)  route 1.390ns (72.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 6.126 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.065ns (routing 1.272ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    sync_AQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y8  IDDRE1                                       r  sync_AQ1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y8  IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.009 r  sync_AQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.390     5.399    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/AQ1
    SLICE_X20Y35         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.065     6.126    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X20Y35         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.348     6.474    
                         clock uncertainty           -0.235     6.239    
    SLICE_X20Y35         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     6.266    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  0.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 external_counter_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.183ns  (logic 0.069ns (37.705%)  route 0.114ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.606 - 3.125 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 6.132 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      2.071ns (routing 1.272ns, distribution 0.799ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.401ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.071     6.132    clk_ref_BUFG
    SLICE_X17Y48         FDRE                                         r  external_counter_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     6.201 r  external_counter_reg[21]/Q
                         net (fo=15, routed)          0.114     6.315    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/Q[21]
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.355     6.606    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.357     6.248    
    SLICE_X18Y48         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     6.301    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.301    
                         arrival time                           6.315    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 external_counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.606 - 3.125 ) 
    Source Clock Delay      (SCD):    3.003ns = ( 6.128 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.401ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.067     6.128    clk_ref_BUFG
    SLICE_X17Y48         FDRE                                         r  external_counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     6.198 r  external_counter_reg[19]/Q
                         net (fo=15, routed)          0.120     6.318    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/Q[19]
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.355     6.606    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.357     6.248    
    SLICE_X18Y48         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     6.301    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.301    
                         arrival time                           6.318    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 external_counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.407%)  route 0.146ns (67.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 6.601 - 3.125 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 6.126 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      2.065ns (routing 1.272ns, distribution 0.793ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.401ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.065     6.126    clk_ref_BUFG
    SLICE_X17Y46         FDRE                                         r  external_counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     6.196 r  external_counter_reg[3]/Q
                         net (fo=15, routed)          0.146     6.342    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/Q[3]
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     4.223    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.251 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.350     6.601    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X18Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.357     6.243    
    SLICE_X18Y48         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     6.298    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/DATA_IN_SYNC_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.298    
                         arrival time                           6.342    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 5.185 - 3.125 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 4.869 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.241ns (routing 0.716ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.798ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.241     4.869    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.908 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.933    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg_0
    SLICE_X33Y43         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.948 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_i_1__10/O
                         net (fo=1, routed)           0.017     4.965    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_i_1__10_n_0
    SLICE_X33Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.399     5.185    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.310     4.875    
    SLICE_X33Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.921    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.921    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 5.109 - 3.125 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 4.800 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.172ns (routing 0.716ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.798ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.172     4.800    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.839 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.864    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg_0
    SLICE_X10Y44         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.879 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_i_1__0/O
                         net (fo=1, routed)           0.017     4.896    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.323     5.109    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_ref_BUFG
    SLICE_X10Y44         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.303     4.806    
    SLICE_X10Y44         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.852    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 5.131 - 3.125 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 4.821 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.193ns (routing 0.716ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.798ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.193     4.821    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.860 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.885    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg_0
    SLICE_X21Y43         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.900 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7/O
                         net (fo=1, routed)           0.017     4.917    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7_n_0
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.345     5.131    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.304     4.827    
    SLICE_X21Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.873    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.180 - 3.125 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 4.864 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.236ns (routing 0.716ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.798ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.236     4.864    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.903 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.928    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg_n_0
    SLICE_X33Y28         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.943 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_i_1__21/O
                         net (fo=1, routed)           0.017     4.960    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_i_1__21_n_0
    SLICE_X33Y28         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.394     5.180    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y28         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.310     4.870    
    SLICE_X33Y28         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.916    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.916    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 5.201 - 3.125 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 4.884 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.256ns (routing 0.716ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.798ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.256     4.884    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.923 r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.027     4.950    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg_0
    SLICE_X36Y56         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.965 r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_i_1__3/O
                         net (fo=1, routed)           0.017     4.982    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_i_1__3_n_0
    SLICE_X36Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.415     5.201    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.311     4.890    
    SLICE_X36Y56         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.936    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.936    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 5.200 - 3.125 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 4.883 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.255ns (routing 0.716ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.798ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.255     4.883    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y51         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.922 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.027     4.949    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg_0
    SLICE_X36Y51         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.964 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_i_1__6/O
                         net (fo=1, routed)           0.017     4.981    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_i_1__6_n_0
    SLICE_X36Y51         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.414     5.200    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y51         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.311     4.889    
    SLICE_X36Y51         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.935    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 5.173 - 3.125 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 4.866 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      1.238ns (routing 0.716ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.798ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.238     4.866    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     4.905 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_reg/Q
                         net (fo=1, routed)           0.066     4.971    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_reg_n_0
    SLICE_X33Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.387     5.173    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism             -0.297     4.876    
    SLICE_X33Y42         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     4.922    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/write_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.922    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.274       2.351      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.273       2.352      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.271       2.354      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.271       2.354      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.271       2.354      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.270       2.355      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/CB



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.955ns (53.591%)  route 0.827ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 5.008 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.736ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.955     3.269 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[10]
                         net (fo=1, routed)           0.827     4.096    BRAM_PORTB_0_dout[26]
    SLICE_X24Y55         FDRE                                         r  WORDS_TO_SEND_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     5.008    CLK
    SLICE_X24Y55         FDRE                                         r  WORDS_TO_SEND_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.130    
                         clock uncertainty           -0.347     4.783    
    SLICE_X24Y55         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     4.810    WORDS_TO_SEND_reg[26]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 1.050ns (60.345%)  route 0.690ns (39.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.007 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.736ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.364 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.690     4.054    BRAM_PORTB_0_dout[16]
    SLICE_X21Y57         FDRE                                         r  WORDS_TO_SEND_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.715     5.007    CLK
    SLICE_X21Y57         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.129    
                         clock uncertainty           -0.347     4.782    
    SLICE_X21Y57         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.809    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.721ns  (logic 0.194ns (11.273%)  route 1.527ns (88.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.284 - 6.250 ) 
    Source Clock Delay      (SCD):    2.140ns = ( 5.265 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.933ns (routing 0.814ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.736ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.933     5.265    CLK
    SLICE_X23Y81         FDRE                                         r  we_byte_sync_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y81         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.361 r  we_byte_sync_reg[30]/Q
                         net (fo=9, routed)           0.614     5.975    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/web[0]
    SLICE_X33Y91         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.073 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.913     6.986    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_16
    RAMB36_X5Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.867     8.284    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.173     8.457    
                         clock uncertainty           -0.347     8.110    
    RAMB36_X5Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.749    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.974ns (55.247%)  route 0.789ns (44.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.989 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.736ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.974     3.288 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[4]
                         net (fo=1, routed)           0.789     4.077    BRAM_PORTB_0_dout[20]
    SLICE_X22Y61         FDRE                                         r  WORDS_TO_SEND_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.697     4.989    CLK
    SLICE_X22Y61         FDRE                                         r  WORDS_TO_SEND_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.174     5.163    
                         clock uncertainty           -0.347     4.815    
    SLICE_X22Y61         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     4.842    WORDS_TO_SEND_reg[20]
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.955ns (56.078%)  route 0.748ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.007 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.736ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.955     3.269 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[12]
                         net (fo=1, routed)           0.748     4.017    BRAM_PORTB_0_dout[28]
    SLICE_X21Y57         FDRE                                         r  WORDS_TO_SEND_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.715     5.007    CLK
    SLICE_X21Y57         FDRE                                         r  WORDS_TO_SEND_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.129    
                         clock uncertainty           -0.347     4.782    
    SLICE_X21Y57         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.809    WORDS_TO_SEND_reg[28]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.956ns (56.038%)  route 0.750ns (43.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 5.012 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.736ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.956     3.270 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[8]
                         net (fo=1, routed)           0.750     4.020    BRAM_PORTB_0_dout[24]
    SLICE_X20Y59         FDRE                                         r  WORDS_TO_SEND_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.720     5.012    CLK
    SLICE_X20Y59         FDRE                                         r  WORDS_TO_SEND_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.134    
                         clock uncertainty           -0.347     4.787    
    SLICE_X20Y59         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     4.814    WORDS_TO_SEND_reg[24]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.981ns (56.969%)  route 0.741ns (43.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 4.995 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.736ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     3.295 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.741     4.036    BRAM_PORTB_0_dout[21]
    SLICE_X21Y60         FDRE                                         r  WORDS_TO_SEND_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.703     4.995    CLK
    SLICE_X21Y60         FDRE                                         r  WORDS_TO_SEND_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.174     5.169    
                         clock uncertainty           -0.347     4.821    
    SLICE_X21Y60         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.848    WORDS_TO_SEND_reg[21]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.957ns (56.728%)  route 0.730ns (43.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 5.012 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.736ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.957     3.271 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[15]
                         net (fo=1, routed)           0.730     4.001    BRAM_PORTB_0_dout[31]
    SLICE_X20Y59         FDRE                                         r  WORDS_TO_SEND_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.720     5.012    CLK
    SLICE_X20Y59         FDRE                                         r  WORDS_TO_SEND_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.134    
                         clock uncertainty           -0.347     4.787    
    SLICE_X20Y59         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     4.814    WORDS_TO_SEND_reg[31]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.001ns (58.435%)  route 0.712ns (41.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.989 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.736ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.001     3.315 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[1]
                         net (fo=1, routed)           0.712     4.027    BRAM_PORTB_0_dout[17]
    SLICE_X22Y61         FDRE                                         r  WORDS_TO_SEND_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.697     4.989    CLK
    SLICE_X22Y61         FDRE                                         r  WORDS_TO_SEND_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.174     5.163    
                         clock uncertainty           -0.347     4.815    
    SLICE_X22Y61         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.842    WORDS_TO_SEND_reg[17]
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.980ns (57.076%)  route 0.737ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 4.995 - 3.125 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.107ns (routing 0.814ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.736ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.107     2.314    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.980     3.294 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[6]
                         net (fo=1, routed)           0.737     4.031    BRAM_PORTB_0_dout[22]
    SLICE_X21Y60         FDRE                                         r  WORDS_TO_SEND_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.703     4.995    CLK
    SLICE_X21Y60         FDRE                                         r  WORDS_TO_SEND_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.174     5.169    
                         clock uncertainty           -0.347     4.821    
    SLICE_X21Y60         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.848    WORDS_TO_SEND_reg[22]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[155].bram_wrdata_int_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.070ns (32.258%)  route 0.147ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.706ns (routing 0.736ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.814ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.706     1.873    desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X21Y69         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[155].bram_wrdata_int_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.943 r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[155].bram_wrdata_int_reg[155]/Q
                         net (fo=1, routed)           0.147     2.090    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X2Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.076     2.283    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.174     2.109    
    RAMB36_X2Y13         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                     -0.029     2.080    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.070ns (36.458%)  route 0.122ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.814ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X20Y84         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.930 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/Q
                         net (fo=1, routed)           0.122     2.052    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X20Y85         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.985     2.192    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X20Y85         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism             -0.232     1.960    
    SLICE_X20Y85         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.042    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[227].bram_wrdata_int_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.070ns (23.810%)  route 0.224ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.683ns (routing 0.736ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.814ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.683     1.850    desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[227].bram_wrdata_int_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.920 r  desing_ins/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[227].bram_wrdata_int_reg[227]/Q
                         net (fo=1, routed)           0.224     2.144    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.130     2.337    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.174     2.163    
    RAMB36_X3Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.029     2.134    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1137]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.073ns (45.342%)  route 0.088ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.700ns (routing 0.736ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.814ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.700     1.867    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X19Y69         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.940 r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1137]/Q
                         net (fo=1, routed)           0.088     2.028    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIA1
    SLICE_X19Y72         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.982     2.189    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X19Y72         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/CLK
                         clock pessimism             -0.232     1.957    
    SLICE_X19Y72         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.018    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/M_AXIS_TDATA_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[693]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        0.181ns  (logic 0.069ns (38.122%)  route 0.112ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 5.293 - 3.125 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 5.002 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.710ns (routing 0.736ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.814ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.710     5.002    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/CLK_OUT
    SLICE_X24Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/M_AXIS_TDATA_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     5.071 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/M_AXIS_TDATA_reg[21]/Q
                         net (fo=1, routed)           0.112     5.183    TDATA[693]
    SLICE_X23Y51         FDRE                                         r  data_reg[693]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.961     5.293    CLK
    SLICE_X23Y51         FDRE                                         r  data_reg[693]/C  (IS_INVERTED)
                         clock pessimism             -0.175     5.118    
    SLICE_X23Y51         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     5.173    data_reg[693]
  -------------------------------------------------------------------
                         required time                         -5.173    
                         arrival time                           5.183    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.069ns (24.382%)  route 0.214ns (75.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.756ns (routing 0.736ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.814ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.756     1.923    desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y69          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.992 r  desing_ins/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/Q
                         net (fo=4, routed)           0.214     2.206    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIE0
    SLICE_X5Y55          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.030     2.237    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X5Y55          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
                         clock pessimism             -0.122     2.115    
    SLICE_X5Y55          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.196    desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1195]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.069ns (28.870%)  route 0.170ns (71.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.729ns (routing 0.736ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.814ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.729     1.896    desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X31Y89         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.965 r  desing_ins/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1195]/Q
                         net (fo=1, routed)           0.170     2.135    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIC0
    SLICE_X29Y89         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.012     2.219    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X29Y89         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.176     2.043    
    SLICE_X29Y89         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     2.125    desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1102]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.072ns (39.130%)  route 0.112ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.754ns (routing 0.736ns, distribution 1.018ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.814ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.754     1.921    desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y64          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.993 r  desing_ins/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/Q
                         net (fo=2, routed)           0.112     2.105    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/D[78]
    SLICE_X3Y63          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.003     2.210    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X3Y63          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1102]/C
                         clock pessimism             -0.170     2.040    
    SLICE_X3Y63          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.095    desing_ins/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer_reg[1102]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.070ns (28.000%)  route 0.180ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.737ns (routing 0.736ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.814ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.737     1.904    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X3Y86          FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.974 r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][18][userdata][2]/Q
                         net (fo=1, routed)           0.180     2.154    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIB0
    SLICE_X4Y80          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.025     2.232    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X4Y80          RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/CLK
                         clock pessimism             -0.170     2.062    
    SLICE_X4Y80          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.144    desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.072ns (32.579%)  route 0.149ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.737ns (routing 0.736ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.814ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.737     1.904    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X13Y76         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.976 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][4]/Q
                         net (fo=1, routed)           0.149     2.125    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF1
    SLICE_X14Y75         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.015     2.222    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X14Y75         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF_D1/CLK
                         clock pessimism             -0.170     2.052    
    SLICE_X14Y75         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.063     2.115    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.250       4.700      RAMB36_X3Y6   DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y20  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y20  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y16  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y16  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X31Y75  desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMH/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X9Y54   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.329ns (9.273%)  route 3.219ns (90.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 9.253 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.272ns, distribution 0.795ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.047     4.323    desing_ins/GPIO[0]
    SLICE_X21Y52         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.439 r  desing_ins/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.278     4.717    desing_ins/enable_sampling_logic0
    SLICE_X22Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.833 r  desing_ins/enable_sampling_logic_i_1/O
                         net (fo=1, routed)           0.894     5.727    desing_ins_n_37
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.067     9.253    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.147     9.105    
    SLICE_X24Y39         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.132    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 9.262 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.076     9.262    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.147     9.114    
    SLICE_X23Y52         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     9.042    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 9.262 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.076     9.262    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.147     9.114    
    SLICE_X23Y52         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     9.042    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 9.262 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.076     9.262    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.147     9.114    
    SLICE_X23Y52         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.042    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 9.262 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.076     9.262    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.147     9.114    
    SLICE_X23Y52         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     9.042    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 9.266 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.272ns, distribution 0.808ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.080     9.266    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.147     9.118    
    SLICE_X23Y52         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     9.046    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 9.266 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.272ns, distribution 0.808ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.080     9.266    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.147     9.118    
    SLICE_X23Y52         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     9.046    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 9.266 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.272ns, distribution 0.808ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.080     9.266    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.147     9.118    
    SLICE_X23Y52         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     9.046    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.246ns (8.192%)  route 2.757ns (91.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 9.266 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.272ns, distribution 0.808ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.714     5.182    desing_ins_n_36
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.080     9.266    clk_ref_BUFG
    SLICE_X23Y52         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.000     9.266    
                         clock uncertainty           -0.147     9.118    
    SLICE_X23Y52         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     9.046    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.246ns (8.336%)  route 2.705ns (91.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 9.262 - 6.250 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.814ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.272ns, distribution 0.804ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.972     2.179    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.276 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.043     4.319    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.468 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.662     5.130    desing_ins_n_36
    SLICE_X23Y53         FDRE                                         r  reset_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.076     9.262    clk_ref_BUFG
    SLICE_X23Y53         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.000     9.262    
                         clock uncertainty           -0.147     9.114    
    SLICE_X23Y53         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.042    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.209ns (11.452%)  route 1.616ns (88.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.095     3.353 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.296     3.649    desing_ins/internal_reset_i_2_n_0
    SLICE_X22Y55         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.043     3.692 r  desing_ins/internal_reset_i_1/O
                         net (fo=1, routed)           0.028     3.720    desing_ins_n_35
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.482    
                         clock uncertainty            0.147     3.629    
    SLICE_X22Y55         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.682    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.401ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.361     3.487    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[28]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.147     3.634    
    SLICE_X23Y55         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.016     3.618    reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.401ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.361     3.487    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.147     3.634    
    SLICE_X23Y55         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.016     3.618    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.401ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.361     3.487    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[30]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.147     3.634    
    SLICE_X23Y55         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.016     3.618    reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.401ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.361     3.487    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.147     3.634    
    SLICE_X23Y55         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.016     3.618    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[24]/C
                         clock pessimism              0.000     3.482    
                         clock uncertainty            0.147     3.629    
    SLICE_X23Y55         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.015     3.614    reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism              0.000     3.482    
                         clock uncertainty            0.147     3.629    
    SLICE_X23Y55         FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.015     3.614    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism              0.000     3.482    
                         clock uncertainty            0.147     3.629    
    SLICE_X23Y55         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.015     3.614    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.172ns (9.723%)  route 1.597ns (90.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.305     3.664    desing_ins_n_36
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X23Y55         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism              0.000     3.482    
                         clock uncertainty            0.147     3.629    
    SLICE_X23Y55         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.015     3.614    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.172ns (9.556%)  route 1.628ns (90.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.736ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.401ns, distribution 0.950ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.728     1.895    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y93         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.292     3.258    desing_ins/GPIO[0]
    SLICE_X22Y55         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.101     3.359 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.336     3.695    desing_ins_n_36
    SLICE_X23Y54         FDRE                                         r  reset_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.351     3.477    clk_ref_BUFG
    SLICE_X23Y54         FDRE                                         r  reset_counter_reg[20]/C
                         clock pessimism              0.000     3.477    
                         clock uncertainty            0.147     3.624    
    SLICE_X23Y54         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.016     3.608    reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TREADY_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.196ns (22.374%)  route 0.680ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 4.987 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.736ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.561     4.358    desing_ins_n_34
    SLICE_X18Y64         FDRE                                         r  TREADY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.695     4.987    CLK
    SLICE_X18Y64         FDRE                                         r  TREADY_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.987    
                         clock uncertainty           -0.147     4.840    
    SLICE_X18Y64         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     4.768    TREADY_reg
  -------------------------------------------------------------------
                         required time                          4.768    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.196ns (22.374%)  route 0.680ns (77.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 4.987 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.736ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.561     4.358    desing_ins_n_34
    SLICE_X18Y64         FDRE                                         r  we_byte_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.695     4.987    CLK
    SLICE_X18Y64         FDRE                                         r  we_byte_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.987    
                         clock uncertainty           -0.147     4.840    
    SLICE_X18Y64         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.072     4.768    we_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          4.768    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.196ns (22.581%)  route 0.672ns (77.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.553     4.350    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.196ns (22.581%)  route 0.672ns (77.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.553     4.350    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.196ns (22.581%)  route 0.672ns (77.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.553     4.350    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.196ns (22.581%)  route 0.672ns (77.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.553     4.350    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.196ns (22.633%)  route 0.670ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.551     4.348    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.196ns (22.633%)  route 0.670ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.551     4.348    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.196ns (22.633%)  route 0.670ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.551     4.348    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            word_counter_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.196ns (22.633%)  route 0.670ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.994 - 3.125 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.736ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         2.356     3.482    clk_ref_BUFG
    SLICE_X22Y55         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.579 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.119     3.698    desing_ins/data_reg[0]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.797 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.551     4.348    desing_ins_n_34
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.702     4.994    CLK
    SLICE_X19Y65         FDRE                                         r  word_counter_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.994    
                         clock uncertainty           -0.147     4.847    
    SLICE_X19Y65         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     4.775    word_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  0.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.422 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.230     8.208    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/enable_sampling_logic
    SLICE_X35Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.159     4.422    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/CLK_OUT
    SLICE_X35Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.147     4.569    
    SLICE_X35Y42         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.615    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           8.208    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.256ns  (logic 0.038ns (14.844%)  route 0.218ns (85.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 4.395 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.457ns, distribution 0.675ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.218     8.196    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/enable_sampling_logic
    SLICE_X13Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.132     4.395    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/CLK_OUT
    SLICE_X13Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.395    
                         clock uncertainty            0.147     4.542    
    SLICE_X13Y41         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.588    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.588    
                         arrival time                           8.196    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.637ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.258ns  (logic 0.038ns (14.729%)  route 0.220ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 4.367 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.457ns, distribution 0.647ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.220     8.198    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/enable_sampling_logic
    SLICE_X18Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.104     4.367    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/CLK_OUT
    SLICE_X18Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.367    
                         clock uncertainty            0.147     4.514    
    SLICE_X18Y38         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     4.560    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           8.198    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.639ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.752%)  route 0.260ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 4.405 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.457ns, distribution 0.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.260     8.238    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/enable_sampling_logic
    SLICE_X33Y27         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.142     4.405    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/CLK_OUT
    SLICE_X33Y27         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.405    
                         clock uncertainty            0.147     4.552    
    SLICE_X33Y27         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.598    DDMTD_Array_inst/ddmtd_inst[23].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.598    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.641ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.305ns  (logic 0.038ns (12.459%)  route 0.267ns (87.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 4.410 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.457ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.267     8.245    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/enable_sampling_logic
    SLICE_X33Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.147     4.410    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/CLK_OUT
    SLICE_X33Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.410    
                         clock uncertainty            0.147     4.557    
    SLICE_X33Y42         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.603    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           8.245    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.642ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.303ns  (logic 0.038ns (12.541%)  route 0.265ns (87.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 4.407 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.457ns, distribution 0.687ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.265     8.243    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/enable_sampling_logic
    SLICE_X35Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.144     4.407    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/CLK_OUT
    SLICE_X35Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.407    
                         clock uncertainty            0.147     4.554    
    SLICE_X35Y32         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.600    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.650ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.330ns  (logic 0.038ns (11.515%)  route 0.292ns (88.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 4.426 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.457ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.292     8.270    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/enable_sampling_logic
    SLICE_X35Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.163     4.426    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/CLK_OUT
    SLICE_X35Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.426    
                         clock uncertainty            0.147     4.573    
    SLICE_X35Y57         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.619    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           8.270    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.655ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.317ns  (logic 0.038ns (11.987%)  route 0.279ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 4.407 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.457ns, distribution 0.687ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.279     8.257    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/enable_sampling_logic
    SLICE_X35Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.144     4.407    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/CLK_OUT
    SLICE_X35Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.407    
                         clock uncertainty            0.147     4.554    
    SLICE_X35Y32         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     4.601    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.658ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.281ns  (logic 0.038ns (13.523%)  route 0.243ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 4.369 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.457ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.243     8.221    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/enable_sampling_logic
    SLICE_X19Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.106     4.369    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/CLK_OUT
    SLICE_X19Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.369    
                         clock uncertainty            0.147     4.516    
    SLICE_X19Y47         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     4.562    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           8.221    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.659ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 4.412 - 3.125 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 7.940 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.716ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.457ns, distribution 0.692ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=682, routed)         1.187     7.940    clk_ref_BUFG
    SLICE_X24Y39         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.978 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.287     8.265    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/enable_sampling_logic
    SLICE_X33Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.149     4.412    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/CLK_OUT
    SLICE_X33Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.412    
                         clock uncertainty            0.147     4.559    
    SLICE_X33Y47         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.605    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                           8.265    
  -------------------------------------------------------------------
                         slack                                  3.659    





