#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 20 00:16:22 2026
# Process ID: 2578722
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.033 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :109959 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.086 ; gain = 38.836 ; free physical = 64516 ; free virtual = 102450
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2578891
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.676 ; gain = 425.633 ; free physical = 62311 ; free virtual = 100245
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_135' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:2510]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:2551]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:2626]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:182]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'call_ret4_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_222' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:2795]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:2813]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:279]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3079]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:47]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:11' bound to instance 'call_ret7_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s_fu_375' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3113]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:298]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_519' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3398]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:191]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_663' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3576]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_699' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3650]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:70]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_735' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3707]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:61]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_758' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_1/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.754 ; gain = 913.711 ; free physical = 59380 ; free virtual = 97378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2593.754 ; gain = 913.711 ; free physical = 59262 ; free virtual = 97262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2601.758 ; gain = 921.715 ; free physical = 59262 ; free virtual = 97262
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2750.039 ; gain = 1069.996 ; free physical = 58774 ; free virtual = 96842
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   19 Bit       Adders := 132   
	   2 Input   19 Bit       Adders := 16    
	   3 Input   16 Bit       Adders := 1582  
	   2 Input   16 Bit       Adders := 1068  
	   4 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1120  
	   2 Input   14 Bit       Adders := 533   
	   3 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 28    
	   3 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 49    
	   3 Input   12 Bit       Adders := 21    
	   4 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 73    
	   2 Input   11 Bit       Adders := 66    
	   4 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 49    
	   2 Input   10 Bit       Adders := 67    
	   4 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 51    
	   3 Input    9 Bit       Adders := 9     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 388   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 3619  
	               15 Bit    Registers := 1064  
	               14 Bit    Registers := 618   
	               13 Bit    Registers := 174   
	               12 Bit    Registers := 54    
	               11 Bit    Registers := 95    
	               10 Bit    Registers := 138   
	                9 Bit    Registers := 101   
	                8 Bit    Registers := 478   
	                7 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 630   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 181   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 764   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 201   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[14]' (FDE) to 'mult_355_reg_26434_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[1]' (FDE) to 'mult_358_reg_26439_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[2]' (FDE) to 'mult_355_reg_26434_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[3]' (FDE) to 'mult_355_reg_26434_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[4]' (FDE) to 'mult_355_reg_26434_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[5]' (FDE) to 'mult_355_reg_26434_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[6]' (FDE) to 'mult_355_reg_26434_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[7]' (FDE) to 'mult_355_reg_26434_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[8]' (FDE) to 'mult_355_reg_26434_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[9]' (FDE) to 'mult_355_reg_26434_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[10]' (FDE) to 'mult_355_reg_26434_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[11]' (FDE) to 'mult_355_reg_26434_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[13]' (FDE) to 'mult_355_reg_26434_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_362_reg_26444_reg[12]' (FDE) to 'mult_355_reg_26434_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[2]' (FDE) to 'mult_353_reg_26423_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[3]' (FDE) to 'mult_349_reg_26418_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[4]' (FDE) to 'mult_349_reg_26418_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[5]' (FDE) to 'mult_349_reg_26418_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[6]' (FDE) to 'mult_349_reg_26418_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[7]' (FDE) to 'mult_349_reg_26418_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[8]' (FDE) to 'mult_349_reg_26418_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[9]' (FDE) to 'mult_349_reg_26418_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[10]' (FDE) to 'mult_349_reg_26418_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[11]' (FDE) to 'mult_349_reg_26418_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[12]' (FDE) to 'mult_349_reg_26418_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[13]' (FDE) to 'mult_349_reg_26418_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[14]' (FDE) to 'mult_349_reg_26418_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_32_val_read_reg_25541_reg[15]' (FDE) to 'mult_349_reg_26418_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[1]' (FDE) to 'mult_355_reg_26434_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[2]' (FDE) to 'mult_355_reg_26434_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[3]' (FDE) to 'mult_355_reg_26434_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[4]' (FDE) to 'mult_355_reg_26434_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[5]' (FDE) to 'mult_355_reg_26434_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[6]' (FDE) to 'mult_355_reg_26434_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[7]' (FDE) to 'mult_355_reg_26434_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[8]' (FDE) to 'mult_355_reg_26434_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[9]' (FDE) to 'mult_355_reg_26434_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[10]' (FDE) to 'mult_355_reg_26434_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[11]' (FDE) to 'mult_355_reg_26434_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[12]' (FDE) to 'mult_355_reg_26434_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_26439_reg[13]' (FDE) to 'mult_355_reg_26434_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[1]' (FDE) to 'mult_349_reg_26418_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[2]' (FDE) to 'mult_349_reg_26418_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[3]' (FDE) to 'mult_349_reg_26418_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[4]' (FDE) to 'mult_349_reg_26418_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[5]' (FDE) to 'mult_349_reg_26418_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[6]' (FDE) to 'mult_349_reg_26418_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[7]' (FDE) to 'mult_349_reg_26418_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[8]' (FDE) to 'mult_349_reg_26418_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[9]' (FDE) to 'mult_349_reg_26418_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[10]' (FDE) to 'mult_349_reg_26418_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[11]' (FDE) to 'mult_349_reg_26418_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[12]' (FDE) to 'mult_349_reg_26418_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_353_reg_26423_reg[13]' (FDE) to 'mult_349_reg_26418_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[0]' (FDE) to 'data_28_val_read_reg_25570_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[1]' (FDE) to 'data_28_val_read_reg_25570_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[2]' (FDE) to 'data_28_val_read_reg_25570_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[3]' (FDE) to 'data_28_val_read_reg_25570_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[4]' (FDE) to 'data_28_val_read_reg_25570_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[5]' (FDE) to 'data_28_val_read_reg_25570_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[6]' (FDE) to 'data_28_val_read_reg_25570_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[7]' (FDE) to 'data_28_val_read_reg_25570_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[8]' (FDE) to 'data_28_val_read_reg_25570_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[9]' (FDE) to 'data_28_val_read_reg_25570_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[10]' (FDE) to 'data_28_val_read_reg_25570_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[11]' (FDE) to 'data_28_val_read_reg_25570_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[12]' (FDE) to 'data_28_val_read_reg_25570_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[13]' (FDE) to 'data_28_val_read_reg_25570_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_320_reg_26328_reg[14]' (FDE) to 'data_28_val_read_reg_25570_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[0]' (FDE) to 'mult_108_reg_25929_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_pp0_iter1_reg_reg[0]' (FDE) to 'sext_ln42_27_reg_26787_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[1]' (FDE) to 'mult_104_reg_25922_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[2]' (FDE) to 'mult_104_reg_25922_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[3]' (FDE) to 'mult_104_reg_25922_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[4]' (FDE) to 'mult_104_reg_25922_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[5]' (FDE) to 'mult_104_reg_25922_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[6]' (FDE) to 'mult_104_reg_25922_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[7]' (FDE) to 'mult_104_reg_25922_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[8]' (FDE) to 'mult_104_reg_25922_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[9]' (FDE) to 'mult_104_reg_25922_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[10]' (FDE) to 'mult_104_reg_25922_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[11]' (FDE) to 'mult_104_reg_25922_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[12]' (FDE) to 'mult_104_reg_25922_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_103_reg_25916_reg[13]' (FDE) to 'mult_104_reg_25922_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[0]' (FDE) to 'data_34_val_read_reg_25525_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[1]' (FDE) to 'data_34_val_read_reg_25525_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[2]' (FDE) to 'data_34_val_read_reg_25525_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[3]' (FDE) to 'data_34_val_read_reg_25525_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[4]' (FDE) to 'data_34_val_read_reg_25525_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[5]' (FDE) to 'data_34_val_read_reg_25525_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[6]' (FDE) to 'data_34_val_read_reg_25525_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[7]' (FDE) to 'data_34_val_read_reg_25525_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[8]' (FDE) to 'data_34_val_read_reg_25525_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[9]' (FDE) to 'data_34_val_read_reg_25525_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[10]' (FDE) to 'data_34_val_read_reg_25525_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[11]' (FDE) to 'data_34_val_read_reg_25525_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[12]' (FDE) to 'data_34_val_read_reg_25525_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[13]' (FDE) to 'data_34_val_read_reg_25525_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[14]' (FDE) to 'data_34_val_read_reg_25525_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_26481_reg[15]' (FDE) to 'data_34_val_read_reg_25525_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_57_reg_10001_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_73_reg_10120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_1_reg_9523_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_97_reg_10304_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_79_reg_10178_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_38_reg_9834_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_6_reg_9567_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_52_reg_9948_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_40_reg_10801_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_102_reg_10761_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_70_reg_10089_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_62_reg_10029_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_reg_10347_reg[8] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_663/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_735/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_758/\trunc_ln42_2_reg_846_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:24 . Memory (MB): peak = 2863.137 ; gain = 1183.094 ; free physical = 66314 ; free virtual = 90845
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 2863.137 ; gain = 1183.094 ; free physical = 66760 ; free virtual = 91354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 2905.438 ; gain = 1225.395 ; free physical = 66751 ; free virtual = 91418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:04 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69748 ; free virtual = 94586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69749 ; free virtual = 94588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69458 ; free virtual = 94296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:11 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69458 ; free virtual = 94297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:12 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69459 ; free virtual = 94298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:13 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69460 ; free virtual = 94299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | z_global_read_reg_3754_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 | 21531|
|3     |LUT1   |  5887|
|4     |LUT2   | 42022|
|5     |LUT3   | 29115|
|6     |LUT4   | 25164|
|7     |LUT5   |  1581|
|8     |LUT6   |  1829|
|9     |SRL16E |    16|
|10    |FDRE   | 86914|
|11    |IBUF   |   583|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 214655|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_519 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s |  85723|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  | 100869|
|4     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_699 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s |  12332|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_758 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s |    749|
|6     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s     |   6146|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s     |    438|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_663     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s     |   1536|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_735     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s     |    868|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:13 . Memory (MB): peak = 3068.086 ; gain = 1388.043 ; free physical = 69462 ; free virtual = 94300
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 3071.996 ; gain = 1391.953 ; free physical = 76312 ; free virtual = 101153
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 3071.996 ; gain = 1391.953 ; free physical = 76337 ; free virtual = 101152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3071.996 ; gain = 0.000 ; free physical = 82349 ; free virtual = 107171
INFO: [Netlist 29-17] Analyzing 21531 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.703 ; gain = 0.000 ; free physical = 81953 ; free virtual = 106783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b78901b
INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:47 . Memory (MB): peak = 3164.703 ; gain = 1490.617 ; free physical = 81954 ; free virtual = 106783
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7923.279; main = 2155.200; forked = 6017.408
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16694.668; main = 3164.707; forked = 13626.578
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 00:19:18 2026...
