library ieee;
use iee.std_logic_1164.all;

entity seven_segment is

	port(
	sw : in std_logic_vector(2 downto 0)
	pb: in std_logic;
	hex0: out std_logic_vector(0 to 7));
end entity;

architecture seven_segment_arch of seven_segment is
	begin
		with pb & sw select
		hex0 <= "00000011" when "0000",
		"10011111" when "0001",
		"00100101" when "0010",
		"00001101" when "0011",
		"10011001" when "0100",
		"01001001" when "0101",
		"01000001" when "0110",
		"00011111" when "0111",
		"11111111" when others;
end architecture;