{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614543915211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614543915211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 21:25:14 2021 " "Processing started: Sun Feb 28 21:25:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614543915211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614543915211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea9 -c Tarea9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea9 -c Tarea9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614543915211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614543916013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tarea9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tarea9-Structure " "Found design unit 1: Tarea9-Structure" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614543917273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tarea9 " "Found entity 1: Tarea9" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614543917273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614543917273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorestats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorestats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControladorEstats-Structure " "Found design unit 1: ControladorEstats-Structure" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614543917291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControladorEstats " "Found entity 1: ControladorEstats" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614543917291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614543917291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea9 " "Elaborating entity \"Tarea9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614543917413 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Tarea9.vhd(10) " "VHDL Signal Declaration warning at Tarea9.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614543917462 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Tarea9.vhd(11) " "VHDL Signal Declaration warning at Tarea9.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614543917467 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Tarea9.vhd(12) " "VHDL Signal Declaration warning at Tarea9.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614543917467 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "final Tarea9.vhd(33) " "VHDL Signal Declaration warning at Tarea9.vhd(33): used explicit default value for signal \"final\" because signal was never assigned a value" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1614543917467 "|Tarea9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inici Tarea9.vhd(33) " "Verilog HDL or VHDL warning at Tarea9.vhd(33): object \"inici\" assigned a value but never read" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614543917467 "|Tarea9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "repos Tarea9.vhd(33) " "Verilog HDL or VHDL warning at Tarea9.vhd(33): object \"repos\" assigned a value but never read" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614543917467 "|Tarea9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorEstats ControladorEstats:ce " "Elaborating entity \"ControladorEstats\" for hierarchy \"ControladorEstats:ce\"" {  } { { "Tarea9.vhd" "ce" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614543917964 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxini ControladorEstats.vhd(19) " "Inferred latch for \"auxini\" at ControladorEstats.vhd(19)" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614543917999 "|Tarea9|ControladorEstats:ce"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rel Reloj " "Node instance \"rel\" instantiates undefined entity \"Reloj\"" {  } { { "Tarea9.vhd" "rel" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614543918356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614543919005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 28 21:25:19 2021 " "Processing ended: Sun Feb 28 21:25:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614543919005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614543919005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614543919005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614543919005 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614543920271 ""}
