{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562701209290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562701209301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 21:40:09 2019 " "Processing started: Tue Jul 09 21:40:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562701209301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562701209301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562701209301 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1562701209915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt_na_vhdl-a.vho D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/ simulation " "Generated file projekt_na_vhdl-a.vho in folder \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562701210007 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_85c_board_slow.mod D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_85c_board_slow.data " "Generated files \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_85c_board_slow.mod\" and \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1562701210018 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_0c_board_slow.mod D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_0c_board_slow.data " "Generated files \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_0c_board_slow.mod\" and \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_8_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1562701210024 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_min_1200mv_0c_board_fast.mod D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_min_1200mv_0c_board_fast.data " "Generated files \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_min_1200mv_0c_board_fast.mod\" and \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1562701210038 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_board.mod D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_board.data " "Generated files \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_board.mod\" and \"D:/VHDL_MAXimator/Workspace/VHDL_projekt/timing/stamp//projekt_na_vhdl-a_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1562701210041 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1562701210041 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "D:/VHDL_MAXimator/Workspace/VHDL_projekt/board/ibis/projekt_na_vhdl-a.ibs " "Generated IBIS Output File D:/VHDL_MAXimator/Workspace/VHDL_projekt/board/ibis/projekt_na_vhdl-a.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1562701210607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562701210657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 21:40:10 2019 " "Processing ended: Tue Jul 09 21:40:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562701210657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562701210657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562701210657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562701210657 ""}
