User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/LeakagePower/RRAM/16KB/16KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 128 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 159.129um x 78.188um = 12441.980um^2
 |--- Mat Area      = 159.129um x 78.188um = 12441.980um^2   (2.040%)
 |--- Subarray Area = 76.500um x 39.094um = 2990.695um^2   (2.121%)
 - Area Efficiency = 2.040%
Timing:
 -  Read Latency = 1.900ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 1.900ns
    |--- Predecoder Latency = 190.710ps
    |--- Subarray Latency   = 1.709ns
       |--- Row Decoder Latency = 159.679ps
       |--- Bitline Latency     = 2.238ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 21.899ps
       |--- Precharge Latency   = 353.114ps
 - Write Latency = 20.543ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 20.543ns
    |--- Predecoder Latency = 190.710ps
    |--- Subarray Latency   = 20.352ns
       |--- Row Decoder Latency = 159.679ps
       |--- Charge Latency      = 60.677ps
 - Read Bandwidth  = 8.410GB/s
 - Write Bandwidth = 786.155MB/s
Power:
 -  Read Dynamic Energy = 20.920pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 20.920pJ per mat
    |--- Predecoder Dynamic Energy = 0.059pJ
    |--- Subarray Dynamic Energy   = 5.215pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.253pJ
       |--- Bitline & Cell Read Energy = 0.015pJ
       |--- Senseamp Dynamic Energy    = 4.812pJ
       |--- Mux Dynamic Energy         = 0.015pJ
       |--- Precharge Dynamic Energy   = 0.095pJ
 - Write Dynamic Energy = 85.573pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 85.573pJ per mat
    |--- Predecoder Dynamic Energy = 0.059pJ
    |--- Subarray Dynamic Energy   = 21.378pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.253pJ
       |--- Mux Dynamic Energy         = 0.015pJ
 - Leakage Power = 19.495uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 19.495uW per mat

Finished!
