// Seed: 1878148607
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_5(
      1'h0, 1, 1
  );
  assign #id_4 id_1[1+1 : 1] = 1'b0;
  type_6(
      id_3, 1, 1
  );
endmodule
