 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FA
Version: X-2005.09
Date   : Wed Mar 11 15:52:37 2015
****************************************

Operating Conditions: nom_pvt   Library: ece451_cells
Wire Load Model Mode: top

  Startpoint: a_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FA                 q35_27k               ece451_cells

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  a_reg/C (fdp2)                           0.00       0.00 r
  a_reg/Q (fdp2)                           0.66       0.66 f
  U9/Q (xo2p2)                             0.34       0.99 f
  U8/NQ (xn2p2)                            0.31       1.30 r
  sum_out_reg/D (fdp1)                     0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.40       1.40
  clock network delay (ideal)              0.00       1.40
  sum_out_reg/C (fdp1)                     0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
design_analyzer> 