

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Mon Dec  7 17:37:42 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      9.52|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   28|  16797728|   28|  16797728|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    6|  16797696| 6 ~ 4101 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    641|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|    1159|   1699|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    242|
|Register         |        -|      -|     402|      -|
|ShiftMemory      |        -|      -|       0|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|    1561|   2583|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |image_filter_dcmp_64ns_64ns_1_3_U44           |image_filter_dcmp_64ns_64ns_1_3           |        0|      0|  130|  469|
    |image_filter_dmul_64ns_64ns_64_9_max_dsp_U43  |image_filter_dmul_64ns_64ns_64_9_max_dsp  |        0|     11|  416|  599|
    |image_filter_sitodp_64s_64_9_U45              |image_filter_sitodp_64s_64_9              |        0|      0|  613|  631|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|     11| 1159| 1699|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |tmp_4_reg_574  |  0|   1|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  0|   1|    1|          0|
    +---------------+---+----+-----+-----------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |flip2_1_fu_423_p2                |     +    |      0|  0|  32|          32|           1|
    |flip4_1_fu_443_p2                |     +    |      0|  0|  32|          32|           1|
    |flip8_1_fu_475_p2                |     +    |      0|  0|  32|          32|           1|
    |i_V_fu_252_p2                    |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_283_p2                    |     +    |      0|  0|  12|          12|           1|
    |op2_assign_3_fu_222_p2           |     +    |      0|  0|  13|          13|           1|
    |op2_assign_fu_212_p2             |     +    |      0|  0|  13|          13|           1|
    |rowcnt_1_fu_410_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_16_fu_339_p2                 |     -    |      0|  0|  13|          13|          13|
    |flip2_2_fu_435_p3                |  Select  |      0|  0|  32|           1|          32|
    |flip4_2_fu_455_p3                |  Select  |      0|  0|  32|           1|          32|
    |flip8_2_fu_487_p3                |  Select  |      0|  0|  32|           1|          32|
    |prev_2_fu_362_p3                 |  Select  |      0|  0|   8|           1|           8|
    |prev_3_fu_370_p3                 |  Select  |      0|  0|   8|           1|           8|
    |prevcol_2_fu_378_p3              |  Select  |      0|  0|   8|           1|           8|
    |prevcol_3_fu_385_p3              |  Select  |      0|  0|   8|           1|           8|
    |rowcnt_2_fu_416_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp10_v_cast_cast_fu_403_p3  |  Select  |      0|  0|   2|           1|           1|
    |ap_sig_bdd_121                   |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_135                   |    and   |      0|  0|   2|           1|           1|
    |not_or_cond_fu_309_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_294_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_356_p2               |    and   |      0|  0|   2|           1|           1|
    |not4_fu_289_p2                   |   icmp   |      0|  0|  14|          12|          12|
    |not_fu_258_p2                    |   icmp   |      0|  0|  14|          12|          12|
    |notlhs_fu_303_p2                 |   icmp   |      0|  0|  14|          12|           1|
    |notrhs_fu_263_p2                 |   icmp   |      0|  0|  14|          12|           1|
    |retval_s_fu_344_p2               |   icmp   |      0|  0|  16|          13|           5|
    |tmp_10_fu_429_p2                 |   icmp   |      0|  0|  40|          32|           2|
    |tmp_11_fu_449_p2                 |   icmp   |      0|  0|  40|          32|           3|
    |tmp_12_fu_463_p2                 |   icmp   |      0|  0|  40|          32|           3|
    |tmp_13_fu_469_p2                 |   icmp   |      0|  0|  40|          32|           4|
    |tmp_15_fu_329_p2                 |   icmp   |      0|  0|   8|           8|           8|
    |tmp_4_fu_278_p2                  |   icmp   |      0|  0|  16|          13|          13|
    |tmp_s_fu_247_p2                  |   icmp   |      0|  0|  16|          13|          13|
    |ap_sig_bdd_82                    |    or    |      0|  0|   2|           1|           1|
    |or_cond5_fu_481_p2               |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_350_p2                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 641|         431|         299|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |flip2_reg_130       |  32|          2|   32|         64|
    |flip4_reg_142       |  32|          2|   32|         64|
    |flip8_reg_154       |  32|          2|   32|         64|
    |ges                 |   2|          3|    2|          6|
    |grp_fu_199_p0       |  64|          3|   64|        192|
    |pixel_in_val_fu_82  |   8|          2|    8|         16|
    |prev_fu_78          |   8|          2|    8|         16|
    |prevcol_fu_74       |   8|          2|    8|         16|
    |rowcnt_reg_177      |  32|          2|   32|         64|
    |t_V_5_reg_166       |  12|          2|   12|         24|
    |t_V_reg_119         |  12|          2|   12|         24|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 242|         24|  242|        550|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+-----+-----------+
    |                   Name                   | FF | Bits| Const Bits|
    +------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                 |   6|    6|          0|
    |ap_done_reg                               |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                     |   1|    1|          0|
    |ap_reg_ppstg_not_or_cond_reg_592_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_prevcol_1_reg_587_pp0_it1    |   8|    8|          0|
    |ap_reg_ppstg_tmp_16_cast_reg_569_pp0_it1  |  12|   13|          1|
    |flip2_reg_130                             |  32|   32|          0|
    |flip4_reg_142                             |  32|   32|          0|
    |flip8_reg_154                             |  32|   32|          0|
    |i_V_reg_549                               |  12|   12|          0|
    |not_or_cond_reg_592                       |   1|    1|          0|
    |not_reg_554                               |   1|    1|          0|
    |notrhs_reg_559                            |   1|    1|          0|
    |op2_assign_3_reg_541                      |  13|   13|          0|
    |op2_assign_reg_536                        |  13|   13|          0|
    |or_cond_reg_583                           |   1|    1|          0|
    |pixel_in_val_fu_82                        |   8|    8|          0|
    |prev_fu_78                                |   8|    8|          0|
    |prevcol_1_reg_587                         |   8|    8|          0|
    |prevcol_fu_74                             |   8|    8|          0|
    |reg_202                                   |  64|   64|          0|
    |rowcnt_reg_177                            |  32|   32|          0|
    |sel_tmp1_reg_601                          |   1|    1|          0|
    |t_V_5_reg_166                             |  12|   12|          0|
    |t_V_reg_119                               |  12|   12|          0|
    |tmp_15_reg_596                            |   1|    1|          0|
    |tmp_16_cast_reg_569                       |  12|   13|          1|
    |tmp_3_reg_631                             |  64|   64|          0|
    |tmp_4_reg_574                             |   1|    1|          0|
    |tmp_reg_636                               |   1|    1|          0|
    +------------------------------------------+----+-----+-----------+
    |Total                                     | 402|  404|          2|
    +------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|    finger_counter   | return value |
|ap_rst                       |  in |    1|        -|    finger_counter   | return value |
|ap_start                     |  in |    1|        -|    finger_counter   | return value |
|ap_done                      | out |    1|        -|    finger_counter   | return value |
|ap_continue                  |  in |    1|        -|    finger_counter   | return value |
|ap_idle                      | out |    1|        -|    finger_counter   | return value |
|ap_ready                     | out |    1|        -|    finger_counter   | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|ges                          | out |    3|  ap_vld |         ges         |    pointer   |
|ges_ap_vld                   | out |    1|  ap_vld |         ges         |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

