Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c191c17362314ab99b749d4185f77a2d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_data_transition_behav xil_defaultlib.tb_data_transition -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [prescaler_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftlne [\shiftlne(n=64)\]
Compiling architecture behavioral of entity xil_defaultlib.spi_master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.select_logic [select_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.data_transition [data_transition_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_data_transition
Built simulation snapshot tb_data_transition_behav
