# Day 05 â€“ NAND Gate

## âœ… Task
Implement a basic NAND gate in Verilog and verify its functionality using a testbench.

## ğŸ“‚ Files
- `nand_gate.v`: Verilog module for NAND gate
- `tb_nand_gate.v`: Testbench for simulation
- `waveform.png`: Simulation waveform output



## ğŸ§  Logic
The NAND gate outputs LOW only when both inputs are HIGH.  
| A | B | C (A NAND B) |
|---|---|--------|
| 0 | 0 | 1      |
| 0 | 1 | 1      |
| 1 | 0 | 1      |
| 1 | 1 | 0      |


## ğŸ” Simulation
Simulated in ModelSim / Vivado and waveform was captured for all input combinations.
