

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Mon Nov 25 00:15:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.356 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.260 us | 0.260 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1_TRANSPOSE_LAST_TWO_DIMS_LOOP_2  |       24|       24|         3|          2|          1|    12|    yes   |
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     90|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      94|    360|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_344_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln246_fu_288_p2       |     +    |      0|  0|  13|           4|           1|
    |i_fu_294_p2               |     +    |      0|  0|  12|           3|           1|
    |j_fu_380_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln203_fu_334_p2       |     -    |      0|  0|   8|           5|           5|
    |icmp_ln246_fu_282_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln247_fu_300_p2      |   icmp   |      0|  0|   8|           2|           2|
    |or_ln203_1_fu_385_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln203_2_fu_401_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln203_fu_364_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln249_1_fu_314_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln249_fu_306_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  90|          43|          30|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_264_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_253_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_275_p4             |   9|          2|    2|          4|
    |i_0_reg_260                              |   9|          2|    3|          6|
    |indvar_flatten_reg_249                   |   9|          2|    4|          8|
    |j_0_reg_271                              |   9|          2|    2|          4|
    |output_0_V_address0                      |  15|          3|    4|         12|
    |output_0_V_address1                      |  15|          3|    4|         12|
    |output_0_V_d0                            |  15|          3|   32|         96|
    |output_0_V_d1                            |  15|          3|   32|         96|
    |output_1_V_address0                      |  15|          3|    4|         12|
    |output_1_V_address1                      |  15|          3|    4|         12|
    |output_1_V_d0                            |  15|          3|   32|         96|
    |output_1_V_d1                            |  15|          3|   32|         96|
    |output_2_V_address0                      |  15|          3|    4|         12|
    |output_2_V_address1                      |  15|          3|    4|         12|
    |output_2_V_d0                            |  15|          3|   32|         96|
    |output_2_V_d1                            |  15|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 270|         55|  236|        691|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln246_reg_421        |   4|   0|    4|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_260              |   3|   0|    3|          0|
    |icmp_ln246_reg_417       |   1|   0|    1|          0|
    |indvar_flatten_reg_249   |   4|   0|    4|          0|
    |input_2_V_load_reg_464   |  32|   0|   32|          0|
    |input_3_V_load_reg_471   |  32|   0|   32|          0|
    |j_0_reg_271              |   2|   0|    2|          0|
    |j_reg_478                |   2|   0|    2|          0|
    |select_ln249_1_reg_431   |   3|   0|    3|          0|
    |select_ln249_reg_426     |   2|   0|    2|          0|
    |tmp_reg_436              |   3|   0|    5|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  94|   0|   96|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_start             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_done              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_idle              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_ready             | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|input_0_V_address0   | out |    4|  ap_memory |       input_0_V      |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |       input_0_V      |     array    |
|input_0_V_q0         |  in |   32|  ap_memory |       input_0_V      |     array    |
|input_1_V_address0   | out |    4|  ap_memory |       input_1_V      |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |       input_1_V      |     array    |
|input_1_V_q0         |  in |   32|  ap_memory |       input_1_V      |     array    |
|input_2_V_address0   | out |    4|  ap_memory |       input_2_V      |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |       input_2_V      |     array    |
|input_2_V_q0         |  in |   32|  ap_memory |       input_2_V      |     array    |
|input_3_V_address0   | out |    4|  ap_memory |       input_3_V      |     array    |
|input_3_V_ce0        | out |    1|  ap_memory |       input_3_V      |     array    |
|input_3_V_q0         |  in |   32|  ap_memory |       input_3_V      |     array    |
|output_0_V_address0  | out |    4|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d0        | out |   32|  ap_memory |      output_0_V      |     array    |
|output_0_V_address1  | out |    4|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce1       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we1       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d1        | out |   32|  ap_memory |      output_0_V      |     array    |
|output_1_V_address0  | out |    4|  ap_memory |      output_1_V      |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_we0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_d0        | out |   32|  ap_memory |      output_1_V      |     array    |
|output_1_V_address1  | out |    4|  ap_memory |      output_1_V      |     array    |
|output_1_V_ce1       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_we1       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_d1        | out |   32|  ap_memory |      output_1_V      |     array    |
|output_2_V_address0  | out |    4|  ap_memory |      output_2_V      |     array    |
|output_2_V_ce0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_we0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_d0        | out |   32|  ap_memory |      output_2_V      |     array    |
|output_2_V_address1  | out |    4|  ap_memory |      output_2_V      |     array    |
|output_2_V_ce1       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_we1       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_d1        | out |   32|  ap_memory |      output_2_V      |     array    |
+---------------------+-----+-----+------------+----------------------+--------------+

