verilog xil_defaultlib --include "../../../../project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl" --include "../../../../project_rtos.srcs/sources_1/bd/design_rtos/ipshared/5bb9/hdl/verilog" --include "../../../../project_rtos.srcs/sources_1/bd/design_rtos/ipshared/70fd/hdl" \
"../../../bd/design_rtos/ip/design_rtos_processing_system7_0_0/sim/design_rtos_processing_system7_0_0.v" \
"../../../bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/sim/mem_itemlist.v" \
"../../../bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_commandlist/sim/mem_commandlist.v" \
"../../../bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_prioritylist/sim/mem_prioritylist.v" \
"../../../bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_delaylist/sim/mem_delaylist.v" \
"../../../bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0_S00_AXI.v" \
"../../../bd/design_rtos/ipshared/c205/src/delaylist_module.v" \
"../../../bd/design_rtos/ipshared/c205/src/highpriority_selector.v" \
"../../../bd/design_rtos/ipshared/c205/src/insert_item.v" \
"../../../bd/design_rtos/ipshared/c205/src/listmanager_module.v" \
"../../../bd/design_rtos/ipshared/c205/src/readylist_module.v" \
"../../../bd/design_rtos/ipshared/c205/src/remove_item.v" \
"../../../bd/design_rtos/ipshared/c205/src/scheduler.v" \
"../../../bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0.v" \
"../../../bd/design_rtos/ip/design_rtos_scheduler_0_0/sim/design_rtos_scheduler_0_0.v" \
"../../../bd/design_rtos/ip/design_rtos_xlconcat_0_0/sim/design_rtos_xlconcat_0_0.v" \
"../../../bd/design_rtos/ip/design_rtos_xbar_0/sim/design_rtos_xbar_0.v" \
"../../../bd/design_rtos/sim/design_rtos.v" \
"../../../bd/design_rtos/ip/design_rtos_xlconstant_0_0/sim/design_rtos_xlconstant_0_0.v" \
"../../../bd/design_rtos/ip/design_rtos_xlconstant_0_1/sim/design_rtos_xlconstant_0_1.v" \
"../../../bd/design_rtos/ip/design_rtos_auto_pc_0/sim/design_rtos_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
