// Seed: 17379695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[1] = id_6, id_10 = id_6 - id_13;
endmodule
module module_1 #(
    parameter id_5 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_9,
      id_7,
      id_10,
      id_8,
      id_2,
      id_10,
      id_2,
      id_1,
      id_2,
      id_2
  );
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[-1'b0] = 1;
  logic [-1 : id_5] id_11 = "";
  logic id_12;
  wire id_13, id_14;
endmodule
