{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 23:27:55 2009 " "Info: Processing started: Wed Oct 21 23:27:55 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider2_4 -c divider2_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider2_4 -c divider2_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider2_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/divider2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2_4 " "Info: Found entity 1: divider2_4" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider2_4 " "Info: Elaborating entity \"divider2_4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[7\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[7\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[6\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[6\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[5\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[5\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[4\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[4\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[3\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[3\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[2\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[2\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[1\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[1\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[0\] divider2_4.v(42) " "Warning (10034): Output port \"addr\[0\]\" at divider2_4.v(42) has no driver" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "clk_1~reg0 counter\[0\] " "Info: Duplicate register \"clk_1~reg0\" merged to single register \"counter\[0\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 43 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[0\] GND " "Warning (13410): Pin \"addr\[0\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[1\] GND " "Warning (13410): Pin \"addr\[1\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[2\] GND " "Warning (13410): Pin \"addr\[2\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[3\] GND " "Warning (13410): Pin \"addr\[3\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[4\] GND " "Warning (13410): Pin \"addr\[4\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[5\] GND " "Warning (13410): Pin \"addr\[5\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[6\] GND " "Warning (13410): Pin \"addr\[6\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr\[7\] GND " "Warning (13410): Pin \"addr\[7\]\" stuck at GND" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[0\] " "Warning (15610): No output dependent on input pin \"addr_gray\[0\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[1\] " "Warning (15610): No output dependent on input pin \"addr_gray\[1\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[2\] " "Warning (15610): No output dependent on input pin \"addr_gray\[2\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[3\] " "Warning (15610): No output dependent on input pin \"addr_gray\[3\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[4\] " "Warning (15610): No output dependent on input pin \"addr_gray\[4\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[5\] " "Warning (15610): No output dependent on input pin \"addr_gray\[5\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[6\] " "Warning (15610): No output dependent on input pin \"addr_gray\[6\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_gray\[7\] " "Warning (15610): No output dependent on input pin \"addr_gray\[7\]\"" {  } { { "RTL/divider2_4.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider2_4/RTL/divider2_4.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 23:27:56 2009 " "Info: Processing ended: Wed Oct 21 23:27:56 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
