Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  1 12:47:55 2018
| Host         : DESKTOP-MMLDFG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.806      -13.187                     34                83992        0.013        0.000                      0                83992        3.750        0.000                       0                 35426  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.806      -13.187                     34                83992        0.013        0.000                      0                83992        3.750        0.000                       0                 35426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           34  Failing Endpoints,  Worst Slack       -0.806ns,  Total Violation      -13.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.806ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.131ns  (logic 2.734ns (26.988%)  route 7.397ns (73.012%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_19
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.469 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73/O[2]
                         net (fo=1, routed)           0.672    11.141    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73_n_24
    SLICE_X85Y27         LUT6 (Prop_lut6_I5_O)        0.302    11.443 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_72/O
                         net (fo=1, routed)           0.552    11.995    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_72_n_19
    SLICE_X87Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.119 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_43__2/O
                         net (fo=1, routed)           0.154    12.273    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]
    SLICE_X87Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.397 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_2/O
                         net (fo=2, routed)           0.756    13.153    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[10]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.658    12.837    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.346    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 2.716ns (27.146%)  route 7.289ns (72.854%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/O[1]
                         net (fo=1, routed)           0.538    10.988    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_25
    SLICE_X76Y29         LUT6 (Prop_lut6_I5_O)        0.303    11.291 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_83/O
                         net (fo=1, routed)           0.297    11.588    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_83_n_19
    SLICE_X79Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.712 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_48__1/O
                         net (fo=1, routed)           0.151    11.863    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_4
    SLICE_X79Y28         LUT5 (Prop_lut5_I4_O)        0.124    11.987 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_7/O
                         net (fo=2, routed)           1.040    13.027    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[5]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.653    12.832    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.341    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 2.734ns (27.538%)  route 7.194ns (72.462%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_19
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.469 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73/O[2]
                         net (fo=1, routed)           0.672    11.141    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73_n_24
    SLICE_X85Y27         LUT6 (Prop_lut6_I5_O)        0.302    11.443 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_72/O
                         net (fo=1, routed)           0.552    11.995    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_72_n_19
    SLICE_X87Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.119 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_43__2/O
                         net (fo=1, routed)           0.154    12.273    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]
    SLICE_X87Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.397 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_2/O
                         net (fo=2, routed)           0.553    12.950    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[10]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.653    12.832    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.341    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 2.710ns (27.305%)  route 7.215ns (72.695%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.723     3.017    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X65Y17         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     3.473 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=125, routed)         1.093     4.566    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4_n_19
    SLICE_X66Y18         LUT5 (Prop_lut5_I2_O)        0.153     4.719 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_702__0/O
                         net (fo=11, routed)          1.475     6.195    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_702__0_n_19
    SLICE_X72Y20         LUT6 (Prop_lut6_I0_O)        0.331     6.526 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_903__0/O
                         net (fo=2, routed)           0.632     7.158    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_903__0_n_19
    SLICE_X74Y20         LUT4 (Prop_lut4_I3_O)        0.152     7.310 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_470__0/O
                         net (fo=1, routed)           0.734     8.044    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_470__0_n_19
    SLICE_X79Y19         LUT6 (Prop_lut6_I0_O)        0.332     8.376 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_196/O
                         net (fo=1, routed)           0.813     9.189    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_196_n_19
    SLICE_X81Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_103/O
                         net (fo=2, routed)           0.812    10.125    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_103_n_19
    SLICE_X80Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_107__0/O
                         net (fo=1, routed)           0.000    10.249    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_107__0_n_19
    SLICE_X80Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.650 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_66_n_19
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.984 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_62/O[1]
                         net (fo=1, routed)           0.763    11.747    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_62_n_25
    SLICE_X89Y26         LUT5 (Prop_lut5_I3_O)        0.303    12.050 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_18__0/O
                         net (fo=2, routed)           0.892    12.942    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr1[5]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.655    12.834    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.343    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.911ns  (logic 2.824ns (28.492%)  route 7.087ns (71.507%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.723     3.017    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X65Y17         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     3.473 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=125, routed)         1.093     4.566    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_enable_reg_pp0_iter0_reg_rep__4_n_19
    SLICE_X66Y18         LUT5 (Prop_lut5_I2_O)        0.153     4.719 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_702__0/O
                         net (fo=11, routed)          1.475     6.195    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_702__0_n_19
    SLICE_X72Y20         LUT6 (Prop_lut6_I0_O)        0.331     6.526 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_903__0/O
                         net (fo=2, routed)           0.632     7.158    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_903__0_n_19
    SLICE_X74Y20         LUT4 (Prop_lut4_I3_O)        0.152     7.310 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_470__0/O
                         net (fo=1, routed)           0.734     8.044    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_470__0_n_19
    SLICE_X79Y19         LUT6 (Prop_lut6_I0_O)        0.332     8.376 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_196/O
                         net (fo=1, routed)           0.813     9.189    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_196_n_19
    SLICE_X81Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_103/O
                         net (fo=2, routed)           0.812    10.125    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_103_n_19
    SLICE_X80Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_107__0/O
                         net (fo=1, routed)           0.000    10.249    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_107__0_n_19
    SLICE_X80Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.650 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.650    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_66_n_19
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.764 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.764    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_62_n_19
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.098 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_55/O[1]
                         net (fo=1, routed)           0.624    11.722    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_55_n_25
    SLICE_X89Y26         LUT5 (Prop_lut5_I1_O)        0.303    12.025 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_14__1/O
                         net (fo=2, routed)           0.903    12.928    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr1[9]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.655    12.834    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.343    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 2.716ns (27.426%)  route 7.187ns (72.574%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.450 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/O[1]
                         net (fo=1, routed)           0.538    10.988    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_25
    SLICE_X76Y29         LUT6 (Prop_lut6_I5_O)        0.303    11.291 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_83/O
                         net (fo=1, routed)           0.297    11.588    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_83_n_19
    SLICE_X79Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.712 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_48__1/O
                         net (fo=1, routed)           0.151    11.863    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_4
    SLICE_X79Y28         LUT5 (Prop_lut5_I4_O)        0.124    11.987 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_7/O
                         net (fo=2, routed)           0.937    12.925    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[5]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.658    12.837    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.346    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 2.600ns (26.314%)  route 7.281ns (73.686%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.338 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/O[0]
                         net (fo=1, routed)           0.685    11.023    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_26
    SLICE_X80Y28         LUT6 (Prop_lut6_I5_O)        0.299    11.322 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_85/O
                         net (fo=1, routed)           0.296    11.617    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_85_n_19
    SLICE_X85Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.741 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_49__1/O
                         net (fo=1, routed)           0.154    11.895    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_5
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.019 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_8/O
                         net (fo=2, routed)           0.883    12.903    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[4]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.658    12.837    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.346    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 2.706ns (27.471%)  route 7.145ns (72.529%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_19
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.564 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73/O[1]
                         net (fo=1, routed)           0.520    11.084    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_73_n_25
    SLICE_X77Y26         LUT5 (Prop_lut5_I2_O)        0.303    11.387 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_44__1/O
                         net (fo=1, routed)           0.482    11.869    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_0
    SLICE_X87Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.993 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_3/O
                         net (fo=2, routed)           0.879    12.873    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[9]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.658    12.837    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.346    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 -0.526    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 2.600ns (26.433%)  route 7.236ns (73.567%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.338 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/O[0]
                         net (fo=1, routed)           0.685    11.023    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_26
    SLICE_X80Y28         LUT6 (Prop_lut6_I5_O)        0.299    11.322 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_85/O
                         net (fo=1, routed)           0.296    11.617    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_85_n_19
    SLICE_X85Y28         LUT5 (Prop_lut5_I2_O)        0.124    11.741 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_49__1/O
                         net (fo=1, routed)           0.154    11.895    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_5
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.019 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_8/O
                         net (fo=2, routed)           0.839    12.858    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[4]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.653    12.832    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.341    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 2.496ns (25.427%)  route 7.320ns (74.573%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.728     3.022    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X70Y13         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_reg[26]/Q
                         net (fo=198, routed)         1.101     4.579    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25
    SLICE_X69Y15         LUT4 (Prop_lut4_I3_O)        0.154     4.733 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0/O
                         net (fo=15, routed)          0.878     5.611    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_963__0_n_19
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.327     5.938 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0/O
                         net (fo=2, routed)           1.110     7.048    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_746__0_n_19
    SLICE_X71Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.172 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560/O
                         net (fo=1, routed)           0.829     8.001    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_560_n_19
    SLICE_X75Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.125 f  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228/O
                         net (fo=9, routed)           0.543     8.667    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_228_n_19
    SLICE_X79Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.791 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0/O
                         net (fo=1, routed)           0.803     9.594    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_312__0_n_19
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0/O
                         net (fo=1, routed)           0.000     9.718    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_133__0_n_19
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.116 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_87_n_19
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.355 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80/O[2]
                         net (fo=1, routed)           0.683    11.038    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_80_n_24
    SLICE_X78Y25         LUT6 (Prop_lut6_I3_O)        0.302    11.340 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ram_reg_0_i_47__1/O
                         net (fo=1, routed)           0.310    11.651    design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_reg[7]_3
    SLICE_X80Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.775 r  design_1_i/conv1_0/inst/grp_relu_2_fu_433/ram_reg_0_i_6/O
                         net (fo=2, routed)           1.064    12.838    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/addr0[6]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       1.658    12.837    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.346    design_1_i/conv1_0/inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                 -0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_pp0_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.190%)  route 0.183ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.580     0.916    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X67Y50         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_reg[2]/Q
                         net (fo=1, routed)           0.183     1.226    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740[2]
    SLICE_X67Y49         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_pp0_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.854     1.220    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_clk
    SLICE_X67Y49         FDRE                                         r  design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_pp0_iter1_reg_reg[2]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.023     1.213    design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_1_0_4_reg_7740_pp0_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.250%)  route 0.194ns (47.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/Q
                         net (fo=2, routed)           0.194     1.285    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[44]
    SLICE_X26Y51         LUT3 (Prop_lut3_I1_O)        0.048     1.333 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1068]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1068]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.844     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1068]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.131     1.311    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.206     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRD0
    SLICE_X26Y49         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35449, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y49         RAMS32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.251    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y19  design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y19  design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y3   design_1_i/conv1_0/inst/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   design_1_i/conv1_0/inst/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_0_21/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK



