### Display (Intel)

![](http://www.flounder.com/cpuid80000005.gif)

Esta página no se mostrará en modo de lanzamiento si **CPUID(0x80000000).EAX** < 0x800000005
### Intel
Todos los valores están reservados.

### AMD
![[Pasted image 20240917015425.png]]### Structure (AMD)

  **Intel:
    EAX: Reserved
    EBX: Reserved
    ECX: Reserved
    EDX: Reserved
```c
**AMD:
    EAX:
     31            24 23            16 15             8 7              0
    +----------------+----------------+----------------+----------------+
    | D 2M+4M assoc  | D 2M+4M count  | I 2M+4M assoc  | I 2M+4M count  |
    +----------------+----------------+----------------+----------------+
    EBX:
     31            24 23            16 15             8 7              0
    +----------------+----------------+----------------+----------------+
    | D 4K assoc     | D 4K count     | I 4K assoc     | I 4K count     |
    +----------------+----------------+----------------+----------------+
    ECX:
     31            24 23            16 15             8 7              0
    +----------------+----------------+----------------+----------------+
    | D L1 size (KB) | D L1 assoc     | D L1 lines/tag | D L1 line size |
    +----------------+----------------+----------------+----------------+
    EDX:
     31            24 23            16 15             8 7              0
    +----------------+----------------+----------------+----------------+
    | I L1 size (KB) | I L1 assoc     | I L1 lines/tag | I L1 line size |
    +----------------+----------------+----------------+----------------+
             |
             00 reserved
             01 direct mapped
             02..FE n-way mapping
             FF fully associative**
```

```c
typedef union { // 2M+4M page TLB info
   struct { // low order
      UINT Reserved:32;     // 31..0
   } Intel;
   struct { // low order
      UINT InstCount:8;    // 7..0
      UINT InstAssoc:8;    // 15..8
      UINT DataCount:8;    // 23..16
      UINT DataAssoc:8;    // 31..24
   } AMD;
   UINT w;
} EAX5x;

typedef union { // 4K page TLB info
   struct { // low order
      UINT Reserved:32;     // 31..0
   } Intel;
   struct { // low order
      UINT InstCount:8;    // 7..0
      UINT InstAssoc:8;    // 15..8
      UINT DataCount:8;    // 23..16
      UINT DataAssoc:8;    // 31..24
   } AMD;
   UINT w;
} EBX5x;

typedef union { // L1 data cache info
   struct { // low order
      UINT Reserved:32;     // 31..0
   } Intel;
   struct { // low order
      UINT LineSize:8;     // 7..0
      UINT LinesPerTag:8;  // 15..8
      UINT Associativity:8;// 23..16
      UINT CacheSize:8;    // 31..24
   } AMD;
   UINT w;
} ECX5x;

typedef union { // L1 instruction cache info
   struct { // low order
      UINT Reserved:32;     // 31..0
   } Intel;
   struct { // low order
      UINT LineSize:8;     // 7..0
      UINT LinesPerTag:8;  // 15..8
      UINT Associativity:8;// 23..16
      UINT CacheSize:8;    // 31..24
   } AMD;
   UINT w;
} EDX5x;
```