int F_1 ( int V_1 )\r\n{\r\nunion V_2 V_3 ;\r\nV_3 . V_4 = F_2 ( F_3 ( V_1 ) ) ;\r\nif ( V_3 . V_5 . V_6 )\r\nreturn 16 ;\r\nelse\r\nreturn 1 ;\r\n}\r\nint F_4 ( int V_1 )\r\n{\r\nint V_7 ;\r\nunion V_8 V_9 ;\r\nV_9 . V_4 = F_2 ( F_5 ( V_1 ) ) ;\r\nV_9 . V_5 . V_10 = 1 ;\r\nF_6 ( F_5 ( V_1 ) , V_9 . V_4 ) ;\r\nF_7 ( V_1 , 1 ) ;\r\nfor ( V_7 = 0 ; V_7 < 16 ; V_7 ++ ) {\r\nunion V_11 V_12 ;\r\nV_12 . V_4 = 0 ;\r\nV_12 . V_5 . V_13 = 0 ;\r\nV_12 . V_5 . V_14 = 0xff ;\r\nV_12 . V_5 . V_15 = V_1 * 4 ;\r\nV_12 . V_5 . V_16 = V_1 * 16 + V_7 ;\r\nF_6 ( V_17 , V_12 . V_4 ) ;\r\n}\r\nreturn F_1 ( V_1 ) ;\r\n}\r\nint F_8 ( int V_1 )\r\n{\r\nunion V_18 V_19 ;\r\nunion V_20 V_21 ;\r\nunion V_22 V_23 ;\r\nunion V_24 V_25 ;\r\nunion V_26 V_27 ;\r\nunion V_28 V_29 ;\r\nunion V_30 V_31 ;\r\nV_23 . V_4 = F_2 ( F_9 ( V_1 ) ) ;\r\nV_23 . V_5 . V_32 = 1 ;\r\nF_6 ( F_9 ( V_1 ) , V_23 . V_4 ) ;\r\nV_27 . V_4 = F_2 ( F_10 ( 0 , V_1 ) ) ;\r\nF_6 ( F_10 ( 0 , V_1 ) , 0x0 ) ;\r\nV_29 . V_4 = F_2 ( F_11 ( V_1 ) ) ;\r\nF_6 ( F_11 ( V_1 ) , 0x0 ) ;\r\nV_31 . V_4 = F_2 ( F_12 ( V_1 ) ) ;\r\nF_6 ( F_12 ( V_1 ) , 0x0 ) ;\r\nV_25 . V_4 = F_2 ( F_13 ( V_1 ) ) ;\r\nV_25 . V_5 . V_33 = 1 ;\r\nV_25 . V_5 . V_34 = 0 ;\r\nF_6 ( F_13 ( V_1 ) , V_25 . V_4 ) ;\r\nV_21 . V_4 = F_2 ( F_14 ( V_1 ) ) ;\r\nV_21 . V_5 . V_35 = 0 ;\r\nV_21 . V_5 . V_36 = 1 ;\r\nF_6 ( F_14 ( V_1 ) , V_21 . V_4 ) ;\r\nif ( F_15\r\n( F_14 ( V_1 ) , union V_20 ,\r\nV_36 , == , 0 , 10000 ) )\r\nreturn - 1 ;\r\nif ( F_15\r\n( F_16 ( V_1 ) ,\r\nunion V_37 , V_38 , == , 1 , 10000 ) )\r\nreturn - 1 ;\r\nif ( F_15\r\n( F_17 ( V_1 ) , union V_39 ,\r\nV_40 , == , 0 , 10000 ) )\r\nreturn - 1 ;\r\nV_19 . V_4 = F_2 ( F_18 ( 0 , V_1 ) ) ;\r\nV_19 . V_5 . V_10 = 0 ;\r\nF_6 ( F_18 ( 0 , V_1 ) , V_19 . V_4 ) ;\r\nif ( F_15\r\n( F_18 ( 0 , V_1 ) , union V_18 ,\r\nV_41 , == , 1 , 10000 ) )\r\nreturn - 1 ;\r\nif ( F_15\r\n( F_18 ( 0 , V_1 ) , union V_18 ,\r\nV_42 , == , 1 , 10000 ) )\r\nreturn - 1 ;\r\nV_19 . V_4 = F_2 ( F_18 ( 0 , V_1 ) ) ;\r\nV_19 . V_5 . V_43 = 1 ;\r\nV_19 . V_5 . V_44 = 0 ;\r\nV_19 . V_5 . V_45 = 1 ;\r\nF_6 ( F_19 ( V_1 ) , 1 ) ;\r\nF_6 ( F_20 ( 0 , V_1 ) , 512 ) ;\r\nF_6 ( F_21 ( 0 , V_1 ) , 8192 ) ;\r\nF_6 ( F_18 ( 0 , V_1 ) , V_19 . V_4 ) ;\r\nF_6 ( F_22 ( 0 , V_1 ) ,\r\nF_2 ( F_22 ( 0 , V_1 ) ) ) ;\r\nF_6 ( F_23 ( V_1 ) ,\r\nF_2 ( F_23 ( V_1 ) ) ) ;\r\nF_6 ( F_24 ( V_1 ) ,\r\nF_2 ( F_24 ( V_1 ) ) ) ;\r\nif ( F_15\r\n( F_25 ( V_1 ) , union V_46 ,\r\nV_47 , == , 1 , 10000 ) )\r\nreturn - 1 ;\r\nif ( F_15\r\n( F_26 ( V_1 ) , union V_48 ,\r\nV_49 , == , 0 , 10000 ) )\r\nreturn - 1 ;\r\nif ( F_15\r\n( F_26 ( V_1 ) , union V_48 ,\r\nV_50 , == , 0 , 10000 ) )\r\nreturn - 1 ;\r\nF_6 ( F_10 ( 0 , V_1 ) , V_27 . V_4 ) ;\r\nF_6 ( F_11 ( V_1 ) , V_29 . V_4 ) ;\r\nF_6 ( F_12 ( V_1 ) , V_31 . V_4 ) ;\r\nF_27 ( F_28 ( V_1 , 0 ) ) ;\r\nV_23 . V_5 . V_32 = 0 ;\r\nF_6 ( F_9 ( V_1 ) , V_23 . V_4 ) ;\r\nV_19 . V_4 = F_2 ( F_18 ( 0 , V_1 ) ) ;\r\nV_19 . V_5 . V_10 = 1 ;\r\nF_6 ( F_18 ( 0 , V_1 ) , V_19 . V_4 ) ;\r\nF_29 ( 0 , V_1 ) ;\r\nF_29 ( 1 , V_1 ) ;\r\nF_29 ( 2 , V_1 ) ;\r\nF_29 ( 3 , V_1 ) ;\r\nF_30 ( V_1 ) ;\r\nF_31 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 F_32 ( int V_51 )\r\n{\r\nint V_1 = F_33 ( V_51 ) ;\r\nunion V_24 V_52 ;\r\nunion V_39 V_53 ;\r\nunion V_46 V_54 ;\r\nT_1 V_55 ;\r\nV_52 . V_4 = F_2 ( F_13 ( V_1 ) ) ;\r\nV_53 . V_4 = F_2 ( F_17 ( V_1 ) ) ;\r\nV_54 . V_4 =\r\nF_2 ( F_25 ( V_1 ) ) ;\r\nV_55 . V_4 = 0 ;\r\nif ( ( V_52 . V_5 . V_56 == 0 ) && ( V_53 . V_5 . V_40 == 0 ) &&\r\n( V_54 . V_5 . V_47 == 1 ) ) {\r\nV_55 . V_5 . V_57 = 1 ;\r\nV_55 . V_5 . V_58 = 1 ;\r\nV_55 . V_5 . V_43 = 10000 ;\r\n} else {\r\nF_6 ( F_10 ( 0 , V_1 ) , 0x0 ) ;\r\nF_6 ( F_11 ( V_1 ) , 0x0 ) ;\r\nF_6 ( F_12 ( V_1 ) , 0x0 ) ;\r\n}\r\nreturn V_55 ;\r\n}\r\nint F_34 ( int V_51 , T_1 V_59 )\r\n{\r\nint V_1 = F_33 ( V_51 ) ;\r\nunion V_24 V_52 ;\r\nunion V_39 V_53 ;\r\nV_52 . V_4 = F_2 ( F_13 ( V_1 ) ) ;\r\nV_53 . V_4 = F_2 ( F_17 ( V_1 ) ) ;\r\nif ( ! V_59 . V_5 . V_57 )\r\nreturn 0 ;\r\nif ( ( V_52 . V_5 . V_56 == 0 ) && ( V_53 . V_5 . V_40 == 0 ) )\r\nreturn 0 ;\r\nreturn F_8 ( V_1 ) ;\r\n}\r\nextern int F_35 ( int V_51 ,\r\nint V_60 ,\r\nint V_61 )\r\n{\r\nint V_1 = F_33 ( V_51 ) ;\r\nunion V_20 V_62 ;\r\nunion V_63 V_64 ;\r\nV_62 . V_4 =\r\nF_2 ( F_14 ( V_1 ) ) ;\r\nV_62 . V_5 . V_65 = V_60 ;\r\nF_6 ( F_14 ( V_1 ) ,\r\nV_62 . V_4 ) ;\r\nV_64 . V_4 =\r\nF_2 ( F_36 ( V_1 ) ) ;\r\nV_64 . V_5 . V_10 = V_61 ;\r\nF_6 ( F_36 ( V_1 ) ,\r\nV_64 . V_4 ) ;\r\nreturn F_8 ( V_1 ) ;\r\n}
