{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570734204650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570734204650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:03:24 2019 " "Processing started: Fri Oct 11 00:03:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570734204650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570734204650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570734204650 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570734205860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.v 0 0 " "Found 0 design units, including 0 entities, in source file riscv.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570734206026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570734206031 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "regFile.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/regFile.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570734206031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570734206039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i immGen.v(2) " "Verilog HDL Declaration information at immGen.v(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "immGen.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/immGen.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1570734206044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570734206045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206045 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "riscv_defs.v alu.v(58) " "Verilog HDL File I/O error at alu.v(58): can't open Verilog Design File \"riscv_defs.v\"" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 58 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570734206050 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_SHIFTL alu.v(87) " "Verilog HDL Compiler Directive warning at alu.v(87): text macro \"ALU_SHIFTL\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 87 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand alu.v(87) " "Verilog HDL syntax error at alu.v(87) near text \":\";  expecting an operand" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_SHIFTR alu.v(117) " "Verilog HDL Compiler Directive warning at alu.v(117): text macro \"ALU_SHIFTR\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 117 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"endcase\" alu.v(117) " "Verilog HDL syntax error at alu.v(117) near text \",\";  expecting \"endcase\"" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_SHIFTR_ARITH alu.v(117) " "Verilog HDL Compiler Directive warning at alu.v(117): text macro \"ALU_SHIFTR_ARITH\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 117 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand alu.v(120) " "Verilog HDL syntax error at alu.v(120) near text \")\";  expecting an operand" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" alu.v(122) " "Verilog HDL syntax error at alu.v(122) near text \"else\";  expecting \"end\"" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_ADD alu.v(153) " "Verilog HDL Compiler Directive warning at alu.v(153): text macro \"ALU_ADD\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 153 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) alu.v(154) " "Verilog HDL syntax error at alu.v(154) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword )" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_SUB alu.v(157) " "Verilog HDL Compiler Directive warning at alu.v(157): text macro \"ALU_SUB\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 157 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206051 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_AND alu.v(164) " "Verilog HDL Compiler Directive warning at alu.v(164): text macro \"ALU_AND\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 164 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) alu.v(165) " "Verilog HDL syntax error at alu.v(165) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword )" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OR alu.v(168) " "Verilog HDL Compiler Directive warning at alu.v(168): text macro \"ALU_OR\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 168 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_XOR alu.v(172) " "Verilog HDL Compiler Directive warning at alu.v(172): text macro \"ALU_XOR\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 172 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) alu.v(173) " "Verilog HDL syntax error at alu.v(173) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword )" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 173 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_LESS_THAN alu.v(179) " "Verilog HDL Compiler Directive warning at alu.v(179): text macro \"ALU_LESS_THAN\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 179 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_LESS_THAN_SIGNED alu.v(183) " "Verilog HDL Compiler Directive warning at alu.v(183): text macro \"ALU_LESS_THAN_SIGNED\" is undefined" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 183 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword ) alu.v(184) " "Verilog HDL syntax error at alu.v(184) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword )" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 184 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" alu.v(186) " "Verilog HDL syntax error at alu.v(186) near text \";\";  expecting \":\", or \",\"" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" alu.v(188) " "Verilog HDL syntax error at alu.v(188) near text \";\";  expecting \":\", or \",\"" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1570734206052 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "riscv alu.v(42) " "Ignored design unit \"riscv\" at alu.v(42) due to previous errors" {  } { { "alu.v" "" { Text "C:/Users/naqas/Desktop/FPGA/riscV/alu.v" 42 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1570734206053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570734206053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/naqas/Desktop/FPGA/riscV/output_files/riscv.map.smsg " "Generated suppressed messages file C:/Users/naqas/Desktop/FPGA/riscV/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1570734206113 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570734206349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 11 00:03:26 2019 " "Processing ended: Fri Oct 11 00:03:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570734206349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570734206349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570734206349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570734206349 ""}
