<stg><name>zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %conv1_input, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer17_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln59 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln59 = br void %CopyMain

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
CopyMain:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
CopyMain:1 %icmp_ln59 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
CopyMain:2 %i_2 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
CopyMain:3 %br_ln59 = br i1 %icmp_ln59, void %CopyMain.split, void %for.inc50.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.inc50.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
CopyMain.split:3 %conv1_input_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
CopyMain.split:4 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
CopyMain.split:68 %store_ln59 = store i6 %i_2, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:5 %conv1_input_read_1 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:6 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_1

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:7 %conv1_input_read_2 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:8 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_2

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:9 %conv1_input_read_3 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_3"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:10 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_3

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="55" st_id="6" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:11 %conv1_input_read_4 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_4"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:12 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_4

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="57" st_id="7" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:13 %conv1_input_read_5 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_5"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:14 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_5

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="59" st_id="8" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:15 %conv1_input_read_6 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_6"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:16 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_6

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="61" st_id="9" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:17 %conv1_input_read_7 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_7"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:18 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_7

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="63" st_id="10" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:19 %conv1_input_read_8 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_8"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:20 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_8

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="65" st_id="11" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:21 %conv1_input_read_9 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_9"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:22 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_9

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="67" st_id="12" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:23 %conv1_input_read_10 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_10"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:24 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_10

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="69" st_id="13" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:25 %conv1_input_read_11 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_11"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:26 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_11

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="71" st_id="14" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:27 %conv1_input_read_12 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_12"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:28 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_12

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="73" st_id="15" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:29 %conv1_input_read_13 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_13"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:30 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_13

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="75" st_id="16" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:31 %conv1_input_read_14 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_14"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:32 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_14

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="77" st_id="17" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:33 %conv1_input_read_15 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_15"/></StgValue>
</operation>

<operation id="78" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:34 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_15

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="79" st_id="18" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:35 %conv1_input_read_16 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_16"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:36 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_16

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="81" st_id="19" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:37 %conv1_input_read_17 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_17"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:38 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_17

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="83" st_id="20" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:39 %conv1_input_read_18 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_18"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:40 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_18

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="85" st_id="21" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:41 %conv1_input_read_19 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_19"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:42 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_19

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="87" st_id="22" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:43 %conv1_input_read_20 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_20"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:44 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_20

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="89" st_id="23" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:45 %conv1_input_read_21 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_21"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:46 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_21

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="91" st_id="24" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:47 %conv1_input_read_22 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_22"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:48 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_22

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="93" st_id="25" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:49 %conv1_input_read_23 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_23"/></StgValue>
</operation>

<operation id="94" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:50 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_23

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="95" st_id="26" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:51 %conv1_input_read_24 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_24"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:52 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_24

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="97" st_id="27" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:53 %conv1_input_read_25 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_25"/></StgValue>
</operation>

<operation id="98" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:54 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_25

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="99" st_id="28" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:55 %conv1_input_read_26 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_26"/></StgValue>
</operation>

<operation id="100" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:56 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_26

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="101" st_id="29" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:57 %conv1_input_read_27 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_27"/></StgValue>
</operation>

<operation id="102" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:58 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_27

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="103" st_id="30" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:59 %conv1_input_read_28 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_28"/></StgValue>
</operation>

<operation id="104" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:60 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_28

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="105" st_id="31" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:61 %conv1_input_read_29 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_29"/></StgValue>
</operation>

<operation id="106" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:62 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_29

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="107" st_id="32" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:63 %conv1_input_read_30 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_30"/></StgValue>
</operation>

<operation id="108" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:64 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_30

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="109" st_id="33" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
CopyMain.split:65 %conv1_input_read_31 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="conv1_input_read_31"/></StgValue>
</operation>

<operation id="110" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:66 %write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_31

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
CopyMain.split:0 %specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="112" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
CopyMain.split:1 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
CopyMain.split:2 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="114" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
CopyMain.split:67 %write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 0

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
CopyMain.split:69 %br_ln59 = br void %CopyMain

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
