--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml prac3_top.twx prac3_top.ncd -o prac3_top.twr prac3_top.pcf
-ucf prac3_top.ucf

Design file:              prac3_top.ncd
Physical constraint file: prac3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_306/dcm_sp_inst/CLKFX
  Logical resource: XLXI_306/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_306/dcm_sp_inst/CLKIN
  Logical resource: XLXI_306/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_306/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_306/dcm_sp_inst/CLK2X
  Logical resource: XLXI_306/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.803ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_12 (SLICE_X26Y56.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     499997.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.343 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b to XLXI_1/XLXI_1/XLXI_2/XLXI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b
    SLICE_X21Y46.A1      net (fanout=2)        0.603   XLXI_1/XLXI_1/cuenta<0>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y56.CE      net (fanout=2)        1.153   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y56.CLK     Tceck                 0.331   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.998ns logic, 1.756ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.343 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 to XLXI_1/XLXI_1/XLXI_2/XLXI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009
    SLICE_X21Y46.A2      net (fanout=2)        0.444   XLXI_1/XLXI_1/cuenta<2>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y56.CE      net (fanout=2)        1.153   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y56.CLK     Tceck                 0.331   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.998ns logic, 1.597ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.343 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a to XLXI_1/XLXI_1/XLXI_2/XLXI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    SLICE_X21Y46.A5      net (fanout=2)        0.194   XLXI_1/XLXI_1/cuenta<1>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y56.CE      net (fanout=2)        1.153   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y56.CLK     Tceck                 0.331   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.998ns logic, 1.347ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_2 (SLICE_X26Y57.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     499997.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b to XLXI_1/XLXI_1/XLXI_2/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b
    SLICE_X21Y46.A1      net (fanout=2)        0.603   XLXI_1/XLXI_1/cuenta<0>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.295   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.962ns logic, 1.761ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 to XLXI_1/XLXI_1/XLXI_2/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009
    SLICE_X21Y46.A2      net (fanout=2)        0.444   XLXI_1/XLXI_1/cuenta<2>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.295   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.962ns logic, 1.602ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a to XLXI_1/XLXI_1/XLXI_2/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    SLICE_X21Y46.A5      net (fanout=2)        0.194   XLXI_1/XLXI_1/cuenta<1>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.295   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.962ns logic, 1.352ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_3 (SLICE_X26Y57.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     499997.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b to XLXI_1/XLXI_1/XLXI_2/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b
    SLICE_X21Y46.A1      net (fanout=2)        0.603   XLXI_1/XLXI_1/cuenta<0>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.291   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.958ns logic, 1.761ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009 to XLXI_1/XLXI_1/XLXI_2/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009
    SLICE_X21Y46.A2      net (fanout=2)        0.444   XLXI_1/XLXI_1/cuenta<2>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.291   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.958ns logic, 1.602ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     499997.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.345 - 0.357)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a to XLXI_1/XLXI_1/XLXI_2/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.408   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    SLICE_X21Y46.A5      net (fanout=2)        0.194   XLXI_1/XLXI_1/cuenta<1>
    SLICE_X21Y46.A       Tilo                  0.259   XLXI_1/XLXI_1/ce_cuenta
                                                       XLXI_1/XLXI_1/XLXI_18
    SLICE_X26Y57.CE      net (fanout=2)        1.158   XLXI_1/XLXI_1/ce_cuenta
    SLICE_X26Y57.CLK     Tceck                 0.291   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.958ns logic, 1.352ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_3 (SLICE_X26Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_2 to XLXI_1/XLXI_1/XLXI_2/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.CQ      Tcko                  0.234   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    SLICE_X26Y57.DX      net (fanout=2)        0.158   fila<3>
    SLICE_X26Y57.CLK     Tckdi       (-Th)    -0.041   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_12 (SLICE_X26Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_3 to XLXI_1/XLXI_1/XLXI_2/XLXI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.DQ      Tcko                  0.234   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    SLICE_X26Y56.AX      net (fanout=2)        0.222   fila<4>
    SLICE_X26Y56.CLK     Tckdi       (-Th)    -0.041   fila<1>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_12
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.275ns logic, 0.222ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (SLICE_X20Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a to XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.200   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    SLICE_X20Y46.B5      net (fanout=2)        0.076   XLXI_1/XLXI_1/cuenta<1>
    SLICE_X20Y46.CLK     Tah         (-Th)    -0.234   XLXI_1/XLXI_1/cuenta<2>
                                                       XLXI_1/XLXI_1/cuenta<1>_rt
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000006
                                                       XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 499998.270ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_314/I0
  Logical resource: XLXI_314/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<13>
--------------------------------------------------------------------------------
Slack: 499999.570ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/XLXI_1/cuenta<2>/CLK
  Logical resource: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b/CK
  Location pin: SLICE_X20Y46.CLK
  Clock network: ck_300Hz
--------------------------------------------------------------------------------
Slack: 499999.570ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/XLXI_1/cuenta<2>/CLK
  Logical resource: XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a/CK
  Location pin: SLICE_X20Y46.CLK
  Clock network: ck_300Hz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.770ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000025 (SLICE_X16Y31.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.155 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X16Y28.A5      net (fanout=1)        0.337   XLXI_309/q<0>
    SLICE_X16Y28.COUT    Topcya                0.395   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X16Y31.CLK     Tcinck                0.329   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (1.284ns logic, 0.346ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X16Y29.A5      net (fanout=1)        0.337   XLXI_309/q<4>
    SLICE_X16Y29.COUT    Topcya                0.395   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X16Y31.CLK     Tcinck                0.329   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (1.208ns logic, 0.343ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.155 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X16Y28.D5      net (fanout=1)        0.372   XLXI_309/q<3>
    SLICE_X16Y28.COUT    Topcyd                0.260   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X16Y31.CLK     Tcinck                0.329   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (1.149ns logic, 0.381ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000028 (SLICE_X16Y30.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000028 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000028
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X16Y28.A5      net (fanout=1)        0.337   XLXI_309/q<0>
    SLICE_X16Y28.COUT    Topcya                0.395   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000028
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (1.220ns logic, 0.343ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000028 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000028
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X16Y29.A5      net (fanout=1)        0.337   XLXI_309/q<4>
    SLICE_X16Y29.COUT    Topcya                0.395   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000028
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000028 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000028
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X16Y28.D5      net (fanout=1)        0.372   XLXI_309/q<3>
    SLICE_X16Y28.COUT    Topcyd                0.260   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000028
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (1.085ns logic, 0.378ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000027 (SLICE_X16Y30.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X16Y28.A5      net (fanout=1)        0.337   XLXI_309/q<0>
    SLICE_X16Y28.COUT    Topcya                0.395   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (1.220ns logic, 0.343ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X16Y29.A5      net (fanout=1)        0.337   XLXI_309/q<4>
    SLICE_X16Y29.COUT    Topcya                0.395   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.408   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X16Y28.D5      net (fanout=1)        0.372   XLXI_309/q<3>
    SLICE_X16Y28.COUT    Topcyd                0.260   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X16Y29.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X16Y30.CLK     Tcinck                0.341   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (1.085ns logic, 0.378ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000031 (SLICE_X16Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000031 (FF)
  Destination:          XLXI_309/blk00000001/blk00000031 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000031 to XLXI_309/blk00000001/blk00000031
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.200   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000031
    SLICE_X16Y28.B5      net (fanout=1)        0.070   XLXI_309/q<1>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.234   XLXI_309/q<3>
                                                       XLXI_309/q<1>_rt
                                                       XLXI_309/blk00000001/blk0000001b
                                                       XLXI_309/blk00000001/blk00000031
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk0000002d (SLICE_X16Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk0000002d (FF)
  Destination:          XLXI_309/blk00000001/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk0000002d to XLXI_309/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.BQ      Tcko                  0.200   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002d
    SLICE_X16Y29.B5      net (fanout=1)        0.070   XLXI_309/q<5>
    SLICE_X16Y29.CLK     Tah         (-Th)    -0.234   cuenta_dcm<7>
                                                       XLXI_309/q<5>_rt
                                                       XLXI_309/blk00000001/blk00000013
                                                       XLXI_309/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000029 (SLICE_X16Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000029 (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000029 to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.BQ      Tcko                  0.200   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk00000029
    SLICE_X16Y30.B5      net (fanout=1)        0.070   XLXI_309/q<9>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.234   XLXI_309/q<11>
                                                       XLXI_309/q<9>_rt
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout2_buf/I0
  Logical resource: XLXI_306/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000032/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000031/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121713 paths analyzed, 5094 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.008ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAMB16_X1Y0.ADDRA2), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.468 - 0.467)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.CMUX    Tshcko                0.455   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE
    SLICE_X26Y28.B2      net (fanout=32)       1.577   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<1>
    SLICE_X26Y28.COUT    Topcyb                0.380   mcs_0/U0/iomodule_0/lmb_abus_Q<5>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X26Y29.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X26Y29.AMUX    Tcina                 0.202   mcs_0/U0/iomodule_0/lmb_abus_Q<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y35.D5      net (fanout=18)       1.118   mcs_0/U0/dlmb_M_ABus<28>
    SLICE_X30Y35.DMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y0.ADDRA2   net (fanout=17)       3.478   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (1.648ns logic, 6.176ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.468 - 0.486)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X37Y33.A6      net (fanout=21)       1.019   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X37Y33.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X36Y31.A6      net (fanout=2)        0.333   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X36Y31.BMUX    Topab                 0.432   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X30Y35.D2      net (fanout=1)        1.216   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum
    SLICE_X30Y35.DMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y0.ADDRA2   net (fanout=17)       3.478   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (1.693ns logic, 6.046ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.468 - 0.486)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X37Y33.A6      net (fanout=21)       1.019   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X37Y33.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X36Y31.AX      net (fanout=2)        0.440   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X36Y31.BMUX    Taxb                  0.250   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X30Y35.D2      net (fanout=1)        1.216   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum
    SLICE_X30Y35.DMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y0.ADDRA2   net (fanout=17)       3.478   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.511ns logic, 6.153ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF (SLICE_X27Y27.CX), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X30Y24.D3      net (fanout=39)       2.012   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<2>
    SLICE_X30Y24.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B3      net (fanout=19)       1.178   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X25Y26.B2      net (fanout=32)       1.638   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X25Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<23>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6/LUT6
    SLICE_X27Y27.CX      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (1.490ns logic, 6.234ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X26Y44.A3      net (fanout=39)       2.105   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<2>
    SLICE_X26Y44.A       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B6      net (fanout=20)       1.036   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<1>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X25Y26.B2      net (fanout=32)       1.638   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X25Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<23>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6/LUT6
    SLICE_X27Y27.CX      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (1.490ns logic, 6.185ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.DQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X30Y24.D4      net (fanout=41)       1.861   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
    SLICE_X30Y24.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B3      net (fanout=19)       1.178   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X25Y26.B2      net (fanout=32)       1.638   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X25Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic<23>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6/LUT6
    SLICE_X27Y27.CX      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.573ns (1.490ns logic, 6.083ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF (SLICE_X27Y27.DX), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X30Y24.D3      net (fanout=39)       2.012   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<2>
    SLICE_X30Y24.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B3      net (fanout=19)       1.178   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X27Y26.B5      net (fanout=32)       1.160   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X27Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X27Y27.DX      net (fanout=1)        0.988   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (1.490ns logic, 6.182ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X26Y44.A3      net (fanout=39)       2.105   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<2>
    SLICE_X26Y44.A       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B6      net (fanout=20)       1.036   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<1>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X27Y26.B5      net (fanout=32)       1.160   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X27Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X27Y27.DX      net (fanout=1)        0.988   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.490ns logic, 6.133ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.440 - 0.499)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.DQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X30Y24.D4      net (fanout=41)       1.861   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
    SLICE_X30Y24.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y33.B3      net (fanout=19)       1.178   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr<0>
    SLICE_X29Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift<29>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1
    SLICE_X31Y33.B2      net (fanout=1)        0.844   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1
    SLICE_X31Y33.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4
    SLICE_X27Y26.B5      net (fanout=32)       1.160   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1
    SLICE_X27Y26.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6
    SLICE_X27Y27.DX      net (fanout=1)        0.988   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I
    SLICE_X27Y27.CLK     Tdick                 0.063   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<24>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (1.490ns logic, 6.031ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X26Y5.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.035 - 0.031)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.AQ       Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X26Y5.CE       net (fanout=1)        0.113   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X26Y5.CLK      Tckce       (-Th)     0.104   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.130ns logic, 0.113ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X30Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X30Y7.CE       net (fanout=1)        0.113   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X30Y7.CLK      Tckce       (-Th)     0.104   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.130ns logic, 0.113ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4 (SLICE_X23Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/LMB_Rst (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/LMB_Rst to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.198   mcs_0/U0/LMB_Rst
                                                       mcs_0/U0/LMB_Rst
    SLICE_X23Y19.SR      net (fanout=31)       0.230   mcs_0/U0/LMB_Rst
    SLICE_X23Y19.CLK     Tcksr       (-Th)     0.131   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.067ns logic, 0.230ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: ck_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      8.008ns|            0|            0|            0|       121818|
| TS_XLXI_306_clkfx             |    200.000ns|      2.770ns|          N/A|            0|            0|          105|            0|
| TS_XLXI_306_clk2x             |     10.000ns|      8.008ns|          N/A|            0|            0|       121713|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    8.008|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121840 paths, 0 nets, and 7046 connections

Design statistics:
   Minimum period:   8.008ns{1}   (Maximum frequency: 124.875MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 31 13:19:59 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4607 MB



