CMD:./cmake-build-debug/cbp sample_traces/int/int_32_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
EOF
Table[0]
	 occupation: 968 / 1024
	 total predictions: 2470212
Table[1]
	 occupation: 7954 / 8192
	 total predictions: 3111048
Table[2]
	 occupation: 16347 / 16384
	 total predictions: 890631
Table[3]
	 occupation: 16379 / 16384
	 total predictions: 244936
Table[4]
	 occupation: 16370 / 16384
	 total predictions: 25310
Table[5]
	 occupation: 12182 / 16384
	 total predictions: 6642
Table[6]
	 occupation: 4081 / 8192
	 total predictions: 7928
Table[7]
	 occupation: 1802 / 2048
	 total predictions: 6533
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 23777737
Number of loads that miss in SQ: 21943363 (92.29%)
Number of PFs issued to the memory system 5620773
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 112478986
	misses     = 321
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 31229540
	misses     = 837735
	miss ratio = 2.68%
	pf accesses   = 5620773
	pf misses     = 54350
	pf miss ratio = 0.97%
L2$:
	accesses   = 838056
	misses     = 507234
	miss ratio = 60.53%
	pf accesses   = 54350
	pf misses     = 8415
	pf miss ratio = 15.48%
L3$:
	accesses   = 507234
	misses     = 242423
	miss ratio = 47.79%
	pf accesses   = 8415
	pf misses     = 1443
	pf miss ratio = 17.15%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :23777737
Num Prefetches generated :5628064
Num Prefetches issued :5966952
Num Prefetches filtered by PF queue :16830
Num untimely prefetches dropped from PF queue :7291
Num prefetches not issued LDST contention :346179
Num prefetches not issued stride 0 :8409602
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 110000052
cycles       = 112570172
CycWP        = 102283207
IPC          = 0.9772

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         12636052    2022272  16.0040%  18.3843
JumpDirect           925785          0   0.0000%   0.0000
JumpIndirect         379166          0   0.0000%   0.0000
JumpReturn            95339          0   0.0000%   0.0000
Not control        98442644          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      8664828   1.1541    1149333     178641   0.1326       0.0206  15.5430%  17.8640    7750616    43.3865   775.0576
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     22098706   1.1313    2869319     454777   0.1298       0.0206  15.8496%  18.1910   19787375    43.5101   791.4934
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    55000052     50584072   1.0873    6322521    1008977   0.1250       0.0199  15.9585%  18.3450   45474296    45.0697   826.8046
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   110000052    112570172   0.9772   12636052    2022272   0.1123       0.0180  16.0040%  18.3843  102283207    50.5784   929.8469
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 110000052 instrs 

ExecTime = 4371.1065130233765
