/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervm3ublj
+ date
Tue Sep 30 20:29:55 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1759264195
+ CACTUS_STARTTIME=1759264195
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Sep 30 2025 (20:04:50)
Run date:          Sep 30 2025 (20:29:55+0000)
Run host:          runnervm3ublj (pid=140835)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: runnervm3ublj
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16378460KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=306bb072-ffd1-764f-afe7-0cd3e2cb8bdd, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervm3ublj, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16378460KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#0, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#0, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#0, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2-3} P#{2-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00143793 sec
      iterations=10000000... time=0.0134389 sec
      iterations=100000000... time=0.134637 sec
      iterations=800000000... time=1.07213 sec
      iterations=800000000... time=0.993884 sec
      result: 20.4476 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00259541 sec
      iterations=10000000... time=0.0258887 sec
      iterations=100000000... time=0.258836 sec
      iterations=400000000... time=1.03562 sec
      result: 12.3598 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00149336 sec
      iterations=10000000... time=0.0145752 sec
      iterations=100000000... time=0.145618 sec
      iterations=800000000... time=1.16502 sec
      result: 10.987 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000153449 sec
      iterations=10000... time=0.00145958 sec
      iterations=100000... time=0.0144249 sec
      iterations=1000000... time=0.144415 sec
      iterations=8000000... time=1.15437 sec
      result: 1.44296 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000436573 sec
      iterations=10000... time=0.00419431 sec
      iterations=100000... time=0.0418203 sec
      iterations=1000000... time=0.418145 sec
      iterations=3000000... time=1.25805 sec
      result: 4.19352 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1... time=8.23999e-07 sec
      iterations=10... time=4.838e-06 sec
      iterations=100... time=4.2961e-05 sec
      iterations=1000... time=0.000398634 sec
      iterations=10000... time=0.0039044 sec
      iterations=100000... time=0.0389589 sec
      iterations=1000000... time=0.390936 sec
      iterations=3000000... time=1.1671 sec
      result: 94.7583 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1... time=1.8472e-05 sec
      iterations=10... time=0.000169519 sec
      iterations=100... time=0.0015786 sec
      iterations=1000... time=0.0160235 sec
      iterations=10000... time=0.156173 sec
      iterations=70000... time=1.09366 sec
      result: 62.9196 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.337e-06 sec
      iterations=10000... time=2.6807e-05 sec
      iterations=100000... time=0.000245448 sec
      iterations=1000000... time=0.00231674 sec
      iterations=10000000... time=0.0231595 sec
      iterations=100000000... time=0.231523 sec
      iterations=500000000... time=1.15646 sec
      result: 0.289114 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.561e-05 sec
      iterations=10000... time=0.000118379 sec
      iterations=100000... time=0.00128878 sec
      iterations=1000000... time=0.0126382 sec
      iterations=10000000... time=0.12699 sec
      iterations=90000000... time=1.14585 sec
      result: 1.59146 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1... time=4.4e-07 sec
      iterations=10... time=1.2942e-05 sec
      iterations=100... time=4.0929e-05 sec
      iterations=1000... time=0.000186057 sec
      iterations=10000... time=0.00180277 sec
      iterations=100000... time=0.0179018 sec
      iterations=1000000... time=0.178998 sec
      iterations=6000000... time=1.0739 sec
      result: 205.962 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1... time=3.5114e-05 sec
      iterations=10... time=0.000174181 sec
      iterations=100... time=0.00149185 sec
      iterations=1000... time=0.0148599 sec
      iterations=10000... time=0.148449 sec
      iterations=70000... time=1.03883 sec
      result: 66.2404 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.4608e-05 sec
      iterations=10... time=0.000135986 sec
      iterations=100... time=0.00135961 sec
      iterations=1000... time=0.0136531 sec
      iterations=10000... time=0.138776 sec
      iterations=80000... time=1.09691 sec
      result: 0.160232 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000123743 sec
      iterations=10... time=0.00136677 sec
      iterations=100... time=0.0135852 sec
      iterations=1000... time=0.134903 sec
      iterations=8000... time=1.07813 sec
      result: 0.440164 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0468729 sec
      iterations=10... time=0.472303 sec
      iterations=20... time=0.94589 sec
      iterations=40... time=1.8974 sec
      result: 0.049597 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135296 sec
      iterations=10000000... time=0.0134511 sec
      iterations=100000000... time=0.134221 sec
      iterations=800000000... time=1.0741 sec
      iterations=800000000... time=0.995607 sec
      result: 20.3835 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00262679 sec
      iterations=10000000... time=0.0259164 sec
      iterations=100000000... time=0.259139 sec
      iterations=400000000... time=1.03644 sec
      result: 12.35 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00147267 sec
      iterations=10000000... time=0.0145976 sec
      iterations=100000000... time=0.146089 sec
      iterations=800000000... time=1.16713 sec
      result: 10.9671 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000148649 sec
      iterations=10000... time=0.00146457 sec
      iterations=100000... time=0.0144399 sec
      iterations=1000000... time=0.1443 sec
      iterations=8000000... time=1.15608 sec
      result: 1.44509 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000444162 sec
      iterations=10000... time=0.00418723 sec
      iterations=100000... time=0.0416473 sec
      iterations=1000000... time=0.416904 sec
      iterations=3000000... time=1.2503 sec
      result: 4.16767 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- too many MPI processes]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1... time=6.515e-07 sec
      iterations=10... time=4.577e-06 sec
      iterations=100... time=4.64685e-05 sec
      iterations=1000... time=0.00041595 sec
      iterations=10000... time=0.00397052 sec
      iterations=100000... time=0.0389221 sec
      iterations=1000000... time=0.389135 sec
      iterations=3000000... time=1.16863 sec
      result: 94.6339 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1... time=1.8417e-05 sec
      iterations=10... time=0.000181076 sec
      iterations=100... time=0.00157286 sec
      iterations=1000... time=0.0156621 sec
      iterations=10000... time=0.156387 sec
      iterations=70000... time=1.09607 sec
      result: 62.7812 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- too many MPI processes]
    Write latency of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.2295e-06 sec
      iterations=10000... time=2.71095e-05 sec
      iterations=100000... time=0.000237793 sec
      iterations=1000000... time=0.00232383 sec
      iterations=10000000... time=0.0230832 sec
      iterations=100000000... time=0.230959 sec
      iterations=500000000... time=1.15542 sec
      result: 0.288854 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.9295e-05 sec
      iterations=10000... time=0.000127876 sec
      iterations=100000... time=0.00125194 sec
      iterations=1000000... time=0.0128061 sec
      iterations=10000000... time=0.127673 sec
      iterations=90000000... time=1.14722 sec
      result: 1.59336 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- too many MPI processes]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1... time=5.88e-07 sec
      iterations=10... time=5.1995e-06 sec
      iterations=100... time=3.36625e-05 sec
      iterations=1000... time=0.000184426 sec
      iterations=10000... time=0.00176291 sec
      iterations=100000... time=0.0174717 sec
      iterations=1000000... time=0.174857 sec
      iterations=6000000... time=1.04946 sec
      result: 210.76 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1... time=3.0339e-05 sec
      iterations=10... time=0.000164101 sec
      iterations=100... time=0.00150692 sec
      iterations=1000... time=0.0149921 sec
      iterations=10000... time=0.149277 sec
      iterations=70000... time=1.0453 sec
      result: 65.8306 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L2 cache (for 2 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L3 cache (for 4 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 796 nsec
    MPI bandwidth: 7.42107 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 30 20:30:33 UTC 2025
+ echo Done.
Done.
  Elapsed time: 38.5 s
