Active-HDL 10.1.3088.5434  2019-03-28 2:53:07

Elaboration top modules:
Architecture                  BEH(Main)


-----------------------------------------------------------------------------------------------
Entity     | Architecture | Library | Info | Compiler Version            | Compilation Options
-----------------------------------------------------------------------------------------------
Main       | BEH          | gen     |      | 10.1.3088.5434  (Windows64) | -O3
LFSR       | beh          | gen     |      | 10.1.3088.5434  (Windows64) | -O3
RLA        | beh          | gen     |      | 10.1.3088.5434  (Windows64) | -O3
P          | beh          | gen     |      | 10.1.3088.5434  (Windows64) | -O3
Corelation | beh          | gen     |      | 10.1.3088.5434  (Windows64) | -O3
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version            | Compilation Options
-----------------------------------------------------------------------------------------------
standard                  | std     |      |                             | <unavailable>
TEXTIO                    | std     |      | 10.1.3088.5434  (Windows64) |  -2008
std_logic_1164            | ieee    |      | 10.1.3088.5434  (Windows64) |  -2008
std_logic_arith           | ieee    |      | 10.1.3088.5434  (Windows64) | <unavailable>
MATH_REAL                 | ieee    |      | 10.1.3088.5434  (Windows64) | <unavailable>
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                   | Comment
-----------------------------------------------------------------------------------------------
gen                       | None
ieee                      | Standard IEEE packages library
std                       | Standard VHDL library
-----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+Main Main BEH

