Running: D:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Juanma/arquitectura/tp2/test_isim_beh.exe -prj C:/Users/Juanma/arquitectura/tp2/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/baud_gen.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/uart.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/interfaz.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/alu.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/top_module.v" into library work
Analyzing Verilog file "C:/Users/Juanma/arquitectura/tp2/test.v" into library work
Analyzing Verilog file "D:/Programas/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "C:/Users/Juanma/arquitectura/tp2/uart.v" Line 64: Instantiating <flag_buf_rx_unit> from unknown module <flag_buf>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
