

================================================================
== Vivado HLS Report for 'bitrp'
================================================================
* Date:           Tue Dec  2 14:36:10 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.78|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12289|  14337|  12289|  14337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  12288|  14336|  12 ~ 14 |          -|          -|  1024|    no    |
        | + Loop 1.1  |     10|     10|         1|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     73|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    163|
|Register         |        -|      -|     208|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     208|    236|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_138_p2        |     +    |      0|  0|  11|          11|           1|
    |j_2_fu_150_p2        |     +    |      0|  0|   4|           4|           1|
    |exitcond2_fu_144_p2  |   icmp   |      0|  0|   4|           4|           4|
    |exitcond_fu_132_p2   |   icmp   |      0|  0|  14|          11|          12|
    |tmp_fu_186_p2        |   icmp   |      0|  0|  40|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  73|          62|          50|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a_3_reg_82        |  11|          2|   11|         22|
    |a_reg_96          |  32|          2|   32|         64|
    |b_reg_116         |  32|          2|   32|         64|
    |j_reg_105         |   4|          2|    4|          8|
    |ximag_V_address0  |  10|          3|   10|         30|
    |ximag_V_d0        |  32|          2|   32|         64|
    |xreal_V_address0  |  10|          3|   10|         30|
    |xreal_V_d0        |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 163|         18|  163|        346|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+-----+-----------+
    |          Name          | FF | Bits| Const Bits|
    +------------------------+----+-----+-----------+
    |a_3_cast_reg_203        |  11|   32|         21|
    |a_3_reg_82              |  11|   11|          0|
    |a_reg_96                |  32|   32|          0|
    |ap_CS_fsm               |   3|    3|          0|
    |b_reg_116               |  32|   32|          0|
    |i_1_reg_212             |  11|   11|          0|
    |j_reg_105               |   4|    4|          0|
    |t_V_62_reg_266          |  32|   32|          0|
    |t_V_reg_261             |  32|   32|          0|
    |ximag_V_addr_4_reg_256  |  10|   10|          0|
    |ximag_V_addr_reg_250    |  10|   10|          0|
    |xreal_V_addr_4_reg_245  |  10|   10|          0|
    |xreal_V_addr_reg_239    |  10|   10|          0|
    +------------------------+----+-----+-----------+
    |Total                   | 208|  229|         21|
    +------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+-----------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol | Source Object|    C Type    |
+------------------+-----+-----+-----------+--------------+--------------+
|ap_clk            |  in |    1|          -|     bitrp    | return value |
|ap_rst            |  in |    1|          -|     bitrp    | return value |
|ap_start          |  in |    1|          -|     bitrp    | return value |
|ap_done           | out |    1|          -|     bitrp    | return value |
|ap_idle           | out |    1|          -|     bitrp    | return value |
|ap_ready          | out |    1|          -|     bitrp    | return value |
|xreal_V_address0  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_we0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_d0        | out |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_q0        |  in |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_address1  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce1       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_q1        |  in |   32| ap_memory |    xreal_V   |     array    |
|ximag_V_address0  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_we0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_d0        | out |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_q0        |  in |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_address1  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce1       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_q1        |  in |   32| ap_memory |    ximag_V   |     array    |
+------------------+-----+-----+-----------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	3  / (!exitcond2)
	2  / (exitcond2 & !tmp)
	4  / (exitcond2 & tmp)
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_6 [1/1] 1.39ns
entry:0  br label %bb9


 <State 2>: 3.68ns
ST_2: a_3 [1/1] 0.00ns
bb9:0  %a_3 = phi i11 [ 0, %entry ], [ %i_1, %bb7 ], [ %i_1, %bb6 ] ; <i11> [#uses=4]

ST_2: a_3_cast [1/1] 0.00ns
bb9:1  %a_3_cast = zext i11 %a_3 to i32                ; <i32> [#uses=2]

ST_2: empty_153 [1/1] 0.00ns
bb9:2  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond [1/1] 2.11ns
bb9:3  %exitcond = icmp eq i11 %a_3, -1024             ; <i1> [#uses=1]

ST_2: i_1 [1/1] 1.84ns
bb9:4  %i_1 = add i11 %a_3, 1                          ; <i11> [#uses=2]

ST_2: stg_12 [1/1] 1.57ns
bb9:5  br i1 %exitcond, label %return, label %bb5

ST_2: stg_13 [1/1] 0.00ns
return:0  ret void


 <State 3>: 2.52ns
ST_3: a [1/1] 0.00ns
bb5:0  %a = phi i32 [ %a_1, %bb4 ], [ %a_3_cast, %bb9 ] ; <i32> [#uses=2]

ST_3: j [1/1] 0.00ns
bb5:1  %j = phi i4 [ %j_2, %bb4 ], [ 0, %bb9 ]         ; <i4> [#uses=2]

ST_3: b [1/1] 0.00ns
bb5:2  %b = phi i32 [ %b_1, %bb4 ], [ 0, %bb9 ]        ; <i32> [#uses=3]

ST_3: empty [1/1] 0.00ns
bb5:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind ; <i32> [#uses=0]

ST_3: exitcond2 [1/1] 1.88ns
bb5:4  %exitcond2 = icmp eq i4 %j, -6                  ; <i1> [#uses=1]

ST_3: j_2 [1/1] 0.80ns
bb5:5  %j_2 = add i4 %j, 1                             ; <i4> [#uses=1]

ST_3: stg_20 [1/1] 0.00ns
bb5:6  br i1 %exitcond2, label %bb6, label %bb4

ST_3: tmp_107 [1/1] 0.00ns
bb4:0  %tmp_107 = trunc i32 %b to i31                  ; <i31> [#uses=1]

ST_3: tmp_108 [1/1] 0.00ns
bb4:1  %tmp_108 = trunc i32 %a to i1                   ; <i1> [#uses=1]

ST_3: b_1 [1/1] 0.00ns
bb4:2  %b_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_107, i1 %tmp_108) ; <i32> [#uses=1]

ST_3: tmp_s [1/1] 0.00ns
bb4:3  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %a, i32 1, i32 31) ; <i31> [#uses=1]

ST_3: a_1 [1/1] 0.00ns
bb4:4  %a_1 = sext i31 %tmp_s to i32                   ; <i32> [#uses=1]

ST_3: stg_26 [1/1] 0.00ns
bb4:5  br label %bb5

ST_3: tmp [1/1] 2.52ns
bb6:0  %tmp = icmp sgt i32 %b, %a_3_cast               ; <i1> [#uses=1]

ST_3: stg_28 [1/1] 0.00ns
bb6:1  br i1 %tmp, label %bb7, label %bb9

ST_3: tmp_24 [1/1] 0.00ns
bb7:0  %tmp_24 = zext i32 %b to i64                    ; <i64> [#uses=2]

ST_3: xreal_V_addr [1/1] 0.00ns
bb7:1  %xreal_V_addr = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

ST_3: tmp_25 [1/1] 0.00ns
bb7:2  %tmp_25 = zext i11 %a_3 to i64                  ; <i64> [#uses=2]

ST_3: xreal_V_addr_4 [1/1] 0.00ns
bb7:3  %xreal_V_addr_4 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

ST_3: t_V [2/2] 2.39ns
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

ST_3: xreal_V_load_4 [2/2] 2.39ns
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

ST_3: ximag_V_addr [1/1] 0.00ns
bb7:8  %ximag_V_addr = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

ST_3: ximag_V_addr_4 [1/1] 0.00ns
bb7:9  %ximag_V_addr_4 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

ST_3: t_V_62 [2/2] 2.39ns
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

ST_3: ximag_V_load_4 [2/2] 2.39ns
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]


 <State 4>: 4.78ns
ST_4: t_V [1/2] 2.39ns
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

ST_4: xreal_V_load_4 [1/2] 2.39ns
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

ST_4: stg_41 [1/1] 2.39ns
bb7:6  store i32 %xreal_V_load_4, i32* %xreal_V_addr_4

ST_4: t_V_62 [1/2] 2.39ns
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

ST_4: ximag_V_load_4 [1/2] 2.39ns
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]

ST_4: stg_44 [1/1] 2.39ns
bb7:12  store i32 %ximag_V_load_4, i32* %ximag_V_addr_4


 <State 5>: 2.39ns
ST_5: stg_45 [1/1] 2.39ns
bb7:7  store i32 %t_V, i32* %xreal_V_addr

ST_5: stg_46 [1/1] 2.39ns
bb7:13  store i32 %t_V_62, i32* %ximag_V_addr

ST_5: stg_47 [1/1] 0.00ns
bb7:14  br label %bb9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ xreal_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x1d6b4e40; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ ximag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x1a325c30; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6          (br               ) [ 011111]
a_3            (phi              ) [ 001100]
a_3_cast       (zext             ) [ 001111]
empty_153      (speclooptripcount) [ 000000]
exitcond       (icmp             ) [ 001111]
i_1            (add              ) [ 011111]
stg_12         (br               ) [ 001111]
stg_13         (ret              ) [ 000000]
a              (phi              ) [ 000100]
j              (phi              ) [ 000100]
b              (phi              ) [ 000100]
empty          (speclooptripcount) [ 000000]
exitcond2      (icmp             ) [ 001111]
j_2            (add              ) [ 001111]
stg_20         (br               ) [ 000000]
tmp_107        (trunc            ) [ 000000]
tmp_108        (trunc            ) [ 000000]
b_1            (bitconcatenate   ) [ 001111]
tmp_s          (partselect       ) [ 000000]
a_1            (sext             ) [ 001111]
stg_26         (br               ) [ 001111]
tmp            (icmp             ) [ 001111]
stg_28         (br               ) [ 011111]
tmp_24         (zext             ) [ 000000]
xreal_V_addr   (getelementptr    ) [ 000011]
tmp_25         (zext             ) [ 000000]
xreal_V_addr_4 (getelementptr    ) [ 000010]
ximag_V_addr   (getelementptr    ) [ 000011]
ximag_V_addr_4 (getelementptr    ) [ 000010]
t_V            (load             ) [ 000001]
xreal_V_load_4 (load             ) [ 000000]
stg_41         (store            ) [ 000000]
t_V_62         (load             ) [ 000001]
ximag_V_load_4 (load             ) [ 000000]
stg_44         (store            ) [ 000000]
stg_45         (store            ) [ 000000]
stg_46         (store            ) [ 000000]
stg_47         (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xreal_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xreal_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ximag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ximag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="xreal_V_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xreal_V_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="xreal_V_addr_4_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="11" slack="0"/>
<pin id="45" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xreal_V_addr_4/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="3" bw="10" slack="0"/>
<pin id="54" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
<pin id="55" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t_V/3 xreal_V_load_4/3 stg_41/4 stg_45/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="ximag_V_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ximag_V_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ximag_V_addr_4_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ximag_V_addr_4/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="10" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
<pin id="78" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t_V_62/3 ximag_V_load_4/3 stg_44/4 stg_46/5 "/>
</bind>
</comp>

<comp id="82" class="1005" name="a_3_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="1"/>
<pin id="84" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_3 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_3_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="11" slack="0"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="a_3/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="a_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="a_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="31" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="11" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="j_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="j_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="b_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_3_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="a_3_cast/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_107_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_108_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="a_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_24_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_25_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="a_3_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3_cast "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="j_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="b_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="a_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="xreal_V_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="1"/>
<pin id="241" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xreal_V_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="xreal_V_addr_4_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xreal_V_addr_4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="ximag_V_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ximag_V_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="ximag_V_addr_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ximag_V_addr_4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="t_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="t_V_62_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="52"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="34" pin="3"/><net_sink comp="48" pin=3"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="57" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="80"><net_src comp="48" pin="5"/><net_sink comp="48" pin=1"/></net>

<net id="81"><net_src comp="71" pin="5"/><net_sink comp="71" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="86" pin="6"/><net_sink comp="82" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="86" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="86" pin="6"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="86" pin="6"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="109" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="109" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="120" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="99" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="99" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="120" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="120" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="200"><net_src comp="82" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="206"><net_src comp="128" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="215"><net_src comp="138" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="224"><net_src comp="150" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="229"><net_src comp="164" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="234"><net_src comp="182" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="242"><net_src comp="34" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="48" pin=3"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="248"><net_src comp="41" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="253"><net_src comp="57" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="259"><net_src comp="64" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="264"><net_src comp="48" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="269"><net_src comp="71" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xreal_V | {}
	Port: ximag_V | {}
  - Chain level:
	State 1
	State 2
		a_3_cast : 1
		exitcond : 1
		i_1 : 1
		stg_12 : 2
	State 3
		exitcond2 : 1
		j_2 : 1
		stg_20 : 2
		tmp_107 : 1
		tmp_108 : 1
		b_1 : 2
		tmp_s : 1
		a_1 : 2
		tmp : 1
		stg_28 : 2
		tmp_24 : 1
		xreal_V_addr : 2
		xreal_V_addr_4 : 1
		t_V : 2
		xreal_V_load_4 : 3
		ximag_V_addr : 2
		ximag_V_addr_4 : 1
		t_V_62 : 2
		ximag_V_load_4 : 3
	State 4
		stg_41 : 1
		stg_44 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |  exitcond_fu_132 |    0    |    13   |
|   icmp   | exitcond2_fu_144 |    0    |    4    |
|          |    tmp_fu_186    |    0    |    40   |
|----------|------------------|---------|---------|
|    add   |    i_1_fu_138    |    0    |    11   |
|          |    j_2_fu_150    |    0    |    4    |
|----------|------------------|---------|---------|
|          |  a_3_cast_fu_128 |    0    |    0    |
|   zext   |   tmp_24_fu_191  |    0    |    0    |
|          |   tmp_25_fu_197  |    0    |    0    |
|----------|------------------|---------|---------|
|   trunc  |  tmp_107_fu_156  |    0    |    0    |
|          |  tmp_108_fu_160  |    0    |    0    |
|----------|------------------|---------|---------|
|bitconcatenate|    b_1_fu_164    |    0    |    0    |
|----------|------------------|---------|---------|
|partselect|   tmp_s_fu_172   |    0    |    0    |
|----------|------------------|---------|---------|
|   sext   |    a_1_fu_182    |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    72   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      a_1_reg_231     |   32   |
|   a_3_cast_reg_203   |   32   |
|      a_3_reg_82      |   11   |
|       a_reg_96       |   32   |
|      b_1_reg_226     |   32   |
|       b_reg_116      |   32   |
|      i_1_reg_212     |   11   |
|      j_2_reg_221     |    4   |
|       j_reg_105      |    4   |
|    t_V_62_reg_266    |   32   |
|      t_V_reg_261     |   32   |
|ximag_V_addr_4_reg_256|   10   |
| ximag_V_addr_reg_250 |   10   |
|xreal_V_addr_4_reg_245|   10   |
| xreal_V_addr_reg_239 |   10   |
+----------------------+--------+
|         Total        |   294  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_48 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_48 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_48 |  p3  |   2  |  10  |   20   ||    10   |
| grp_access_fu_71 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_71 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_71 |  p3  |   2  |  10  |   20   ||    10   |
|    a_3_reg_82    |  p0  |   2  |  11  |   22   ||    11   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   250  || 10.3655 ||   115   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   115  |
|  Register |    -   |   294  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   294  |   187  |
+-----------+--------+--------+--------+
