<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script type="text/javascript" src="https://file.bkxsj.com/skin/book/js/sk.js"></script><meta name="robots" content="index,follow"><title>The ASIC Handbook[PDF|Epub|txt|kindle电子书版本网盘下载]-灵感之桥</title><meta name="Keywords" content="The ASIC Handbook"/><meta name="description" content="The ASIC Handbookpdf下载文件大小为10MB,PDF页数为253页"/><meta http-equiv="X-UA-Compatible" content="IE=9; IE=8; IE=7; IE=EDGE;chrome=1"><link type="image/x-icon" rel="shortcut icon" href="https://www.shukui.net/skin/book/images/favicon.ico"><link type="text/css" rel="stylesheet" href="https://www.shukui.net/skin/book/css/style.css"><style>#main .d-main {margin-left: 0;width: 620px;}.down-btn {animation: myShake 2.5s linear .15s infinite}@keyframes myShake {0%, 66% {transform: translateZ(0)}67%, 73.6%, 83.6%, 93.6%, to {animation-timing-function: cubic-bezier(.215, .61, .355, 1);transform: translateZ(0)}80.3%, 81.4% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -4px, 0)}90.3% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -2px, 0)}97% {transform: translate3d(0, -.5px, 0)}}.copylink-btn {margin-right: 20px;}.copymd5-btn {margin-bottom: 25px;margin-left: 10px;}</style></head><body><div id="header"><div class="inner"><div class="logo"><a href="/"><img width="103" height="25" alt="灵感之桥"src="https://www.shukui.net/skin/book/images/logo.png"></a></div><div class="search"><form action="/so/search.php" target="_blank"><input type="text" autocomplete="off" id="bdcsMain" name="q" placeholder="书名 / 作者 / 出版社 / ISBN"class="inp-txt"><select class="inp-select" id="datasource" onchange="selectDatasource(this)"><option value="so">主库</option><option value="s">从库</option></select><input type="submit" value="搜索" class="inp-btn"></form></div></div></div><div id="main"><div class="d-main"><div class="tit"><h3>图书介绍</h3></div><h1 class="book-name">The ASIC HandbookPDF|Epub|txt|kindle电子书版本网盘下载</h1><div class="d-info"><div class="b-thumb"><img src="https://www.shukui.net/cover/20/31587427.jpg" alt="The ASIC Handbook"></div><div class="b-info"><ul><li>NigelHorspool，PeterGorman著 著</li><li>出版社： 北京：清华大学出版社</li><li>ISBN：7302060576</li><li>出版时间：2002</li><li>标注页数：232页</li><li>文件大小：10MB</li><li>文件页数：253页</li><li>主题词：</li></ul></div></div><div class="tit"><h3>PDF下载</h3></div><div></br><a style="color:red;" rel="external nofollow" href="https://www.kjlm.net/ebook/1413537.html"target="_blank"><b>点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用</a></b></br><a class="down-btn" rel="external nofollow" href="https://down.trackerbk.com/bt/04/31587427.torrent"target="_blank">种子下载</a>[BT下载速度快]温馨提示：（请使用BT下载软件FDM进行下载）<a rel="nofollow" href="https://www.freedownloadmanager.org/zh/" target="_blank">软件下载地址页</a><a class="down-btn" rel="external nofollow" href="https://down.p2spdb.com/04/31587427.rar" target="_blank">直链下载</a>[便捷但速度慢]&nbsp;&nbsp;<a style="color:red;" rel="external nofollow" href="https://pdfyl.ertongbook.com/32/31587427.pdf" target="_blank"><b>[在线试读本书]</b></a>&nbsp;&nbsp;<b> <a style="color:red;" rel="external nofollow" href="https://web.jyjl.org/index/recovery.html" target="_blank">[在线获取解压码]</a></b><div class="copymd5-btn"><a href="javascript:copyToClip('919f6df923a42454adf975c6fa29ca9d')">点击复制MD5值：919f6df923a42454adf975c6fa29ca9d</a></div></div><div class="tit"><h3>下载说明</h3></div><div style="margin:20px 10px"><h2>The ASIC HandbookPDF格式电子书版下载</h2>下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。<br><br><div class="copymd5-btn"><a href="javascript:copyToClip('magnet:?xt=urn:btih:RX6G6JQ2LJW7PBBEDNUSCQM7ICDMHIWK')">点击复制85GB完整离线版磁力链接到迅雷FDM等BT下载工具进行下载</a>&nbsp;&nbsp;<a rel="nofollow" target="_blank">详情点击-查看共享计划</a></div>建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！<br><br><b>（文件页数 要大于 标注页数，上中下等多册电子书除外）</b><br><br><p style="color:red;"> <b>注意：本站所有压缩包均有解压码：</b> <a rel="nofollow" target="_blank"><b>点击下载压缩包解压工具</b></a></p></div><div class="tit"><h3>图书目录</h3></div><div id="book-contents"><p>Chapter 1 Phases of an ASIC Project1</p><p>1.1 Introduction1</p><p>1.2 List of Phases1</p><p>1.3 Prestudy Phase3</p><p>1.4 Top-Level Design Phase5</p><p>1.5 Module Specification Phase8</p><p>1.5.1 Tasks for the Bulk of the Team9</p><p>1.5.2 Other Tasks10</p><p>1.6 Module Design11</p><p>1.6.1 Tasks for the Bulk of the Team12</p><p>1.6.2 Other Tasks13</p><p>Preface15</p><p>CONTENTS15</p><p>1.7 Subsystem Simulation15</p><p>1.7.1 Tasks for the Subsystem Simulation Team16</p><p>1.7.2 Project Leader Tasks17</p><p>1.8 System Simulation/Synthesis17</p><p>1.8.1 Tasks for the System Simulation Team18</p><p>Acknowledgments19</p><p>1.8.2 Tasks for the Synthesis Team21</p><p>1.8.3 Project Leader Tasks22</p><p>1.9 Layout and the Backend Phase23</p><p>1.10 Postlayout Simulation/Synthesis25</p><p>1.11 ASIC Sign-Off27</p><p>1.12 Preparation for Testing Silicon28</p><p>1.13 Testing of Silicon30</p><p>1.13.1 Project Leader Tasks32</p><p>1.14 Summary33</p><p>Chapter 2 Design Reuse and System-on-a-Chip Designs35</p><p>2.1 Introduction35</p><p>2.2 Reuse Documentation36</p><p>2.2.1 Functional Overview36</p><p>2.2.2 Interface Description36</p><p>2.2.3 Implementation Details37</p><p>2.2.4 Timing Diagrams37</p><p>2.2.5 Test Methodology37</p><p>2.2.6 Clocking Strategy37</p><p>2.2.10 Programmer's Reference Guide38</p><p>2.2.9 Module Validation Approach38</p><p>2.2.7 Source Code Control Strategy38</p><p>2.2.8 Synthesis/Layout Approach38</p><p>2.3 Tips and Guidelines for Reuse39</p><p>2.3.1 Company Standards39</p><p>2.3.2 Coding Style39</p><p>2.3.3 Generics and Constants40</p><p>2.3.4 Clock Domains,Synchronous Design,Registers and Latches41</p><p>2.3.5 Use of Standard Internal Buses42</p><p>2.3.6 CPU-Addressable Registers42</p><p>2.3.8 Verification,Testbenches and Debugging43</p><p>2.3.7 Technology Specifics43</p><p>2.3.9 VHDL versus Verilog44</p><p>2.3.10 Live Documentation44</p><p>2.3.11 Reviewing44</p><p>2.4 SoC and Third-Party IP Integration44</p><p>2.4.1 Developing In-House versus Sourcing Externally45</p><p>2.4.2 Where to Source IP46</p><p>2.4.3 Reducing the Risk with Parallel Third-Party IP Development47</p><p>2.4.4 Issues with Third-Party IP48</p><p>2.4.5 Processor and DSP Cores50</p><p>2.5 System-Level Design Languages51</p><p>2.6 Virtual Socket Interface Alliance51</p><p>2.7 Summary51</p><p>Chapter 3 A Quality Design Approach53</p><p>3.1 Introduction53</p><p>3.2.1 Specifications54</p><p>3.2.2 Hierarchy Diagram54</p><p>3.2 Project Design Documentation54</p><p>3.2.3 Design Route Document55</p><p>3.2.4 Module Documentation56</p><p>3.2.5 The Test Approach Document56</p><p>3.3 Reviews57</p><p>3.3.1 Review of the Architecture Specification/Register Specifications58</p><p>3.4 Module Design and Reviewing58</p><p>3.4.1 Module Specification58</p><p>3.4.2 Module Design Phase60</p><p>3.4.3 Module Coding Phase62</p><p>3.4.4 Module Simulation/Synthesis Phase63</p><p>3.6 Review Checklists64</p><p>3.6.1 Specification Review Checklist64</p><p>3.5 Quality System Simulations64</p><p>3.6.2 Design Documentation Review Checklist65</p><p>3.6.3 Coding Phase Review Checklist65</p><p>3.7 Summary66</p><p>4.1 Introduction69</p><p>4.2 General Coding Guidelines69</p><p>Chapter 4 Tips and Guidelines69</p><p>4.2.1 Simplicity70</p><p>4.2.2 User-Defined Types and Complex Data Types70</p><p>4.2.3 Naming Conventions71</p><p>4.2.4 Constants72</p><p>4.2.5 Use of Comments72</p><p>4.2.6 Indentation73</p><p>4.2.7 Ordering I/O Signals and Variable Declarations74</p><p>4.2.8 Consistent Logic Assertion Levels74</p><p>4.2.9 Use of Hierarchy and Design Partitioning75</p><p>4.2.10 Unused States in State Machines76</p><p>4.2.12 Modular Interfaces77</p><p>4.2.11 Glitch Sensitivity77</p><p>4.3 Coding for Synthesis78</p><p>4.3.1 Inferred Latches78</p><p>4.3.2 Sensitivity Lists79</p><p>4.3.3 Registering Module Outputs79</p><p>4.3.4 Reset Values on Registered Signals80</p><p>4.3.5 State Machine Coding Styles80</p><p>4.3.7 Resource Sharing81</p><p>4.3.6 Multiplexers and Priority81</p><p>4.3.8 Constructs That Will Not Synthesize83</p><p>4.4 Coding for Testability83</p><p>4.4.1 Coding for Functional Simulation/Functional Verification83</p><p>4.4.2 Scan-Test Issues86</p><p>4.5 Coding for Multiple Clock Domains87</p><p>4.5.1 Use of Multiple Clocks87</p><p>4.5.2 Crossing Clock Boundaries88</p><p>4.6 Summary92</p><p>5.1 Introduction93</p><p>Chapter 5 ASIC Simulation and Testbenches93</p><p>5.2 Quality Testbenches94</p><p>5.2.1 Generating Input Stimuli95</p><p>5.2.2 Running the Tests97</p><p>5.2.3 Comparing and Logging the Results99</p><p>5.3 Simulation Strategy101</p><p>5.3.1 Software Hierarchy102</p><p>5.3.2 The Software Driver Testbench102</p><p>5.3.3 C Model Cosimulation103</p><p>5.3.4 Co-Verification Tool104</p><p>5.3.5 Converting the C Code105</p><p>5.4 Extending the Simulation Strategy105</p><p>5.5 Reducing Top-Level Simulation Run Times106</p><p>5.5.1 Increasing Workstation Performance106</p><p>5.5.2 Changing Simulation Tools107</p><p>5.5.3 Analysis of Simulation Statement Executions107</p><p>5.5.4 Preloading RAMs107</p><p>5.5.5 Using Behavioral Models/Test Modes107</p><p>5.6.2 Source Code Debugging108</p><p>5.6.1 Saving Simulation Snapshots108</p><p>5.6 Speeding Up Debugging108</p><p>5.5.6 Running Tests in Batch Mode108</p><p>5.7 Different Types of Testing109</p><p>5.7.1 Module Testing109</p><p>5.7.2 Subsystem Testing110</p><p>5.7.3 Chip-Level Testing111</p><p>5.7.4 Gate-Level Testing111</p><p>5.7.6 Board-Level Testing112</p><p>5.8 Generation of ASIC Test Vectors112</p><p>5.7.5 Postlayout Testing112</p><p>5.9 Summary113</p><p>Chapter 6 Synthesis115</p><p>6.1 Introduction115</p><p>6.2 The General Principle116</p><p>6.3 Top-Down versus Bottom-Up Synthesis116</p><p>6.4 Physical Synthesis Tools117</p><p>6.5 Scripts versus GUIs118</p><p>6.6 Common Steps in Synthesis Scripts119</p><p>6.6.1 Sample Script Action Sequence119</p><p>6.6.2 Sample Scripts123</p><p>6.7 Directory Structures129</p><p>6.8 Special Cells129</p><p>6.8.1 Handling Memory Cells129</p><p>6.8.2 I/O Cells130</p><p>6.8.3 Other Special Cells130</p><p>6.9 Miscellaneous Synthesis Terms,Concepts and Issues130</p><p>6.9.1 Timing Paths131</p><p>6.9.3 Timing Margins/Time Budgeting132</p><p>6.9.2 Latches versus Flip-Flops132</p><p>6.9.4 Characterize and Compile133</p><p>6.9.5 Overconstraining Designs133</p><p>6.9.6 Grouping and Weighting134</p><p>6.9.7 Flattening134</p><p>6.9.8 dont_touch Attributes135</p><p>6.9.9 Black Boxing135</p><p>6.10 Managing Multiple Clock Domains135</p><p>6.11 Managing Late Changes to the Netlist136</p><p>6.10.3 Set False Paths Across Known Asynchronous Boundaries136</p><p>6.10.2 Identify Synchronizing Flip-Flops with Unique Names136</p><p>6.10.1 Isolate the Asynchronous Interfaces136</p><p>6.11.1 Complete Resynthesis137</p><p>6.11.2 Partial Resynthesis137</p><p>6.11.3 Editing the Gate-Level Netlist137</p><p>6.12 Summary138</p><p>Chapter 7 Quality Framework139</p><p>7.1 Introduction139</p><p>7.2 The Directory Structure139</p><p>7.2.1 engineer_work_area140</p><p>7.2.2 reference_files141</p><p>7.2.3 top_level_simulations141</p><p>7.2.4 release_area141</p><p>7.2.5 Source Control142</p><p>7.2.6 Synthesis Directory142</p><p>7.2.7 Templates142</p><p>7.3 Documentation Storage143</p><p>7.4 Freezing Documents and Controlled Updates143</p><p>7.5 Fault Report Database143</p><p>7.8 Company-Defined Procedures144</p><p>7.7 Makefiles/Simulation Scripts144</p><p>7.6 Source Code Control144</p><p>7.9 Summary145</p><p>Chapter 8 Planning and Tracking ASIC Projects147</p><p>8.1 Overview147</p><p>8.2 Basic Planning Concepts147</p><p>8.3 Process for Creating a Plan150</p><p>8.3.1 Definition of Deliverables151</p><p>8.3.2 Task Breakdown152</p><p>8.3.3 Assigning Dependencies153</p><p>8.3.4 Allocation of Resources154</p><p>8.3.5 Refining the Plan155</p><p>8.3.6 Reviewing the Plan156</p><p>8.4 Tracking157</p><p>8.4.1 Tracking Methods158</p><p>8.5 Summary159</p><p>Chapter 9 Reducing Project Risks161</p><p>9.1 Introduction161</p><p>9.2 Trade-Offs Between Functionality,Performance,Cost and Timescales162</p><p>9.3 Minimizing Development Risks163</p><p>9.3.2 ASIC Architecture164</p><p>9.3.1 Selecting the Team164</p><p>9.3.3 High-Level Architectural Modeling165</p><p>9.3.4 Interface Specifications165</p><p>9.3.5 Managing Changing Design Requirements166</p><p>9.3.6 Programmability166</p><p>9.3.7 Regular Design Reviews167</p><p>9.3.8 Early Trial Synthesis168</p><p>9.3.9 Early Trial Layouts168</p><p>9.4 Reducing the Risk of Design Bugs168</p><p>9.4.1 Simulation169</p><p>9.4.2 Emulation170</p><p>9.4.3 FPGAs170</p><p>9.4.4 Fast-Turnaround ASICs171</p><p>9.4.5 Early Sign-Off172</p><p>9.5 Risks in Meeting ASIC Vendor Criteria173</p><p>9.5.1 Power Consumption Issues173</p><p>9.5.2 Package/Pin-Out174</p><p>9.6 Summary174</p><p>10.2 Using the Vendor's Expertise177</p><p>Chapter 10 Dealing with the ASIC Vendor177</p><p>10.1 Introduction177</p><p>10.3 Vendor Selection178</p><p>10.3.1 RFQ Details179</p><p>10.3.2 Vendor Comparisons182</p><p>10.4 ASIC Vendor Services183</p><p>10.5 Effect of the Vendor on Timescales184</p><p>10.5.1 Layout184</p><p>10.5.3 Production Chips186</p><p>10.5.4 Liaison with the Vendor During the Project186</p><p>10.5.2 Provision of Engineering Samples186</p><p>10.6 Summary188</p><p>Chapter 11 Motivation and People Management189</p><p>11.1 Introduction189</p><p>11.2 Managing Engineers with Different Experience Levels189</p><p>11.3 Maslow's Hierarchy of Needs191</p><p>11.3.1 Physiological Needs and Safety Needs191</p><p>11.3.2 Social Contact191</p><p>11.3.3 Self-Esteem192</p><p>11.4.1 Different Personalities193</p><p>11.3.4 Self-Actualization193</p><p>11.4 Getting to Know the Team193</p><p>11.4.2 Interacting with the Impulsive Type194</p><p>11.4.3 Interacting with the Reflective Type195</p><p>11.5 Goal Setting195</p><p>11.6 Communicating Project Information196</p><p>11.6.1 Project Meetings196</p><p>11.6.3 Competitors'Products197</p><p>11.6.4 Highlighting the Importance of the Project to the Business197</p><p>11.6.2 Marketing Information197</p><p>11.6.5 Show Enthusiasm and Have Fun198</p><p>11.7 Training198</p><p>11.7.1 Technical Training198</p><p>11.7.2 Personal Training199</p><p>11.7.3 Product/Design-Specific Training199</p><p>11.8 Summary199</p><p>Chapter 12 The Team201</p><p>12.1 Introduction201</p><p>12.2.2 People-and Team-Management Skills202</p><p>12.2 The Project Leader/Project Manager202</p><p>12.2.1 Technical Skills202</p><p>12.3 The Wider Team203</p><p>12.4 Key Roles Within the Team204</p><p>12.4.1 System Architect204</p><p>12.4.2 Tools Expert205</p><p>12.4.3 Testbench Engineers205</p><p>12.4.4 Team Leaders206</p><p>12.5 Summary207</p><p>13.2 Running Meetings209</p><p>Chapter 13 Project Manager Skills209</p><p>13.1 Introduction209</p><p>13.3 Interviewing210</p><p>13.4 Time Management212</p><p>13.5 Summary213</p><p>Chapter 14 Design Tools215</p><p>14.1 Introduction215</p><p>14.3.2 High-Level Entry Tools216</p><p>14.3.1 Text Editors216</p><p>14.3 Input Tools216</p><p>14.2 Hierarchy Tools216</p><p>14.4 Code Analysis Tools217</p><p>14.5 Revision Management Tools217</p><p>14.6 Testbench and Validation Tools217</p><p>14.6.1 Testbench Tools218</p><p>14.6.2 Code Coverage218</p><p>14.6.3 Standard Simulators218</p><p>14.6.5 Hardware Accelerators219</p><p>14.6.4 Cycle-Based Simulators219</p><p>14.6.6 Emulation220</p><p>14.6.7 Cosimulation220</p><p>14.6.8 Formal Verification220</p><p>14.7 Synthesis Tools221</p><p>14.8 Static-Timing Analyzers222</p><p>14.9 Summary222</p><p>Bibliography223</p><p>About the Authors225</p><p>Index227</p><p></p></div></div><div class="d-rt"><h3>热门推荐</h3><ul><li><a href="/book/1960819.html">1960819.html</a></li><li><a href="/book/1801512.html">1801512.html</a></li><li><a href="/book/1182462.html">1182462.html</a></li><li><a href="/book/193223.html">193223.html</a></li><li><a href="/book/1837984.html">1837984.html</a></li><li><a href="/book/2005554.html">2005554.html</a></li><li><a href="/book/2360468.html">2360468.html</a></li><li><a href="/book/241581.html">241581.html</a></li><li><a href="/book/2028972.html">2028972.html</a></li><li><a href="/book/2847201.html">2847201.html</a></li></ul></div></div><div id="footer"><p>Copyright&nbsp;&copy;&nbsp;2025&nbsp;&nbsp;<a href="/list/">最新更新</a></p><p>请使用FDM BitComet qBittorrent uTorrent等BT下载工具，下载本站电子书资源！首推Free Download Manager下载软件。文件页数>标注页数[分册图书除外]</p></div></body></html>