<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.2" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../crc_gen.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="true"/>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Device" xil_pn:value="xc5vlx30"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex5"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="true"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|crc_top"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/crc_top"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="synth"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="virtex5"/>
    <property xil_pn:name="Package" xil_pn:value="ff324"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
    <property xil_pn:name="Project Description" xil_pn:value="CRC"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store non-default values only"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-2"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
  </properties>

  <bindings/>

  <libraries/>

  <partitions/>

</project>
