SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory X:/12-4-16_v2/12-4-16_v2/Project_Base/ipcore_dir/
SET_PREFERENCE workingdirectory X:/12-4-16_v2/12-4-16_v2/Project_Base/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory X:/12-4-16_v2/12-4-16_v2/Project_Base/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory X:/12-4-16_v2/12-4-16_v2/Project_Base/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name log_ip
SET_CORE_NAME CORDIC
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:cordic:4.0
SET_CORE_CLASS com.xilinx.ip.cordic_v4_0.cordic_v4_0
SET_CORE_PATH C:/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0
SET_CORE_GUIPATH C:/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0/gui/cordic_v4_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf><cordic_ds249.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.2\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_v4_0_vinfo.html><cordic_v4_0_vinfo.html>
