#include <e100.h>
#include <e1000.h>
#include <pcireg.h>
#include <x86.h>
#include <assert.h>
#include <stdio.h>
#include <string.h>

// Flag to do "lspci" at bootup
static int pci_show_devs = 1;
static int pci_show_addrs = 1;

// PCI "configuration mechanism one"
static uint32_t pci_conf1_addr_ioport = 0x0cf8;
static uint32_t pci_conf1_data_ioport = 0x0cfc;

// Forward declarations
static int pci_bridge_attach(struct pci_func *pcif);
static int pci_bridge_pci_attach(struct pci_func *pcif);
static int pci_display_attach(struct pci_func *pcif);
static int pci_net_ether_attach(struct pci_func *pcif);

// PCI driver table
struct pci_driver {
    uint32_t key1, key2;
    int (*attachfn) (struct pci_func *pcif);
};

#define PCI_SUBCLASS_ANY 0xffff

struct pci_driver pci_attach_class[] = {
    { PCI_CLASS_BRIDGE, PCI_SUBCLASS_ANY, &pci_bridge_attach },
    { PCI_CLASS_BRIDGE, PCI_SUBCLASS_BRIDGE_PCI, &pci_bridge_pci_attach },
    { PCI_CLASS_DISPLAY, PCI_SUBCLASS_ANY, &pci_display_attach },
    { PCI_CLASS_NETWORK, PCI_SUBCLASS_NETWORK_ETHERNET, 
        &pci_net_ether_attach },
    { 0, 0, 0 },
};

// all device drivers should be added to this list to be probed 
// when pci driver is loaded
struct pci_driver pci_attach_vendor[] = {
    { PCI_VENDOR_INTEL, PCI_PRODUCT_E100, &ether_e100_attach },
    { PCI_VENDOR_INTEL, E1000_DEV_ID_82540EM, &ether_e1000_attach},
    { 0, 0, 0 },
};

static void pci_conf1_set_addr(uint32_t bus,
                               uint32_t dev,
                               uint32_t func,
                               uint32_t offset) {
    assert(bus < 256);
    assert(dev < 32);
    assert(func < 8);
    assert(offset < 256);
    assert((offset & 0x3) == 0);

    uint32_t v = (1 << 31) |        // config-space
         (bus << 16) | (dev << 11) | (func << 8) | (offset);
    outl(pci_conf1_addr_ioport, v);
}

// read the pci configuration space 
static uint32_t pci_conf_read(struct pci_func *f, uint32_t off){
    pci_conf1_set_addr(f->bus->busno, f->dev, f->func, off);
    return inl(pci_conf1_data_ioport);
}

// all the read to the pci configuration space is done thru 
// this function, 
static void
pci_conf_write(struct pci_func *f, uint32_t off, uint32_t v){
    pci_conf1_set_addr(f->bus->busno, f->dev, f->func, off);
    outl(pci_conf1_data_ioport, v);
}

// the 6 functions below are used to simplify the process of 
// accessing the PCI configuration space.
int pci_write_config_byte(int bus, int dev, int fn, int reg, uint8_t val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    outb(pci_conf1_data_ioport, val);
    return 0;
}

int pci_read_config_byte(int bus, int dev, int fn, int reg, uint8_t *val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    *val = inb(pci_conf1_data_ioport);
    return 0;
}

int pci_write_config_word(int bus, int dev, int fn, int reg, uint16_t val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    outw(pci_conf1_data_ioport, val);
    return 0;
}

int pci_read_config_word(int bus, int dev, int fn, int reg, uint16_t *val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    *val = inw(pci_conf1_data_ioport);
    return 0;
}

int pci_write_config_dword(int bus, int dev, int fn, int reg, uint32_t val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    outl(pci_conf1_data_ioport, val);
    return 0;
}

int pci_read_config_dword(int bus, int dev, int fn, int reg, uint32_t *val) {
    pci_conf1_set_addr(bus, dev, fn, reg);
    *val = inl(pci_conf1_data_ioport);
    return 0;
}

static int __attribute__((warn_unused_result))
pci_attach_match(uint32_t key1, uint32_t key2,
         struct pci_driver *list, struct pci_func *pcif){
    uint32_t i;

    for (i = 0; list[i].attachfn; i++) {
        if (list[i].key1 == key1 )
            if ((list[i].key2 == key2) || (list[i].key2 == 0xffff)) {
                int r = list[i].attachfn(pcif);
                if (r > 0)
                    return r;
                if (r < 0)
                    cprintf("pci_attach_match: attaching %x.%x (%p): SOME ERROR\n",
                            key1, key2, list[i].attachfn);
            }
    }

    return 0;
}

static int pci_attach(struct pci_func *f) {
    return pci_attach_match(PCI_CLASS(f->dev_class), 
                            PCI_SUBCLASS(f->dev_class),
                            &pci_attach_class[0], 
                            f) ||
           pci_attach_match(PCI_VENDOR(f->dev_id), 
                            PCI_PRODUCT(f->dev_id),
                            &pci_attach_vendor[0], 
                            f);
}

static int pci_scan_bus(struct pci_bus *bus) {
    int totaldev = 0;
    struct pci_func df;
    memset(&df, 0, sizeof(df));
    df.bus = bus;

    for (df.dev = 0; df.dev < 32; df.dev++) {
        uint32_t bhlc = pci_conf_read(&df, PCI_BHLC_REG);
        if (PCI_HDRTYPE_TYPE(bhlc) > 1)     // Unsupported or no device
            continue;

        totaldev++;

        struct pci_func f = df;
        for (f.func = 0; f.func < (PCI_HDRTYPE_MULTIFN(bhlc) ? 8 : 1); f.func++) {
            struct pci_func af = f;

            af.dev_id = pci_conf_read(&f, PCI_ID_REG);
            if (PCI_VENDOR(af.dev_id) == 0xffff)
                continue;

            uint32_t intr = pci_conf_read(&af, PCI_INTERRUPT_REG);
            af.irq_line = GET_PCI_INTERRUPT_LINE(intr);

            af.dev_class = pci_conf_read(&af, PCI_CLASS_REG);
            if (pci_show_devs) {
                cprintf("PCI: %02x:%02x.%d: %04x:%04x: class %x.%x irq %d\n",
                        af.bus->busno, af.dev, af.func,
                        PCI_VENDOR(af.dev_id), PCI_PRODUCT(af.dev_id),
                        PCI_CLASS(af.dev_class), PCI_SUBCLASS(af.dev_class),
                        af.irq_line);
            }
            pci_attach(&af);
        }
    }

    return totaldev;
}

static int pci_net_ether_attach(struct pci_func *pcif) {    
    cprintf("PCI: %02x:%02x.%d: Network (ethernet) %04x:%04x\n",
            pcif->bus->busno, pcif->dev, pcif->func,
            PCI_VENDOR(pcif->dev_id), PCI_PRODUCT(pcif->dev_id));
    return 0;
}

static int pci_bridge_attach(struct pci_func *pcif) {
    cprintf("PCI: %02x:%02x.%d: Bridge %04x:%04x\n",
            pcif->bus->busno, pcif->dev, pcif->func,
            PCI_VENDOR(pcif->dev_id), PCI_PRODUCT(pcif->dev_id));
    return 0;
}

static int pci_bridge_pci_attach(struct pci_func *pcif) {
    uint32_t ioreg  = pci_conf_read(pcif, PCI_BRIDGE_STATIO_REG);
    uint32_t busreg = pci_conf_read(pcif, PCI_BRIDGE_BUS_REG);

    if (PCI_BRIDGE_IO_32BITS(ioreg)) {
        cprintf("PCI: %02x:%02x.%d: 32-bit bridge IO not supported.\n",
                pcif->bus->busno, pcif->dev, pcif->func);
        return 0;
    }

    struct pci_bus nbus;
    memset(&nbus, 0, sizeof(nbus));
    nbus.parent_bridge = pcif;
    nbus.busno = (busreg >> PCI_BRIDGE_BUS_SECONDARY_SHIFT) & 0xff;

    if (pci_show_devs) {
        cprintf("PCI: %02x:%02x.%d: bridge to PCI bus %d--%d\n",
                pcif->bus->busno, pcif->dev, pcif->func,
                nbus.busno,
                (busreg >> PCI_BRIDGE_BUS_SUBORDINATE_SHIFT) & 0xff);
    }

    pci_scan_bus(&nbus);
    return 1;
}

static int pci_display_attach(struct pci_func *pcif) {
    cprintf("PCI: %02x:%02x.%d: Display %04x:%04x\n",
        pcif->bus->busno, pcif->dev, pcif->func,
        PCI_VENDOR(pcif->dev_id), PCI_PRODUCT(pcif->dev_id));
    return 0;
}

/**
 * 1, enable pci function
 * 2, get info from the 6 i/o or mem space register
 */
void pci_func_enable(struct pci_func *f) {
    pci_conf_write(f, PCI_COMMAND_STATUS_REG,
           PCI_COMMAND_IO_ENABLE |
           PCI_COMMAND_MEM_ENABLE |
           PCI_COMMAND_MASTER_ENABLE);
    
    // check whether the device is really enabled
    uint32_t PciCommandWord = pci_conf_read(f, PCI_COMMAND);
    if (!(PciCommandWord & PCI_COMMAND_IO)) {
        cprintf("Error: Can not enable IO access.\n");
    } else if (!(PciCommandWord & PCI_COMMAND_MASTER)) {
        cprintf("Error: Can not enable Bus Mastering.\n");
    } else {
        cprintf("enable IO access succeeded\n");
    }

    uint32_t bar_width = 4;
    uint32_t bar;
    for (bar = PCI_MAPREG_START; bar < PCI_MAPREG_END; bar += bar_width) {
        uint32_t oldv = pci_conf_read(f, bar);

        bar_width = 4;

        // to determine the amount of address space needed by a PCI device, you must save the original value
        // of the BAR, write a value of all 1's to the register, then read it back.
        // see http://wiki.osdev.org/PCI#Base_Address_Register

        pci_conf_write(f, bar, 0xffffffff);
        uint32_t rv = pci_conf_read(f, bar);
        
        // reserved BARS read as all 0b's, see doc PCI interface
        if (rv == 0)
            continue;

        int regnum = PCI_MAPREG_NUM(bar);
        uint32_t base, size, type;
        if (PCI_MAPREG_TYPE(rv) == PCI_MAPREG_TYPE_MEM) {
            if (PCI_MAPREG_MEM_TYPE(rv) == PCI_MAPREG_MEM_TYPE_64BIT) {
                bar_width = 8;
            }

            size = PCI_MAPREG_MEM_SIZE(rv);
            base = PCI_MAPREG_MEM_ADDR(oldv);
            type = PCI_MAPREG_TYPE_MEM;
            if (pci_show_addrs) {
                cprintf("  mem region %d: %d bytes at 0x%x\n",
                        regnum, size, base);
            }
        } else {
            size = PCI_MAPREG_IO_SIZE(rv);
            base = PCI_MAPREG_IO_ADDR(oldv);
            type = PCI_MAPREG_TYPE_IO;
            if (pci_show_addrs) {
                cprintf("  io region %d: %d bytes at 0x%x\n",
                        regnum, size, base);
            }
        }

        pci_conf_write(f, bar, oldv);
        f->reg_base[regnum] = base;
        f->reg_size[regnum] = size;
        f->reg_type[regnum] = type;

        cprintf("  -> reg_base[%d] = %08x\n", regnum, base);
        cprintf("  -> reg_size[%d] = %08x\n", regnum, size);

        if (size && !base)
            cprintf("PCI device %02x:%02x.%d (%04x:%04x) may be misconfigured: "
                    "region %d: base 0x%x, size %d\n",
                    f->bus->busno, f->dev, f->func,
                    PCI_VENDOR(f->dev_id), PCI_PRODUCT(f->dev_id),
                    regnum, base, size);
    }
}

int pci_init(void) {
    static struct pci_bus root_bus;
    memset(&root_bus, 0, sizeof(root_bus));
    
    int totaldev = pci_scan_bus(&root_bus);
    cprintf(" pci init finished, %d devices in total\n", totaldev);
    return totaldev;
}
