------------------------------
RISC-V Microarchitecture Notes
------------------------------

This document is a collection of links to documentation on various vendors' micro-architecture.  

.. contents::

Spacemit
--------

`BPi-F3 Datasheet: <https://docs.banana-pi.org/en/BPI-F3/SpacemiT_K1_datasheet>`_
`Spacemit-K1 Datasheet: <https://developer.spacemit.com/#/documentation?token=DBd4wvqoqi2fiqkiERTcbEDknBh>`_

To purchase: `AliExpress <https://a.aliexpress.com/_mOI0MCI>`_, `Amazon <https://www.amazon.com/BPI-F3-RISC-V-K1-SBC-Performance/dp/B0D44TH59S?th=1>`_

`X100 <https://www.spacemit.com/en/spacemit-x100-core/>`_

SiFive
------

"SiFive Announces First RISC-V OoO CPU Core: The U8-Series Processor IP". AnandTech.  `<https://www.anandtech.com/show/15036/sifive-announces-first-riscv-ooo-cpu-core-the-u8series-processor-ip/2>`_

"Incredibly Scalable High-Performance RISC-V Core IP". `<https://www.sifive.com/blog/incredibly-scalable-high-performance-risc-v-core-ip>`_ -- Minimal information, but the point about being able to issue int ops to fp-pipe is interesting and not covered in the anandtech writeup.  

WikiChip. `<https://en.wikichip.org/wiki/sifive>`_ -- Some information on the various N-series cores, unclear sourcing and quality.

"SiFive U74 Core Complex Manual". `<https://sifive.cdn.prismic.io/sifive/ad5577a0-9a00-45c9-a5d0-424a3d586060_u74_core_complex_manual_21G3.pdf>`_

Inside SiFive’s P550 Microarchitecture https://chipsandcheese.com/p/inside-sifives-p550-microarchitecture

SemiDynamics
------------

"Avispado: A RISC-V core supporting the RISC-V vector instruction set by Roger Espasa", `<https://www.youtube.com/watch?v=NQuE2j0B_aA>`_

Tenstorrent
-----------

"Building AI Silicon: Ascalon RiscV Processor".  `<https://www.youtube.com/watch?v=KOHQQyAKY14&t=494s>`_

Esperanto
---------

"A Look At The ET-SoC-1, Esperanto’s Massively Multi-Core RISC-V Approach To AI". `<https://fuse.wikichip.org/news/4911/a-look-at-the-et-soc-1-esperantos-massively-multi-core-risc-v-approach-to-ai/>`_

"ESPERANTO MAXES OUT RISC-V".  Linley Group, Microprocessor Report.  December 10, 2018.  `<https://www.esperanto.ai/wp-content/uploads/2018/12/Esperanto-Maxes-Out-RISC-V.pdf>`_

Alibaba/T-Head
--------------

"T-head RVB-ICE Development Board,Dual-core XuanTie C910 RISC-V 64GC ,1.2GHz, Support Android/Debian System" `<https://www.aliexpress.com/item/3256803209663707.html?gatewayAdapt=4itemAdapt>`_.  Sales page, but scroll down to description section for a reasonable detailed description.  

"T-Head ISA extension specification" `<https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.2.0/xthead-2022-12-04-2.2.0.pdf>`_.  Defines the custom extensions shipped by T-Head.

Ventana
-------

"VTx-family custom instructions: Custom ISA extensions for Ventana Micro Systems RISC-V cores"
`<https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf>`_

Other Sources
-------------

Reddit post: `<https://www.reddit.com/r/RISCV/comments/uf0kc5/riscv_optimization_guides_resource_request/i6qp5p7/>`_.  Has some good commentary; was also source of two of the better links above.  
