; ModuleID = '../../third_party/opus/src/silk/control_SNR.c'
source_filename = "../../third_party/opus/src/silk/control_SNR.c"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"
module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%struct.silk_encoder_state = type { [2 x i32], i32, i32, %struct.silk_LP_state, %struct.silk_VAD_state, %struct.silk_nsq_state, [16 x i16], i32, i32, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8*, i8*, %struct.silk_NLSF_CB_struct*, [4 x i32], i32, i32, [3 x i8], i8, [3 x i32], %struct.SideInfoIndices, [320 x i8], i32, [322 x i16], i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct._silk_resampler_state_struct, i32, i32, i32, i32, i32, i32, [3 x %struct.SideInfoIndices], [3 x [320 x i8]] }
%struct.silk_LP_state = type { [2 x i32], i32, i32, i32 }
%struct.silk_VAD_state = type { [2 x i32], [2 x i32], [2 x i32], [4 x i32], [4 x i32], i16, [4 x i32], [4 x i32], [4 x i32], i32 }
%struct.silk_nsq_state = type { [640 x i16], [640 x i32], [96 x i32], [24 x i32], i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.silk_NLSF_CB_struct = type { i16, i16, i16, i16, i8*, i16*, i8*, i8*, i8*, i8*, i8*, i16* }
%struct.SideInfoIndices = type { [4 x i8], [4 x i8], [17 x i8], i16, i8, i8, i8, i8, i8, i8, i8 }
%struct._silk_resampler_state_struct = type { [6 x i32], %union.anon, [48 x i16], i32, i32, i32, i32, i32, i32, i32, i32, i16* }
%union.anon = type { [36 x i32] }

@silk_TargetRate_NB_21 = internal unnamed_addr constant [107 x i8] c"\00\0F'4=DJOTX\5C_cfiloruwz|~\81\83\85\87\89\8B\8E\8F\91\93\95\97\99\9B\9D\9E\A0\A2\A3\A5\A7\A8\AA\AB\AD\AE\B0\B1\B3\B4\B6\B7\B9\BA\BB\BD\BE\C0\C1\C2\C4\C5\C7\C8\C9\CB\CC\CD\CF\D0\D1\D3\D4\D5\D7\D8\D9\DB\DC\DD\DF\E0\E1\E3\E4\E6\E7\E8\EA\EB\EC\EE\EF\F1\F2\F3\F5\F6\F8\F9\FA\FC\FD\FF", align 16
@silk_TargetRate_MB_21 = internal unnamed_addr constant [155 x i8] c"\00\00\1C+4;AFJNQUWZ]_bdfikmoqstvxz{}\7F\80\82\83\85\86\88\89\8A\8C\8D\8F\90\91\93\94\95\97\98\99\9A\9C\9D\9E\9F\A0\A2\A3\A4\A5\A6\A7\A8\A9\AB\AC\AD\AE\AF\B0\B1\B2\B3\B4\B5\B6\B7\B8\B9\BA\BB\BC\BC\BD\BE\BF\C0\C1\C2\C3\C4\C5\C6\C7\C8\C9\CA\CB\CB\CC\CD\CE\CF\D0\D1\D2\D3\D4\D5\D6\D6\D7\D8\D9\DA\DB\DC\DD\DE\DF\E0\E0\E1\E2\E3\E4\E5\E6\E7\E8\E9\EA\EB\EC\EC\ED\EE\EF\F0\F1\F2\F3\F4\F5\F6\F7\F8\F9\FA\FB\FC\FD\FE\FF", align 16
@silk_TargetRate_WB_21 = internal unnamed_addr constant [191 x i8] c"\00\00\00\08\1D)18>BFJMPSVX[]_acegiklnpqstvwyz{}~\7F\81\82\83\84\86\87\88\89\8A\8C\8D\8E\8F\90\91\92\93\94\95\96\97\98\99\9A\9C\9D\9E\9F\9F\A0\A1\A2\A3\A4\A5\A6\A7\A8\A9\AA\AB\AB\AC\AD\AE\AF\B0\B1\B1\B2\B3\B4\B5\B5\B6\B7\B8\B9\B9\BA\BB\BC\BD\BD\BE\BF\C0\C0\C1\C2\C3\C3\C4\C5\C6\C6\C7\C8\C8\C9\CA\CB\CB\CC\CD\CE\CE\CF\D0\D1\D1\D2\D3\D3\D4\D5\D6\D6\D7\D8\D8\D9\DA\DB\DB\DC\DD\DD\DE\DF\E0\E0\E1\E2\E2\E3\E4\E5\E5\E6\E7\E8\E8\E9\EA\EA\EB\EC\ED\ED\EE\EF\F0\F0\F1\F2\F3\F3\F4\F5\F6\F6\F7\F8\F9\F9\FA\FB\FC\FD\FF", align 16

; Function Attrs: nofree norecurse nounwind ssp uwtable
define hidden i32 @silk_control_SNR(%struct.silk_encoder_state* nocapture, i32) local_unnamed_addr #0 {
  %3 = getelementptr inbounds %struct.silk_encoder_state, %struct.silk_encoder_state* %0, i64 0, i32 27
  store i32 %1, i32* %3, align 8
  %4 = getelementptr inbounds %struct.silk_encoder_state, %struct.silk_encoder_state* %0, i64 0, i32 20
  %5 = load i32, i32* %4, align 4
  %6 = icmp eq i32 %5, 2
  %7 = getelementptr inbounds %struct.silk_encoder_state, %struct.silk_encoder_state* %0, i64 0, i32 19
  %8 = load i32, i32* %7, align 8
  br i1 %6, label %9, label %13

9:                                                ; preds = %2
  %10 = sdiv i32 %8, -16
  %11 = add i32 %1, -2000
  %12 = add i32 %11, %10
  br label %13

13:                                               ; preds = %2, %9
  %14 = phi i32 [ %12, %9 ], [ %1, %2 ]
  switch i32 %8, label %16 [
    i32 8, label %17
    i32 12, label %15
  ]

15:                                               ; preds = %13
  br label %17

16:                                               ; preds = %13
  br label %17

17:                                               ; preds = %13, %15, %16
  %18 = phi i32 [ 154, %15 ], [ 190, %16 ], [ 106, %13 ]
  %19 = phi i8* [ getelementptr inbounds ([155 x i8], [155 x i8]* @silk_TargetRate_MB_21, i64 0, i64 0), %15 ], [ getelementptr inbounds ([191 x i8], [191 x i8]* @silk_TargetRate_WB_21, i64 0, i64 0), %16 ], [ getelementptr inbounds ([107 x i8], [107 x i8]* @silk_TargetRate_NB_21, i64 0, i64 0), %13 ]
  %20 = add nsw i32 %14, 200
  %21 = sdiv i32 %20, 400
  %22 = add nsw i32 %21, -10
  %23 = icmp slt i32 %22, %18
  %24 = select i1 %23, i32 %22, i32 %18
  %25 = icmp slt i32 %24, 1
  br i1 %25, label %32, label %26

26:                                               ; preds = %17
  %27 = sext i32 %24 to i64
  %28 = getelementptr inbounds i8, i8* %19, i64 %27
  %29 = load i8, i8* %28, align 1
  %30 = zext i8 %29 to i32
  %31 = mul nuw nsw i32 %30, 21
  br label %32

32:                                               ; preds = %17, %26
  %33 = phi i32 [ %31, %26 ], [ 0, %17 ]
  %34 = getelementptr inbounds %struct.silk_encoder_state, %struct.silk_encoder_state* %0, i64 0, i32 51
  store i32 %33, i32* %34, align 4
  ret i32 0
}

attributes #0 = { nofree norecurse nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
