{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416006565449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416006565449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:09:21 2014 " "Processing started: Fri Nov 14 18:09:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416006565449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416006565449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416006565449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1416006566260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anb17/desktop/tristate16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anb17/desktop/tristate16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate16-behavior " "Found design unit 1: tristate16-behavior" {  } { { "../../../Desktop/tristate16.vhd" "" { Text "C:/Users/anb17/Desktop/tristate16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate16 " "Found entity 1: tristate16" {  } { { "../../../Desktop/tristate16.vhd" "" { Text "C:/Users/anb17/Desktop/tristate16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anb17/desktop/tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anb17/desktop/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavior " "Found design unit 1: tristate-behavior" {  } { { "../../../Desktop/tristate.vhd" "" { Text "C:/Users/anb17/Desktop/tristate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../../../Desktop/tristate.vhd" "" { Text "C:/Users/anb17/Desktop/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006566978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anb17/desktop/entity_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anb17/desktop/entity_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Table-module_interface " "Found design unit 1: Table-module_interface" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""} { "Info" "ISGN_ENTITY_NAME" "1 Table " "Found entity 1: Table" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAM_FSM-mult_seg_arch " "Found design unit 1: CAM_FSM-mult_seg_arch" {  } { { "CAM_FSM.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/CAM_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAM_FSM " "Found entity 1: CAM_FSM" {  } { { "CAM_FSM.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/CAM_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006566993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwdtable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fwdtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwdTable-cam256_A " "Found design unit 1: fwdTable-cam256_A" {  } { { "fwdTable.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/fwdTable.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567009 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwdTable " "Found entity 1: fwdTable" {  } { { "fwdTable.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/fwdTable.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camTestBench-test_bench " "Found design unit 1: camTestBench-test_bench" {  } { { "camTestBench.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/camTestBench.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""} { "Info" "ISGN_ENTITY_NAME" "1 camTestBench " "Found entity 1: camTestBench" {  } { { "camTestBench.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/camTestBench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/counter12.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/counter12.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbrom48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom48-SYN " "Found design unit 1: tbrom48-SYN" {  } { { "tbrom48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tbrom48.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbrom48 " "Found entity 1: tbrom48" {  } { { "tbrom48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tbrom48.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-comparator " "Found design unit 1: compare-comparator" {  } { { "compare.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/compare.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg3-structure " "Found design unit 1: reg3-structure" {  } { { "reg3.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/reg3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg3 " "Found entity 1: reg3" {  } { { "reg3.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/reg3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg48-structure " "Found design unit 1: reg48-structure" {  } { { "reg48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/reg48.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg48 " "Found entity 1: reg48" {  } { { "reg48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/reg48.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate3-behavior " "Found design unit 1: tristate3-behavior" {  } { { "tristate3.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tristate3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate3 " "Found entity 1: tristate3" {  } { { "tristate3.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tristate3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate48-behavior " "Found design unit 1: tristate48-behavior" {  } { { "tristate48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tristate48.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate48 " "Found entity 1: tristate48" {  } { { "tristate48.vhd" "" { Text "C:/Users/anb17/Downloads/forwardingtable-master/forwardingtable-master/tristate48.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" entity_table.vhd(97) " "VHDL error at entity_table.vhd(97): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 97 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst entity_table.vhd(98) " "VHDL error at entity_table.vhd(98): object \"rst\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 98 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rd_b entity_table.vhd(99) " "VHDL error at entity_table.vhd(99): object \"rd_b\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 99 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_b entity_table.vhd(100) " "VHDL error at entity_table.vhd(100): object \"wr_b\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 100 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "datain entity_table.vhd(101) " "VHDL error at entity_table.vhd(101): object \"datain\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 101 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "tagin entity_table.vhd(102) " "VHDL error at entity_table.vhd(102): object \"tagin\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 102 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "data_out entity_table.vhd(103) " "VHDL error at entity_table.vhd(103): object \"data_out\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 103 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567071 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out data_out entity_table.vhd(103) " "VHDL error at entity_table.vhd(103): cannot associate formal port \"data_out\" of mode \"out\" with an expression" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 103 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1416006567087 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "hit entity_table.vhd(104) " "VHDL error at entity_table.vhd(104): object \"hit\" is used but not declared" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 104 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1416006567087 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out hit entity_table.vhd(104) " "VHDL error at entity_table.vhd(104): cannot associate formal port \"hit\" of mode \"out\" with an expression" {  } { { "../../../Desktop/entity_table.vhd" "" { Text "C:/Users/anb17/Desktop/entity_table.vhd" 104 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1416006567087 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416006567415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 14 18:09:27 2014 " "Processing ended: Fri Nov 14 18:09:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416006567415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416006567415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416006567415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416006567415 ""}
