<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="142" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="169" />
   <clocksource preferredWidth="169" />
   <frequency preferredWidth="150" />
  </columns>
 </clocktable>
 <window width="1855" height="1056" x="65" y="24" />
 <library expandedCategories="Library,Project" />
 <generation path="/home/carl/Tempest/fpga/fpga_hw/top_level" simulation="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
