var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fboot0_5ffrom_5fob_2',['OB_BOOT0_FROM_OB',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html#ga62cccb42136f83137d1d19b8496f173b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot0_5ffrom_5fpin_3',['OB_BOOT0_FROM_PIN',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html#ga5c8cb8a7bdf6c7df601e5f512297ede5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsram_4',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_5',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fdisable_6',['OB_BOOT_LOCK_DISABLE',['../group___f_l_a_s_h___o_b___boot___lock.html#gad2f6996fcdd02ca3fc4a13e57dd80068',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fenable_7',['OB_BOOT_LOCK_ENABLE',['../group___f_l_a_s_h___o_b___boot___lock.html#gabc07eecd20bb64d2e3a98fbb17980f12',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_8',['OB_BOR_LEVEL_0',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_9',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_10',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_11',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_12',['OB_BOR_LEVEL_4',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5ferase_13',['OB_CCMSRAM_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html#ga75682d97651b1c03e808d6e3d387d88d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5fnot_5ferase_14',['OB_CCMSRAM_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html#gaf9651210524feb5f6d0a646f22c3983c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fdisable_15',['OB_IRH_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_n_t_e_r_n_a_l___r_e_s_e_t___h_o_l_d_e_r.html#gadbb3a1ab6e39e22fb13c626b1db1b2ad',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fenable_16',['OB_IRH_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_n_t_e_r_n_a_l___r_e_s_e_t___h_o_l_d_e_r.html#gabb42054742988efc34b28ed20b8fabae',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_17',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_18',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_19',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_20',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_21',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_22',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5freset_23',['OB_nBOOT0_RESET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga850fe9675bde700e178ca8b201801c2b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5fset_24',['OB_nBOOT0_SET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga3a2098ac7ef5854f1a39a5562e3d8248',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5fgpio_25',['OB_NRST_MODE_GPIO',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#gac4bb1195129bf8fe1b553675f1383b89',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5fonly_26',['OB_NRST_MODE_INPUT_ONLY',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#ga7ff0b17a4941e05fdf96ca57c3f25c80',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5foutput_27',['OB_NRST_MODE_INPUT_OUTPUT',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#gaaf9ee67a3431c6ba88b8ba629288dc2d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_28',['OB_PCROP_RDP_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_29',['OB_PCROP_RDP_NOT_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_30',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fshutdown_5fnorst_31',['OB_SHUTDOWN_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_32',['OB_SHUTDOWN_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fdisable_33',['OB_SRAM_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html#ga38553cf9e68b6e14aeed95bb0bf30ba5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fenable_34',['OB_SRAM_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html#gad4e3ce135a13a5cbf94f02b9ba86f060',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_35',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_36',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_37',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_38',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_39',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fccmsram_5frst_40',['OB_USER_CCMSRAM_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga264d6b5e274ca204286d63e3a10cfc7f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5firhen_41',['OB_USER_IRHEN',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0ff790bbedbce01c6b4b681a4a37319',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_42',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_43',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_44',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot0_45',['OB_USER_nBOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga92068731498388a39698a7d2cfc4efdc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_46',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fmode_47',['OB_USER_NRST_MODE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga53cb737f6e57c3201ab4d35b96bd88cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_48',['OB_USER_nRST_SHDW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_49',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_50',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnswboot0_51',['OB_USER_nSWBOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga311e66005b71340dc3387d7db83c6cbd',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram_5fpe_52',['OB_USER_SRAM_PE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga6646a10c2cf35e106447579bb34529cf',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_53',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_54',['OB_WRPAREA_BANK1_AREAA',['../group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_55',['OB_WRPAREA_BANK1_AREAB',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_56',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_57',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32g4xx_hal_flash.h']]],
  ['ocfastmode_58',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_59',['OCIdleState',['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()'],['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()']]],
  ['ocmode_60',['OCMode',['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()'],['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()']]],
  ['ocnidlestate_61',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_62',['OCNPolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_63',['OCPolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()'],['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()']]],
  ['odisr_64',['ODISR',['../struct_h_r_t_i_m___common___type_def.html#afc0d5fc22ce6426498473ec63be8577c',1,'HRTIM_Common_TypeDef']]],
  ['odr_65',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['odsr_66',['ODSR',['../struct_h_r_t_i_m___common___type_def.html#abf167844da1fea363b0e0cfb2995b1f1',1,'HRTIM_Common_TypeDef']]],
  ['oenr_67',['OENR',['../struct_h_r_t_i_m___common___type_def.html#a948696e86ea3388cb8cd94cb924e6adb',1,'HRTIM_Common_TypeDef']]],
  ['offset_68',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a481e92707be00870f495e8a63c6cc788',1,'ADC_ChannelConfTypeDef']]],
  ['offsetnumber_69',['OffsetNumber',['../struct_a_d_c___channel_conf_type_def.html#aea936c2727227a3716645957e699b26e',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsaturation_70',['OffsetSaturation',['../struct_a_d_c___channel_conf_type_def.html#ab27c5fd2c7f4e9b1f5da7e0d589e2284',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsign_71',['OffsetSign',['../struct_a_d_c___channel_conf_type_def.html#ac07e074be4d45a1551b44fac2cbd550d',1,'ADC_ChannelConfTypeDef']]],
  ['offstateidlemode_72',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_73',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_74',['OFR1',['../struct_a_d_c___type_def.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_75',['OFR2',['../struct_a_d_c___type_def.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_76',['OFR3',['../struct_a_d_c___type_def.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_77',['OFR4',['../struct_a_d_c___type_def.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['onebitsampling_78',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['opamp_5fcsr_5fcalon_79',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_80',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_81',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f0_82',['OPAMP_CSR_CALSEL_0',['../group___peripheral___registers___bits___definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f1_83',['OPAMP_CSR_CALSEL_1',['../group___peripheral___registers___bits___definition.html#ga16084e089d25214e5d630aa8865f44a4',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_84',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fforcevp_85',['OPAMP_CSR_FORCEVP',['../group___peripheral___registers___bits___definition.html#gaf7d6c40d15a61d513be01e5de7ddb024',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fforcevp_5fmsk_86',['OPAMP_CSR_FORCEVP_Msk',['../group___peripheral___registers___bits___definition.html#ga345f95ef33611bbecdb50de73d1e0967',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_87',['OPAMP_CSR_HIGHSPEEDEN',['../group___peripheral___registers___bits___definition.html#ga666ebe8f835af050a23c313241440898',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_5fmsk_88',['OPAMP_CSR_HIGHSPEEDEN_Msk',['../group___peripheral___registers___bits___definition.html#gad53f4ec373073d76b8a68e86bf97b13c',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5flock_89',['OPAMP_CSR_LOCK',['../group___peripheral___registers___bits___definition.html#ga2d4932fe6f09234544a198e3945bf229',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5flock_5fmsk_90',['OPAMP_CSR_LOCK_Msk',['../group___peripheral___registers___bits___definition.html#ga1d99b8dcb279935482cd991943a0388e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampinten_91',['OPAMP_CSR_OPAMPINTEN',['../group___peripheral___registers___bits___definition.html#ga34c74f3256d93a3466c5ccaaff6c1fee',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampinten_5fmsk_92',['OPAMP_CSR_OPAMPINTEN_Msk',['../group___peripheral___registers___bits___definition.html#gac432402ccd0f0075a729180c0cf9535f',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampxen_93',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_94',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5foutcal_95',['OPAMP_CSR_OUTCAL',['../group___peripheral___registers___bits___definition.html#ga251244aeb21f424531aba6a95a867969',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5foutcal_5fmsk_96',['OPAMP_CSR_OUTCAL_Msk',['../group___peripheral___registers___bits___definition.html#ga67df01bc132b2252576dc4519758a92e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_97',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_98',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_99',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f2_100',['OPAMP_CSR_PGGAIN_2',['../group___peripheral___registers___bits___definition.html#gabbae1e9ab6290905ad2746e5a65b02c1',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f3_101',['OPAMP_CSR_PGGAIN_3',['../group___peripheral___registers___bits___definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f4_102',['OPAMP_CSR_PGGAIN_4',['../group___peripheral___registers___bits___definition.html#ga06039584cf218124dd9b7e4268de68e9',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_103',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_104',['OPAMP_CSR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga1783452a7722b5741aee68bd2a3ed423',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fmsk_105',['OPAMP_CSR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_106',['OPAMP_CSR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga1210111606434d3b4c42d5713f973d24',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fmsk_107',['OPAMP_CSR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga577eece0a2abdf17266176a46c40e33c',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fusertrim_108',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_109',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_110',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_111',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_112',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_113',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_114',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f0_115',['OPAMP_CSR_VPSEL_0',['../group___peripheral___registers___bits___definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f1_116',['OPAMP_CSR_VPSEL_1',['../group___peripheral___registers___bits___definition.html#gaea743edc65d0145113c254a103e0dac0',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_117',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5flock_118',['OPAMP_TCMR_LOCK',['../group___peripheral___registers___bits___definition.html#gaf6815dd15437911cb7cd97058d44f1f6',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5flock_5fmsk_119',['OPAMP_TCMR_LOCK_Msk',['../group___peripheral___registers___bits___definition.html#gae6c1777671475fcbfdd09c8b7fa05d12',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_120',['OPAMP_TCMR_T1CMEN',['../group___peripheral___registers___bits___definition.html#gae73825d1da922aa9db378acdd449d878',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_5fmsk_121',['OPAMP_TCMR_T1CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga201e0647d49ba8bd0425acf99a76af93',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_122',['OPAMP_TCMR_T20CMEN',['../group___peripheral___registers___bits___definition.html#ga3ea3ccb23292bb581cb056e03be9459f',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_5fmsk_123',['OPAMP_TCMR_T20CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga51c3b35fe3004abfbf163b17d7d302a4',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_124',['OPAMP_TCMR_T8CMEN',['../group___peripheral___registers___bits___definition.html#ga298c510feed54941626f83c01c95db31',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_5fmsk_125',['OPAMP_TCMR_T8CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga573d7e6d96b5a0992c19a4a816f70fa0',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvmssel_126',['OPAMP_TCMR_VMSSEL',['../group___peripheral___registers___bits___definition.html#ga999bb5dade09dfab631331a6280ab452',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvmssel_5fmsk_127',['OPAMP_TCMR_VMSSEL_Msk',['../group___peripheral___registers___bits___definition.html#gab30158e5f14e61bec554e09db200f08a',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_128',['OPAMP_TCMR_VPSSEL',['../group___peripheral___registers___bits___definition.html#ga2c14f9b219fb78d4ada430586147e460',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f0_129',['OPAMP_TCMR_VPSSEL_0',['../group___peripheral___registers___bits___definition.html#gaa9df4db9b828ccb1c950cec92462f5fe',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f1_130',['OPAMP_TCMR_VPSSEL_1',['../group___peripheral___registers___bits___definition.html#ga5dfc9fc9faea268d007c88a5242b2de5',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5fmsk_131',['OPAMP_TCMR_VPSSEL_Msk',['../group___peripheral___registers___bits___definition.html#gac14f30c12a4154011282e5094eecf32b',1,'stm32g474xx.h']]],
  ['opamp_5ftypedef_132',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['optionbyte_5fboot_5flock_133',['OPTIONBYTE_BOOT_LOCK',['../group___f_l_a_s_h___o_b___type.html#ga8b5635a8e16d7fb9f067c3e0b2acd88e',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fpcrop_134',['OPTIONBYTE_PCROP',['../group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5frdp_135',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fsec_136',['OPTIONBYTE_SEC',['../group___f_l_a_s_h___o_b___type.html#ga4bc1015d40131c033bad035c0d2e6ed5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fuser_137',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_138',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32g4xx_hal_flash.h']]],
  ['optiontype_139',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_140',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['optr_141',['OPTR',['../struct_f_l_a_s_h___type_def.html#ac52493cbf73d2f638b0c984521f9bdd8',1,'FLASH_TypeDef']]],
  ['or_142',['OR',['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR()'],['../struct_l_p_t_i_m___type_def.html#a4aa9c39c3cecccb9a1a3aab50fb0fb45',1,'LPTIM_TypeDef::OR()']]],
  ['oscillator_20type_143',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillator_20values_20adaptation_144',['Oscillator Values adaptation',['../group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html',1,'']]],
  ['oscillatortype_145',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_146',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_147',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['outxr_148',['OUTxR',['../struct_h_r_t_i_m___timerx___type_def.html#a9f3842853c6157e11aface4a32f35a92',1,'HRTIM_Timerx_TypeDef']]],
  ['overrun_149',['Overrun',['../struct_a_d_c___init_type_def.html#a63237364ceaf8692adea5dd58420086a',1,'ADC_InitTypeDef']]],
  ['overrundisable_150',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_151',['Oversampling',['../struct_a_d_c___init_type_def.html#af2b1be3b90d94f331e3688b8f3df528d',1,'ADC_InitTypeDef']]],
  ['oversampling_152',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['oversampling_20_2d_20data_20shift_153',['Oversampling - Data shift',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html',1,'']]],
  ['oversampling_20_2d_20discontinuous_20mode_154',['Oversampling - Discontinuous mode',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html',1,'']]],
  ['oversampling_20_2d_20oversampling_20scope_20for_20adc_20group_20regular_155',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversampling_20_2d_20ratio_156',['Oversampling - Ratio',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html',1,'']]],
  ['oversamplingmode_157',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a693ef3079c6f2c8588beacb44fce185f',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_158',['OversamplingStopReset',['../struct_a_d_c___oversampling_type_def.html#ad8611186b577567ed8e5892283fb883b',1,'ADC_OversamplingTypeDef']]]
];
