
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Contador 38_20.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b Contador 38_20.vhd -u Contador38-20.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sun Dec 05 19:06:40 2021

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sun Dec 05 19:06:41 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sun Dec 05 19:06:41 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 46 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (19:06:43)

Input File(s): Contador 38_20.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : Contador 38_20.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:06:43)

Messages:
  Information: Process virtual 'cuenta_IBV_7D'cuenta_IBV_7D ... expanded.
  Information: Process virtual 'cuenta_IBV_6D'cuenta_IBV_6D ... expanded.
  Information: Process virtual 'cuenta_IBV_5D'cuenta_IBV_5D ... expanded.
  Information: Process virtual 'cuenta_IBV_4D'cuenta_IBV_4D ... expanded.
  Information: Process virtual 'cuenta_IBV_3D'cuenta_IBV_3D ... expanded.
  Information: Process virtual 'cuenta_IBV_2D'cuenta_IBV_2D ... expanded.
  Information: Process virtual 'cuenta_IBV_1D'cuenta_IBV_1D ... expanded.
  Information: Process virtual 'end_oD'end_oD ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         count_o(1).D count_o(2).D count_o(3).D count_o(4).D count_o(5).D
         count_o(6).D count_o(7).D

  Information: Selected logic optimization OFF for signals:
         count_o(0).D count_o(0).AR count_o(0).C count_o(1).AR count_o(1).C
         count_o(2).AR count_o(2).C count_o(3).AR count_o(3).C count_o(4).AR
         count_o(4).C count_o(5).AR count_o(5).C count_o(6).AR count_o(6).C
         count_o(7).AR count_o(7).C end_o.D end_o.AR end_o.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:06:43)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (19:06:43)
</CYPRESSTAG>

    count_o(0).D =
          /count_o(0).Q 

    count_o(0).AR =
          reset 

    count_o(0).SP =
          GND

    count_o(0).C =
          clk 

    count_o(1).D =
          /count_o(0).Q * count_o(1).Q 
        + count_o(0).Q * /count_o(1).Q 

    count_o(1).AR =
          reset 

    count_o(1).SP =
          GND

    count_o(1).C =
          clk 

    count_o(2).D =
          count_o(0).Q * count_o(1).Q * /count_o(2).Q 
        + /count_o(0).Q * count_o(2).Q 
        + /count_o(1).Q * count_o(2).Q 

    count_o(2).AR =
          reset 

    count_o(2).SP =
          GND

    count_o(2).C =
          clk 

    count_o(3).D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * /count_o(3).Q 
        + /count_o(0).Q * count_o(3).Q 
        + /count_o(1).Q * count_o(3).Q 
        + /count_o(2).Q * count_o(3).Q 

    count_o(3).AR =
          reset 

    count_o(3).SP =
          GND

    count_o(3).C =
          clk 

    count_o(4).D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * count_o(3).Q * 
          /count_o(4).Q 
        + /count_o(0).Q * count_o(4).Q 
        + /count_o(1).Q * count_o(4).Q 
        + /count_o(2).Q * count_o(4).Q 
        + /count_o(3).Q * count_o(4).Q 

    count_o(4).AR =
          reset 

    count_o(4).SP =
          GND

    count_o(4).C =
          clk 

    count_o(5).D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * count_o(3).Q * 
          count_o(4).Q * /count_o(5).Q 
        + /count_o(0).Q * count_o(5).Q 
        + /count_o(1).Q * count_o(5).Q 
        + /count_o(2).Q * count_o(5).Q 
        + /count_o(3).Q * count_o(5).Q 
        + /count_o(4).Q * count_o(5).Q 

    count_o(5).AR =
          reset 

    count_o(5).SP =
          GND

    count_o(5).C =
          clk 

    count_o(6).D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * count_o(3).Q * 
          count_o(4).Q * count_o(5).Q * /count_o(6).Q 
        + /count_o(0).Q * count_o(6).Q 
        + /count_o(1).Q * count_o(6).Q 
        + /count_o(2).Q * count_o(6).Q 
        + /count_o(3).Q * count_o(6).Q 
        + /count_o(4).Q * count_o(6).Q 
        + /count_o(5).Q * count_o(6).Q 

    count_o(6).AR =
          reset 

    count_o(6).SP =
          GND

    count_o(6).C =
          clk 

    count_o(7).D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * count_o(3).Q * 
          count_o(4).Q * count_o(5).Q * count_o(6).Q * /count_o(7).Q 
        + /count_o(0).Q * count_o(7).Q 
        + /count_o(1).Q * count_o(7).Q 
        + /count_o(2).Q * count_o(7).Q 
        + /count_o(3).Q * count_o(7).Q 
        + /count_o(4).Q * count_o(7).Q 
        + /count_o(5).Q * count_o(7).Q 
        + /count_o(6).Q * count_o(7).Q 

    count_o(7).AR =
          reset 

    count_o(7).SP =
          GND

    count_o(7).C =
          clk 

    end_o.D =
          count_o(0).Q * count_o(1).Q * count_o(2).Q * count_o(3).Q * 
          count_o(4).Q * count_o(5).Q * count_o(6).Q * count_o(7).Q 

    end_o.AR =
          reset 

    end_o.SP =
          GND

    end_o.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (19:06:43)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (19:06:43)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
          reset =| 2|                                  |23|= count_o(6)     
       not used *| 3|                                  |22|= count_o(4)     
       not used *| 4|                                  |21|= count_o(2)     
       not used *| 5|                                  |20|= end_o          
       not used *| 6|                                  |19|* not used       
       not used *| 7|                                  |18|= count_o(0)     
       not used *| 8|                                  |17|= count_o(1)     
       not used *| 9|                                  |16|= count_o(3)     
       not used *|10|                                  |15|= count_o(5)     
       not used *|11|                                  |14|= count_o(7)     
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (19:06:43)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    1  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    9  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  count_o(7)      |   8  |   8  |
                 | 15  |  count_o(5)      |   6  |  10  |
                 | 16  |  count_o(3)      |   4  |  12  |
                 | 17  |  count_o(1)      |   2  |  14  |
                 | 18  |  count_o(0)      |   1  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  end_o           |   1  |  14  |
                 | 21  |  count_o(2)      |   3  |  12  |
                 | 22  |  count_o(4)      |   5  |  10  |
                 | 23  |  count_o(6)      |   7  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             37  / 121   = 30  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (19:06:43)

Messages:
  Information: Output file 'Contador 38_20.pin' created.
  Information: Output file 'Contador 38_20.jed' created.

  Usercode:    
  Checksum:    EBE3



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 19:06:43
