Fitter report for DE1_SoC_Computer
Wed May 11 14:40:11 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Incremental Compilation Routing Preservation
 12. Incremental Compilation LogicLock Region Preservation
 13. Pin-Out File
 14. Fitter Resource Usage Summary
 15. LogicLock Region Resource Usage
 16. Fitter Partition Statistics
 17. Input Pins
 18. Output Pins
 19. Bidir Pins
 20. I/O Bank Usage
 21. All Package Pins
 22. DLL Summary
 23. PLL Usage Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Fitter DSP Block Usage Summary
 32. DSP Block Details
 33. Routing Usage Summary
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed May 11 14:40:11 2022       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 10,448 / 32,070 ( 33 % )                    ;
; Total registers                 ; 9931                                        ;
; Total pins                      ; 368 / 457 ( 81 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 146,208 / 4,065,280 ( 4 % )                 ;
; Total RAM Blocks                ; 28 / 397 ( 7 % )                            ;
; Total DSP Blocks                ; 12 / 87 ( 14 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.62        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.0%      ;
;     Processor 3            ;  20.7%      ;
;     Processor 4            ;  19.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing slew rate                    ;
; VGA_B[1]            ; Missing slew rate                    ;
; VGA_B[2]            ; Missing slew rate                    ;
; VGA_B[3]            ; Missing slew rate                    ;
; VGA_B[4]            ; Missing slew rate                    ;
; VGA_B[5]            ; Missing slew rate                    ;
; VGA_B[6]            ; Missing slew rate                    ;
; VGA_B[7]            ; Missing slew rate                    ;
; VGA_BLANK_N         ; Missing slew rate                    ;
; VGA_CLK             ; Missing slew rate                    ;
; VGA_G[0]            ; Missing slew rate                    ;
; VGA_G[1]            ; Missing slew rate                    ;
; VGA_G[2]            ; Missing slew rate                    ;
; VGA_G[3]            ; Missing slew rate                    ;
; VGA_G[4]            ; Missing slew rate                    ;
; VGA_G[5]            ; Missing slew rate                    ;
; VGA_G[6]            ; Missing slew rate                    ;
; VGA_G[7]            ; Missing slew rate                    ;
; VGA_HS              ; Missing slew rate                    ;
; VGA_R[0]            ; Missing slew rate                    ;
; VGA_R[1]            ; Missing slew rate                    ;
; VGA_R[2]            ; Missing slew rate                    ;
; VGA_R[3]            ; Missing slew rate                    ;
; VGA_R[4]            ; Missing slew rate                    ;
; VGA_R[5]            ; Missing slew rate                    ;
; VGA_R[6]            ; Missing slew rate                    ;
; VGA_R[7]            ; Missing slew rate                    ;
; VGA_SYNC_N          ; Missing slew rate                    ;
; VGA_VS              ; Missing slew rate                    ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; ADC_CS_N            ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][8]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][9]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][10]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][11]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][12]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][13]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][14]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[0][15]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][8]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][9]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][10]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][11]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][12]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][13]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][14]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[1][15]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][8]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][9]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][10]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][11]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][12]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][13]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][14]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[2][15]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][8]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][9]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][10]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][11]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][12]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][13]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][14]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|sub_img[3][15]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8                                                                                                                                                                                                                                                                                                       ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][8]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][9]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][10]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][11]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][12]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][13]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][14]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[0][15]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][8]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][9]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][10]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][11]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][12]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][13]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][14]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[1][15]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][8]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][9]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][10]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][11]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][12]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][13]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][14]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[2][15]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][8]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][9]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][10]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][11]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][12]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][13]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][14]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|sub_img[3][15]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[2]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[4]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[5]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[6]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BX                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; BY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_x[7]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[2]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[4]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[5]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[6]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[7]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[8]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[8]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[9]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[9]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[10]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                                                                                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[10]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_y[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|cr[3]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|cr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[10]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ii[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|state.1010                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|state.1010~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ti[8]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ti[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[3]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ii[3]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ii[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ii[4]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ii[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[1]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[5]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|r[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|state.0001                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|state.0001~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[2]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[4]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[6]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|tj[5]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|tj[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[1]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[2]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[3]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[4]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Conv2D_XSIDO_valid                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Conv2D_XSIDO_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ii[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|jj[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[9]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[10]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[0][14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[1][4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[1][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[1][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[2][14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[5][5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[5][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][8]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][10]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][11]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][12]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[9][4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[9][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[9][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[10][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[10][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[11][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[11][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[11][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[11][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[12][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[12][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[14][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[14][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[16][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[16][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[18][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[18][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[18][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[18][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[20][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[20][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[20][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[21][2]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[21][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[21][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[22][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[24][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[24][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[25][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[26][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[26][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[27][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[27][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[27][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[27][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[28][2]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[28][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[28][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[28][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[29][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[29][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[30][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[30][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[30][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[30][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[31][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[31][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[31][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[31][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[33][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[33][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[33][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[33][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[34][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[34][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[35][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[36][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[37][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[37][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[38][6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[38][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[38][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[38][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[39][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[39][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[39][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[39][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[40][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[40][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[41][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[42][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[42][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[43][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[43][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[43][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[43][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[44][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[44][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[46][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[46][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[47][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[47][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[49][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[50][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[52][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[53][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[54][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[55][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[55][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[57][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[58][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[60][3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[60][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[61][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[61][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[64][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[64][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[64][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[64][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[65][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[65][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[65][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[65][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[66][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[67][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[67][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[68][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[69][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[69][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[69][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[69][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[70][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[70][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[70][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[70][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[72][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[72][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[73][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[74][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[74][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[74][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[74][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[77][3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[77][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[78][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[78][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[79][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[79][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[79][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[79][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][1]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[81][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[81][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[82][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[83][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[83][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[85][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[85][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[85][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[85][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[86][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[86][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[87][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[87][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[87][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[87][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[88][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[88][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[89][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[90][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[90][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[93][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[94][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[94][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[95][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[95][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[96][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[96][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[97][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[98][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[98][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[98][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[98][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[100][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[100][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[100][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[100][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[101][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[102][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[102][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[103][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[103][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[103][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[103][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[104][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[104][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[104][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[104][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[105][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[106][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[106][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[107][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[107][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[108][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[108][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[109][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[109][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[109][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[109][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[110][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[110][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[113][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[114][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[114][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[114][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[114][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[116][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[116][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[116][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[116][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[117][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[117][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[118][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[118][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[119][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[119][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[120][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[120][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[121][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[125][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[125][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[128][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[128][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[128][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[128][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[129][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[129][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[130][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[130][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[131][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[131][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[131][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[131][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[132][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[133][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[134][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[134][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[135][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[135][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[135][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[135][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[136][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[136][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[137][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[137][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[137][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[137][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[138][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[139][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[139][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[139][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[139][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[140][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[140][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[141][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[141][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[141][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[141][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[143][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[145][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[145][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[145][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[145][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[146][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[146][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[147][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[148][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[148][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[148][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[148][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[149][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[149][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[150][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[150][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[151][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[151][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[151][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[151][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[153][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[154][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[154][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[154][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[154][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[155][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[155][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[156][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[157][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[158][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[158][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[158][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[158][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[159][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[160][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[160][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[161][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[161][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[161][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[161][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[162][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[162][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[162][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[162][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[164][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[164][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[164][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[164][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[165][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[165][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[166][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[166][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[166][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[166][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[167][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[168][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[168][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[168][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[168][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[169][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[170][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[170][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[171][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[172][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[172][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[172][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[172][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[175][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[176][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[176][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[177][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[179][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[179][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[180][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[180][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[180][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[180][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[181][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[181][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[182][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[182][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[183][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[183][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[183][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[183][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[184][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[184][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[185][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[186][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[187][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[187][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[188][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[188][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[188][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[188][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[189][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[189][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[190][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[190][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[190][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[190][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[191][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[193][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[193][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[194][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[194][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[195][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[195][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[196][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[197][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[197][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[198][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[198][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[198][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[198][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[199][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[200][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[200][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[200][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[200][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[201][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[201][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[202][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[202][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[202][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[202][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[203][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[203][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[204][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[204][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[205][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[206][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[209][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[209][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[209][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[209][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[210][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[210][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[210][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[210][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[211][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[211][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[211][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[211][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[212][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[212][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[212][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[212][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[213][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[213][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[213][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[213][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[214][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[215][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[215][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[215][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[215][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[217][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[219][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[219][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[220][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[221][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[221][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[222][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[222][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[222][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[222][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[224][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[224][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[224][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[224][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[225][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[226][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[226][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[226][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[226][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[228][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[229][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[230][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[230][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[231][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[232][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[232][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[232][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[232][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[233][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[234][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[234][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[235][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[236][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[236][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[237][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[238][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[238][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[239][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[239][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[240][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[240][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[240][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[240][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[241][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[242][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[243][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[243][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[244][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[244][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[245][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[245][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[245][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[245][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[246][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[247][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[247][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[247][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[247][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[249][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[249][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[250][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[250][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[255][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[255][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][14]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[259][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[259][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[259][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[259][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[260][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[261][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[262][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[262][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[263][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[266][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[267][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[267][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[267][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[267][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[268][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[268][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[268][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[268][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[269][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[270][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[271][3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[271][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[271][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[271][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[273][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[273][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[273][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[273][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[274][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[275][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[276][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[277][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[278][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[279][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[279][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[280][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[280][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][5]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][11]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][9]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[282][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[283][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[284][6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[284][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[285][4]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[285][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[285][7]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[285][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[286][8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[286][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[286][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[286][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][13]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][15]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[287][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_addr[0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_addr[1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[4]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0010                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0010~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0100                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0100~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0111                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0111~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|weights_ra[5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|weights_ra[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|weights_ra[7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|weights_ra[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[0][14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[1][3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[2][1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[3][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[4][3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[4][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[4][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][11]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[8][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[8][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[10][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[10][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[10][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[10][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[11][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[11][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[13][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[13][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[17][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[17][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[21][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[21][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[21][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[26][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[27][13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[27][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[27][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[27][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[29][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[29][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[29][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[29][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[30][14]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[30][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[31][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[31][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[3]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[7]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[8]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[8]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[9]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[12]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[1]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[6]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[11]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[12]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ii[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[1]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[9]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|jj[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[6]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.0111                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.0111~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.1001                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.1001~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wc[7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wc[8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[1]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|ww[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ModelV3:modelv3|state.000                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ModelV3:modelv3|state.001                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|state.001~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ModelV3:modelv3|state.010                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ModelV3:modelv3|state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; FAN_CTRL                  ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_CLK                ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]            ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]            ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]            ; PIN_AJ2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]            ; PIN_AJ1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]            ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]            ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]            ; PIN_AG2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]            ; PIN_AG1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_EMPTY                 ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_FULL                  ; PIN_AG5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_OE_N                  ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RD_N                  ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RESET_N               ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SCL                   ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SDA                   ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_WR_N                  ; PIN_AH5       ; QSF Assignment             ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[0]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[0]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[10]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[10]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[11]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[11]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[12]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[12]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[13]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[13]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[14]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[14]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[15]               ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[15]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[1]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[1]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[2]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[2]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[3]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[3]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[4]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[4]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[5]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[5]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[6]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[6]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[7]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[7]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[8]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[8]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[9]                ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Computer_System_SDRAM                       ;              ; za_data[9]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[10]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[11]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[12]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[2]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[3]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[4]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[5]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[6]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[7]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[8]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_addr[9]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_bank[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_bank[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_cmd[0]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_cmd[1]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_cmd[2]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_cmd[3]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[10]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[11]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[12]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[13]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[14]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[15]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[2]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[3]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[4]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[5]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[6]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[7]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[8]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_data[9]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_dqm[0]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; Computer_System_SDRAM                       ;              ; m_dqm[1]                  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[10]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[11]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[12]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[13]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[14]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[15]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[2]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[3]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[4]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[5]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[6]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[7]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[8]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; m_data[9]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Computer_System_SDRAM                       ;              ; oe                        ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; FAN_CTRL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_CLK                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[0]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[1]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[2]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[3]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[4]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[5]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[6]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[7]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_EMPTY                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_FULL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_OE_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_RD_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_RESET_N               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_SCL                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_SDA                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_WR_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                           ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]            ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Placement (by node) ;                          ;                            ;                          ;
;     -- Requested    ; 30.28 % ( 6323 / 20881 ) ; 30.28 % ( 6323 / 20881 )   ; 0.00 % ( 0 / 20881 )     ;
;     -- Achieved     ; 30.28 % ( 6323 / 20881 ) ; 30.28 % ( 6323 / 20881 )   ; 0.00 % ( 0 / 20881 )     ;
;                     ;                          ;                            ;                          ;
; Routing (by net)    ;                          ;                            ;                          ;
;     -- Requested    ; 37.70 % ( 7744 / 20542 ) ; 37.70 % ( 7744 / 20542 )   ; 0.00 % ( 0 / 20542 )     ;
;     -- Achieved     ; 37.70 % ( 7744 / 20542 ) ; 37.70 % ( 7744 / 20542 )   ; 0.00 % ( 0 / 20542 )     ;
+---------------------+--------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                  ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                                                                                                                                           ;
; Computer_System:The_System                      ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ; Computer_System:The_System                                                                                                                                ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; multi_hier                                      ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; HexDigit:Digit0, HexDigit:Digit1, HexDigit:Digit2, HexDigit:Digit3                                                                                        ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                         ;
+-------------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                  ; Preservation Achieved    ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Top                                             ; 0.00 % ( 0 / 13663 )     ; N/A                     ; Source File       ; N/A                 ;       ;
; Computer_System:The_System                      ; 100.00 % ( 6323 / 6323 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 845 )       ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; multi_hier                                      ; 0.00 % ( 0 / 32 )        ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 18 )        ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------+----------------------------+----------------------------+---------------------+-------+
; Partition 1                                     ; Partition 2                                     ; Preservation Requested     ; Preservation Achieved      ; Preservation Method ; Notes ;
+-------------------------------------------------+-------------------------------------------------+----------------------------+----------------------------+---------------------+-------+
; Top                                             ; Top                                             ; 0.72 % ( 712 / 98394 )     ; 0.72 % ( 712 / 98394 )     ; Design Partitions   ;       ;
; Computer_System:The_System                      ; Top                                             ; 26.02 % ( 32 / 123 )       ; 26.02 % ( 32 / 123 )       ; Design Partitions   ;       ;
; Top                                             ; Computer_System:The_System                      ; 26.02 % ( 32 / 123 )       ; 26.02 % ( 32 / 123 )       ; Design Partitions   ;       ;
; Computer_System:The_System                      ; Computer_System:The_System                      ; 100.00 % ( 25592 / 25592 ) ; 100.00 % ( 25592 / 25592 ) ; Design Partitions   ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Top                                             ; 100.00 % ( 26 / 26 )       ; 100.00 % ( 26 / 26 )       ; Design Partitions   ;       ;
; Top                                             ; Computer_System_ARM_A9_HPS_hps_io_border:border ; 100.00 % ( 26 / 26 )       ; 100.00 % ( 26 / 26 )       ; Design Partitions   ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Computer_System_ARM_A9_HPS_hps_io_border:border ; 100.00 % ( 6810 / 6810 )   ; 100.00 % ( 6810 / 6810 )   ; Design Partitions   ;       ;
; multi_hier                                      ; Top                                             ; 0.00 % ( 0 / 140 )         ; 0.00 % ( 0 / 140 )         ; N/A                 ;       ;
; Top                                             ; multi_hier                                      ; 0.00 % ( 0 / 140 )         ; 0.00 % ( 0 / 140 )         ; N/A                 ;       ;
; multi_hier                                      ; multi_hier                                      ; 0.00 % ( 0 / 8 )           ; 0.00 % ( 0 / 8 )           ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; Top                                             ; 0.00 % ( 0 / 2610 )        ; 0.00 % ( 0 / 2610 )        ; N/A                 ;       ;
; Top                                             ; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 2610 )        ; 0.00 % ( 0 / 2610 )        ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; Computer_System:The_System                      ; 100.00 % ( 2113 / 2113 )   ; 100.00 % ( 2113 / 2113 )   ; Design Partitions   ;       ;
; Computer_System:The_System                      ; hard_block:auto_generated_inst                  ; 100.00 % ( 2113 / 2113 )   ; 100.00 % ( 2113 / 2113 )   ; Design Partitions   ;       ;
; hard_block:auto_generated_inst                  ; hard_block:auto_generated_inst                  ; 100.00 % ( 56 / 56 )       ; 100.00 % ( 56 / 56 )       ; Design Partitions   ;       ;
+-------------------------------------------------+-------------------------------------------------+----------------------------+----------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation LogicLock Region Preservation                                                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
; Region Name                ; Partitions                                                                  ; Requested Origin ; Requested Width ; Requested Height ; Effective Origin ; Effective Width ; Effective Height ;
+----------------------------+-----------------------------------------------------------------------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
; Computer_System:The_System ; Computer_System:The_System, Computer_System_ARM_A9_HPS_hps_io_border:border ; Floating         ; Auto            ; Auto             ; X39_Y19          ; 32              ; 32               ;
+----------------------------+-----------------------------------------------------------------------------+------------------+-----------------+------------------+------------------+-----------------+------------------+
Note: The effective origin and size are the region properties taking into account any post-fit logic assigned to the LogicLock region.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10,448 / 32,070       ; 33 %  ;
; ALMs needed [=A-B+C]                                        ; 10,448                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10,147 / 32,070       ; 32 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,457                 ;       ;
;         [b] ALMs used for LUT logic                         ; 5,796                 ;       ;
;         [c] ALMs used for registers                         ; 2,894                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 116 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 417 / 32,070          ; 1 %   ;
;         [a] Due to location constrained logic               ; 397                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,416 / 3,207         ; 44 %  ;
;     -- Logic LABs                                           ; 1,416                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,840                 ;       ;
;     -- 7 input functions                                    ; 170                   ;       ;
;     -- 6 input functions                                    ; 5,185                 ;       ;
;     -- 5 input functions                                    ; 711                   ;       ;
;     -- 4 input functions                                    ; 1,537                 ;       ;
;     -- <=3 input functions                                  ; 2,237                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 5,367                 ;       ;
; Dedicated logic registers                                   ; 9,640                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,700 / 64,140        ; 14 %  ;
;         -- Secondary logic registers                        ; 940 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,706                 ;       ;
;         -- Routing optimization registers                   ; 934                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 368 / 457             ; 81 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 291                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 3                     ;       ;
; M10K blocks                                                 ; 28 / 397              ; 7 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 146,208 / 4,065,280   ; 4 %   ;
; Total block memory implementation bits                      ; 286,720 / 4,065,280   ; 7 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 12 / 87               ; 14 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 3 / 16                ; 19 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 9.3% / 9.3% / 9.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.9% / 33.8% / 36.0% ;       ;
; Maximum fan-out                                             ; 7115                  ;       ;
; Highest non-global fan-out                                  ; 5215                  ;       ;
; Total fan-out                                               ; 99529                 ;       ;
; Average fan-out                                             ; 3.76                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; LogicLock Region Resource Usage                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------------+
; Statistic                                                   ; Root Region           ; Computer_System:The_System ;
+-------------------------------------------------------------+-----------------------+----------------------------+
; Logic utilization (ALMs needed / total ALMs in region)      ; 7955 / 32070 ( 25 % ) ; 2597 / 5890 ( 44 % )       ;
; ALMs needed [=A-B+C]                                        ; 7955                  ; 2597                       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7946 / 32070 ( 25 % ) ; 2201 / 5890 ( 37 % )       ;
;         [a] ALMs used for LUT logic and registers           ; 535                   ; 922                        ;
;         [b] ALMs used for LUT logic                         ; 4779                  ; 1017                       ;
;         [c] ALMs used for registers                         ; 2632                  ; 262                        ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                          ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 11 / 32070 ( < 1 % )  ; 1 / 5890 ( < 1 % )         ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 20 / 32070 ( < 1 % )  ; 397 / 5890 ( 7 % )         ;
;         [a] Due to location constrained logic               ; 0                     ; 397                        ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                          ;
;         [c] Due to LAB input limits                         ; 19                    ; 0                          ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                          ;
;                                                             ;                       ;                            ;
; Difficulty packing design                                   ; Low                   ; Low                        ;
;                                                             ;                       ;                            ;
; Total LABs:  partially or completely used                   ; 1139 / 3207 ( 36 % )  ; 277 / 589 ( 47 % )         ;
;     -- Logic LABs                                           ; 1139                  ; 277                        ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                          ;
;                                                             ;                       ;                            ;
; Combinational ALUT usage for logic                          ; 6531                  ; 3309                       ;
;     -- 7 input functions                                    ; 111                   ; 59                         ;
;     -- 6 input functions                                    ; 4647                  ; 538                        ;
;     -- 5 input functions                                    ; 271                   ; 440                        ;
;     -- 4 input functions                                    ; 534                   ; 1003                       ;
;     -- <=3 input functions                                  ; 968                   ; 1269                       ;
; Combinational ALUT usage for route-throughs                 ; 5052                  ; 315                        ;
; Memory ALUT usage                                           ; 0                     ; 0                          ;
;     -- 64-address deep                                      ; 0                     ; 0                          ;
;     -- 32-address deep                                      ; 0                     ; 0                          ;
;                                                             ;                       ;                            ;
; Dedicated logic registers                                   ; 0                     ; 0                          ;
;     -- By type:                                             ;                       ;                            ;
;         -- Primary logic registers                          ; 6333 / 64140 ( 10 % ) ; 2367 / 11780 ( 20 % )      ;
;         -- Secondary logic registers                        ; 722 / 64140 ( 1 % )   ; 218 / 11780 ( 2 % )        ;
;     -- By function:                                         ;                       ;                            ;
;         -- Design implementation registers                  ; 6333                  ; 2373                       ;
;         -- Routing optimization registers                   ; 722                   ; 212                        ;
;                                                             ;                       ;                            ;
;                                                             ;                       ;                            ;
; Virtual pins                                                ; 0                     ; 0                          ;
; I/O pins                                                    ; 368                   ; 0                          ;
; I/O registers                                               ; 291                   ; 0                          ;
; Total block memory bits                                     ; 146080                ; 128                        ;
; Total block memory implementation bits                      ; 276480                ; 10240                      ;
; M10K block                                                  ; 27 / 397 ( 6 % )      ; 1 / 99 ( 1 % )             ;
; DSP block                                                   ; 12 / 87 ( 13 % )      ; 0 / 9 ( 0 % )              ;
; DLL                                                         ; 1 / 4 ( 25 % )        ; 0                          ;
; Clock enable block                                          ; 3 / 116 ( 2 % )       ; 0                          ;
; Impedance control block                                     ; 1 / 4 ( 25 % )        ; 0                          ;
; Double data rate I/O output circuitry                       ; 186 / 1325 ( 14 % )   ; 0                          ;
; Double data rate I/O input circuitry                        ; 48 / 400 ( 12 % )     ; 0                          ;
; Double data rate I/O output circuitry                       ; 99 / 400 ( 24 % )     ; 0                          ;
; Double data rate I/O output enable circuitry                ; 56 / 425 ( 13 % )     ; 0                          ;
; Impedance logic block                                       ; 2 / 8 ( 25 % )        ; 0                          ;
; DQS pin delay chain                                         ; 4 / 25 ( 16 % )       ; 0                          ;
; DQS pin enable control                                      ; 4 / 25 ( 16 % )       ; 0                          ;
; Delay chain                                                 ; 124 / 1300 ( 9 % )    ; 0                          ;
; Pin configuration                                           ; 40 / 400 ( 10 % )     ; 0                          ;
; DQS pin configuration                                       ; 4 / 25 ( 16 % )       ; 0                          ;
; Signal Splitter                                             ; 5 / 400 ( 1 % )       ; 0                          ;
; Leveling delay chain                                        ; 6 / 36 ( 16 % )       ; 0                          ;
; Clock Phase Select                                          ; 26 / 175 ( 14 % )     ; 0                          ;
; Read FIFO Read Clock Select Block                           ; 32 / 400 ( 8 % )      ; 0                          ;
; LFIFO                                                       ; 4 / 25 ( 16 % )       ; 0                          ;
; HPS SDRAM PLL                                               ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS EMAC peripheral                                         ; 1 / 2 ( 50 % )        ; 0                          ;
; HPS GPIO peripheral                                         ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS I2C peripheral                                          ; 2 / 4 ( 50 % )        ; 0                          ;
; HPS SDMMC peripheral                                        ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS QSPI peripheral                                         ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS SPI Master peripheral                                   ; 1 / 2 ( 50 % )        ; 0                          ;
; HPS UART peripheral                                         ; 1 / 2 ( 50 % )        ; 0                          ;
; HPS USB peripheral                                          ; 1 / 2 ( 50 % )        ; 0                          ;
; HPS DBG APB interface                                       ; 1 / 1 ( 100 % )       ; 0                          ;
; Fractional PLL                                              ; 1 / 6 ( 16 % )        ; 0                          ;
; Hard Memory Controller                                      ; 1 / 2 ( 50 % )        ; 0                          ;
; HPS boot from FPGA interface                                ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS clock resets interface                                  ; 1 / 1 ( 100 % )       ; 0                          ;
; FPGA-to-HPS interface                                       ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS FPGA-to-SDRAM interface                                 ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS-to-FPGA interface                                       ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS-to-FPGA lightweight interface                           ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS interrupts interface                                    ; 1 / 1 ( 100 % )       ; 0                          ;
; HPS TPIU trace interface                                    ; 1 / 1 ( 100 % )       ; 0                          ;
; IR FIFO USERDES Block                                       ; 32 / 400 ( 8 % )      ; 0                          ;
; Hard Memory PHY                                             ; 1 / 2 ( 50 % )        ; 0                          ;
; PLL Output Counter                                          ; 1 / 54 ( 1 % )        ; 0                          ;
; PLL Reconfiguration Block                                   ; 1 / 6 ( 16 % )        ; 0                          ;
; PLL Reference Clock Select Block                            ; 1 / 6 ( 16 % )        ; 0                          ;
; VFIFO                                                       ; 4 / 25 ( 16 % )       ; 0                          ;
;                                                             ;                       ;                            ;
; Connections                                                 ;                       ;                            ;
;     -- Input Connections                                    ; 453                   ; 3974                       ;
;     -- Registered Input Connections                         ; 155                   ; 2652                       ;
;     -- Output Connections                                   ; 3974                  ; 453                        ;
;     -- Registered Output Connections                        ; 22                    ; 198                        ;
;                                                             ;                       ;                            ;
; Internal Connections                                        ;                       ;                            ;
;     -- Total Connections                                    ; 84300                 ; 24329                      ;
;     -- Registered Connections                               ; 29947                 ; 13319                      ;
;                                                             ;                       ;                            ;
; External Connections                                        ;                       ;                            ;
;     -- Root Region                                          ; 0                     ; 4427                       ;
;     -- Computer_System:The_System                           ; 4427                  ; 0                          ;
;                                                             ;                       ;                            ;
; Region Placement                                            ;                       ;                            ;
;     -- Origin                                               ; --                    ; X39_Y19                    ;
;     -- Width                                                ; --                    ; 32                         ;
;     -- Height                                               ; --                    ; 32                         ;
+-------------------------------------------------------------+-----------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; Computer_System:The_System ; Computer_System_ARM_A9_HPS_hps_io_border:border ; multi_hier           ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7939 / 32070 ( 25 % ) ; 2597 / 32070 ( 8 % )       ; 0 / 32070 ( 0 % )                               ; 16 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7939                  ; 2597                       ; 0                                               ; 16                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7930 / 32070 ( 25 % ) ; 2201 / 32070 ( 7 % )       ; 0 / 32070 ( 0 % )                               ; 16 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 535                   ; 922                        ; 0                                               ; 0                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4763                  ; 1017                       ; 0                                               ; 16                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2632                  ; 262                        ; 0                                               ; 0                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 11 / 32070 ( < 1 % )  ; 1 / 32070 ( < 1 % )        ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 20 / 32070 ( < 1 % )  ; 397 / 32070 ( 1 % )        ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 397                        ; 0                                               ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 19                    ; 0                          ; 0                                               ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                        ; Low                                             ; Low                  ; Low                            ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 1137 / 3207 ( 35 % )  ; 277 / 3207 ( 9 % )         ; 0 / 3207 ( 0 % )                                ; 2 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1137                  ; 277                        ; 0                                               ; 2                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 6499                  ; 3309                       ; 0                                               ; 32                   ; 0                              ;
;     -- 7 input functions                                    ; 111                   ; 59                         ; 0                                               ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 4647                  ; 538                        ; 0                                               ; 0                    ; 0                              ;
;     -- 5 input functions                                    ; 271                   ; 440                        ; 0                                               ; 0                    ; 0                              ;
;     -- 4 input functions                                    ; 506                   ; 1003                       ; 0                                               ; 28                   ; 0                              ;
;     -- <=3 input functions                                  ; 964                   ; 1269                       ; 0                                               ; 4                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 5052                  ; 315                        ; 0                                               ; 0                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                            ;                                                 ;                      ;                                ;
;         -- Primary logic registers                          ; 6333 / 64140 ( 10 % ) ; 2367 / 64140 ( 4 % )       ; 0 / 64140 ( 0 % )                               ; 0 / 64140 ( 0 % )    ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 722 / 64140 ( 1 % )   ; 218 / 64140 ( < 1 % )      ; 0 / 64140 ( 0 % )                               ; 0 / 64140 ( 0 % )    ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                            ;                                                 ;                      ;                                ;
;         -- Design implementation registers                  ; 6333                  ; 2373                       ; 0                                               ; 0                    ; 0                              ;
;         -- Routing optimization registers                   ; 722                   ; 212                        ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
; I/O pins                                                    ; 274                   ; 16                         ; 77                                              ; 0                    ; 1                              ;
; I/O registers                                               ; 67                    ; 48                         ; 176                                             ; 0                    ; 0                              ;
; Total block memory bits                                     ; 146080                ; 128                        ; 0                                               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 276480                ; 10240                      ; 0                                               ; 0                    ; 0                              ;
; M10K block                                                  ; 27 / 397 ( 6 % )      ; 1 / 397 ( < 1 % )          ; 0 / 397 ( 0 % )                                 ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 12 / 87 ( 13 % )      ; 0 / 87 ( 0 % )             ; 0 / 87 ( 0 % )                                  ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )            ; 0 / 116 ( 0 % )                                 ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )           ; 186 / 1325 ( 14 % )                             ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 16 / 400 ( 4 % )           ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 33 / 400 ( 8 % )           ; 66 / 400 ( 16 % )                               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 16 / 425 ( 3 % )           ; 40 / 425 ( 9 % )                                ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )              ; 2 / 8 ( 25 % )                                  ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )           ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )             ; 6 / 36 ( 16 % )                                 ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )            ; 26 / 175 ( 14 % )                               ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )              ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )              ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )             ; 0 / 54 ( 0 % )                                  ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )              ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )              ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Connections                                                 ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Input Connections                                    ; 7372                  ; 4039                       ; 82                                              ; 112                  ; 209                            ;
;     -- Registered Input Connections                         ; 7055                  ; 2701                       ; 0                                               ; 0                    ; 0                              ;
;     -- Output Connections                                   ; 223                   ; 331                        ; 109                                             ; 28                   ; 11123                          ;
;     -- Registered Output Connections                        ; 118                   ; 126                        ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Internal Connections                                        ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Total Connections                                    ; 74609                 ; 24491                      ; 5235                                            ; 144                  ; 11369                          ;
;     -- Registered Connections                               ; 36682                 ; 13433                      ; 100                                             ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; External Connections                                        ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Top                                                  ; 164                   ; 123                        ; 51                                              ; 140                  ; 7117                           ;
;     -- Computer_System:The_System                           ; 123                   ; 32                         ; 0                                               ; 0                    ; 4215                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border      ; 51                    ; 0                          ; 140                                             ; 0                    ; 0                              ;
;     -- multi_hier                                           ; 140                   ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 7117                  ; 4215                       ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Partition Interface                                         ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Input Ports                                          ; 44                    ; 30                         ; 12                                              ; 16                   ; 211                            ;
;     -- Output Ports                                         ; 156                   ; 117                        ; 46                                              ; 28                   ; 338                            ;
;     -- Bidir Ports                                          ; 168                   ; 86                         ; 70                                              ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Registered Ports                                            ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 66                         ; 0                                               ; 0                    ; 0                              ;
;                                                             ;                       ;                            ;                                                 ;                      ;                                ;
; Port Connectivity                                           ;                       ;                            ;                                                 ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                          ; 0                                               ; 0                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 1                          ; 0                                               ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                          ; 0                                               ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                          ; 0                                               ; 0                    ; 13                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 20                         ; 0                                               ; 0                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------------+-------------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 7117                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 25                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CS_N          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 14 / 32 ( 44 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B       ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B       ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A       ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A       ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A       ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A       ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C       ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B       ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B       ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A       ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A       ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A       ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A       ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A       ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B       ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B       ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                    ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                          ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                          ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                          ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                                                  ; 12                         ;
;     -- N Counter                                                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                         ;                            ;
;         -- Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                          ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                                                     ; 1                          ;
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Library Name    ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                                ; 10428.1 (46.0)       ; 10146.1 (46.5)                   ; 114.5 (0.5)                                       ; 396.5 (0.0)                      ; 0.0 (0.0)            ; 9840 (76)           ; 9640 (51)                 ; 291 (291)     ; 146208            ; 28    ; 12         ; 368  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;    |Computer_System:The_System|                                                                  ; 2577.0 (7.5)         ; 2200.5 (5.5)                     ; 0.0 (0.0)                                         ; 376.5 (2.0)                      ; 0.0 (0.0)            ; 3309 (8)            ; 2585 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; Computer_System ;
;       |Computer_System_HEX3_HEX0:hex3_hex0|                                                      ; 13.4 (13.4)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0                                                                                                                                                                                                                                                                                                                                     ; Computer_System ;
;       |Computer_System_SDRAM:sdram|                                                              ; 177.0 (121.2)        ; 160.5 (110.5)                    ; 0.0 (0.0)                                         ; 16.5 (10.8)                      ; 0.0 (0.0)            ; 233 (182)           ; 235 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                             ; Computer_System ;
;          |Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module| ; 55.8 (55.8)          ; 50.1 (50.1)                      ; 0.0 (0.0)                                         ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 51 (51)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module                                                                                                                                                                                                                                                       ; Computer_System ;
;       |Computer_System_Slider_Switches:slider_switches|                                          ; 7.0 (7.0)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Slider_Switches:slider_switches                                                                                                                                                                                                                                                                                                                         ; Computer_System ;
;       |Computer_System_System_PLL:system_pll|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; work            ;
;       |Computer_System_fpga_ack:fpga_ack|                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fpga_ack:fpga_ack                                                                                                                                                                                                                                                                                                                                       ; Computer_System ;
;       |Computer_System_fpga_ack:fpga_done|                                                       ; 1.0 (1.0)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fpga_ack:fpga_done                                                                                                                                                                                                                                                                                                                                      ; Computer_System ;
;       |Computer_System_fpga_output_data:fpga_output_data|                                        ; 2.7 (2.7)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fpga_output_data:fpga_output_data                                                                                                                                                                                                                                                                                                                       ; Computer_System ;
;       |Computer_System_hps_fclk:hps_fclk|                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_hps_fclk:hps_fclk                                                                                                                                                                                                                                                                                                                                       ; Computer_System ;
;       |Computer_System_hps_fclk:hps_reset|                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_hps_fclk:hps_reset                                                                                                                                                                                                                                                                                                                                      ; Computer_System ;
;       |Computer_System_hps_fclk:hps_valid|                                                       ; 1.5 (1.5)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_hps_fclk:hps_valid                                                                                                                                                                                                                                                                                                                                      ; Computer_System ;
;       |Computer_System_hps_input_addr:hps_input_addr|                                            ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_hps_input_addr:hps_input_addr                                                                                                                                                                                                                                                                                                                           ; Computer_System ;
;       |Computer_System_hps_input_data:hps_input_data|                                            ; 17.2 (17.2)          ; 15.9 (15.9)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_hps_input_data:hps_input_data                                                                                                                                                                                                                                                                                                                           ; Computer_System ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                      ; 820.1 (0.0)          ; 708.8 (0.0)                      ; 0.0 (0.0)                                         ; 111.2 (0.0)                      ; 0.0 (0.0)            ; 1002 (0)            ; 694 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                     ; 85.7 (82.7)          ; 73.2 (70.2)                      ; 0.0 (0.0)                                         ; 12.5 (12.5)                      ; 0.0 (0.0)            ; 133 (128)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                       ; 14.2 (14.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                     ; Computer_System ;
;             |altsyncram:mem_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                ; work            ;
;                |altsyncram_40n1:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                 ; work            ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                         ; 178.9 (178.9)        ; 156.2 (156.2)                    ; 0.0 (0.0)                                         ; 22.8 (22.8)                      ; 0.0 (0.0)            ; 55 (55)             ; 315 (315)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                           ; 84.8 (39.1)          ; 72.8 (33.6)                      ; 0.0 (0.0)                                         ; 12.0 (5.5)                       ; 0.0 (0.0)            ; 133 (61)            ; 40 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                              ; 45.8 (45.8)          ; 39.3 (39.3)                      ; 0.0 (0.0)                                         ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 72 (72)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                    ; 152.9 (0.0)          ; 124.4 (0.0)                      ; 0.0 (0.0)                                         ; 28.5 (0.0)                       ; 0.0 (0.0)            ; 176 (0)             ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                  ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 152.9 (152.4)        ; 124.4 (123.9)                    ; 0.0 (0.0)                                         ; 28.5 (28.5)                      ; 0.0 (0.0)            ; 176 (175)           ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                            ; Computer_System ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                              ; 39.7 (4.0)           ; 36.7 (3.5)                       ; 0.0 (0.0)                                         ; 3.0 (0.5)                        ; 0.0 (0.0)            ; 69 (6)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                            ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 35.7 (35.7)          ; 33.2 (33.2)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 63 (63)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                ; 121.5 (121.5)        ; 97.5 (97.5)                      ; 0.0 (0.0)                                         ; 24.0 (24.0)                      ; 0.0 (0.0)            ; 155 (155)           ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                ; 141.0 (141.0)        ; 135.5 (135.5)                    ; 0.0 (0.0)                                         ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 260 (260)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;       |Computer_System_mm_interconnect_1:mm_interconnect_1|                                      ; 1514.4 (0.0)         ; 1272.4 (0.0)                     ; 0.0 (0.0)                                         ; 241.9 (0.0)                      ; 0.0 (0.0)            ; 1989 (0)            ; 1585 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                     ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux|                                 ; 24.3 (24.3)          ; 19.6 (19.6)                      ; 0.0 (0.0)                                         ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001|                             ; 26.3 (26.3)          ; 18.3 (18.3)                      ; 0.0 (0.0)                                         ; 8.0 (8.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|                                     ; 19.2 (16.2)          ; 18.3 (15.3)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 50 (45)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|                                 ; 18.9 (14.4)          ; 15.9 (12.7)                      ; 0.0 (0.0)                                         ; 3.0 (1.8)                        ; 0.0 (0.0)            ; 43 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.5 (4.5)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002|                                 ; 20.8 (16.5)          ; 17.8 (14.5)                      ; 0.0 (0.0)                                         ; 3.0 (2.0)                        ; 0.0 (0.0)            ; 53 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.3 (4.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_003|                                 ; 19.3 (14.8)          ; 14.3 (11.1)                      ; 0.0 (0.0)                                         ; 5.0 (3.8)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.5 (4.5)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_004|                                 ; 18.5 (13.5)          ; 13.8 (10.1)                      ; 0.0 (0.0)                                         ; 4.7 (3.4)                        ; 0.0 (0.0)            ; 34 (29)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.9 (4.9)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_005|                                 ; 4.0 (3.3)            ; 4.0 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_006|                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                               ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_007|                                 ; 17.3 (12.6)          ; 14.8 (11.1)                      ; 0.0 (0.0)                                         ; 2.5 (1.5)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.7 (4.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_008|                                 ; 6.7 (6.7)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                               ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_009|                                 ; 16.9 (13.2)          ; 12.2 (9.7)                       ; 0.0 (0.0)                                         ; 4.8 (3.5)                        ; 0.0 (0.0)            ; 32 (28)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.8 (3.8)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; Computer_System ;
;          |Computer_System_mm_interconnect_1_router:router|                                       ; 10.9 (10.9)          ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                     ; Computer_System ;
;          |Computer_System_mm_interconnect_1_router:router_001|                                   ; 6.7 (6.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                 ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux|                                 ; 2.3 (2.3)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001|                             ; 2.8 (2.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_002|                             ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_003|                             ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_004|                             ; 2.2 (2.2)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_007|                             ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_009|                             ; 1.7 (1.7)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|                                     ; 32.4 (32.4)          ; 25.4 (25.4)                      ; 0.0 (0.0)                                         ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|                                 ; 71.3 (71.3)          ; 61.1 (61.1)                      ; 0.0 (0.0)                                         ; 10.3 (10.3)                      ; 0.0 (0.0)            ; 152 (152)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_ack_s1_agent_rdata_fifo|                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_ack_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_ack_s1_agent_rsp_fifo|                                      ; 19.3 (19.3)          ; 17.0 (17.0)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_ack_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_done_s1_agent_rdata_fifo|                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_done_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_done_s1_agent_rsp_fifo|                                     ; 22.1 (22.1)          ; 19.0 (19.0)                      ; 0.0 (0.0)                                         ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_done_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_output_data_s1_agent_rdata_fifo|                            ; 6.2 (6.2)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_output_data_s1_agent_rdata_fifo                                                                                                                                                                                                                                                          ; Computer_System ;
;          |altera_avalon_sc_fifo:fpga_output_data_s1_agent_rsp_fifo|                              ; 20.6 (20.6)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_output_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; Computer_System ;
;          |altera_avalon_sc_fifo:hex3_hex0_s1_agent_rdata_fifo|                                   ; 14.9 (14.9)          ; 14.9 (14.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|                                     ; 27.2 (27.2)          ; 22.7 (22.7)                      ; 0.0 (0.0)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_fclk_s1_agent_rdata_fifo|                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_fclk_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_fclk_s1_agent_rsp_fifo|                                      ; 25.0 (25.0)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_fclk_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_input_addr_s1_agent_rdata_fifo|                              ; 11.1 (11.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_addr_s1_agent_rdata_fifo                                                                                                                                                                                                                                                            ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_input_addr_s1_agent_rsp_fifo|                                ; 30.2 (30.2)          ; 23.4 (23.4)                      ; 0.0 (0.0)                                         ; 6.8 (6.8)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_addr_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_input_data_s1_agent_rdata_fifo|                              ; 17.9 (17.9)          ; 17.6 (17.6)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_data_s1_agent_rdata_fifo                                                                                                                                                                                                                                                            ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_input_data_s1_agent_rsp_fifo|                                ; 29.3 (29.3)          ; 22.3 (22.3)                      ; 0.0 (0.0)                                         ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_reset_s1_agent_rdata_fifo|                                   ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_reset_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_reset_s1_agent_rsp_fifo|                                     ; 26.9 (26.9)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_valid_s1_agent_rdata_fifo|                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_valid_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:hps_valid_s1_agent_rsp_fifo|                                     ; 28.6 (28.6)          ; 22.3 (22.3)                      ; 0.0 (0.0)                                         ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_valid_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|                             ; 10.4 (10.4)          ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 15 (15)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo                                                                                                                                                                                                                                                           ; Computer_System ;
;          |altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|                               ; 25.1 (25.1)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                        ; 56.8 (28.0)          ; 49.8 (26.0)                      ; 0.0 (0.0)                                         ; 7.0 (2.0)                        ; 0.0 (0.0)            ; 93 (51)             ; 21 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                      ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                              ; 28.8 (28.8)          ; 23.8 (23.8)                      ; 0.0 (0.0)                                         ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                ; Computer_System ;
;          |altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter|                                 ; 47.3 (0.0)           ; 40.8 (0.0)                       ; 0.0 (0.0)                                         ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 47.3 (46.7)          ; 40.8 (40.2)                      ; 0.0 (0.0)                                         ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 54 (52)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                               ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                         ; Computer_System ;
;          |altera_merlin_burst_adapter:fpga_done_s1_burst_adapter|                                ; 44.7 (0.0)           ; 37.7 (0.0)                       ; 0.0 (0.0)                                         ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_done_s1_burst_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 44.7 (44.2)          ; 37.7 (37.2)                      ; 0.0 (0.0)                                         ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 51 (49)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; Computer_System ;
;          |altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter|                         ; 48.0 (0.0)           ; 41.0 (0.0)                       ; 0.0 (0.0)                                         ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter                                                                                                                                                                                                                                                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 48.0 (47.2)          ; 41.0 (40.2)                      ; 0.0 (0.0)                                         ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 53 (51)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; Computer_System ;
;          |altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter|                                ; 64.3 (0.0)           ; 54.6 (0.0)                       ; 0.0 (0.0)                                         ; 9.8 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 64.3 (64.1)          ; 54.6 (54.3)                      ; 0.0 (0.0)                                         ; 9.8 (9.8)                        ; 0.0 (0.0)            ; 67 (66)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; Computer_System ;
;          |altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter|                                 ; 59.8 (0.0)           ; 49.8 (0.0)                       ; 0.0 (0.0)                                         ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 68 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter                                                                                                                                                                                                                                                               ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 59.8 (59.8)          ; 49.8 (49.8)                      ; 0.0 (0.0)                                         ; 10.0 (10.0)                      ; 0.0 (0.0)            ; 68 (67)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                               ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                         ; Computer_System ;
;          |altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter|                           ; 60.2 (0.0)           ; 51.6 (0.0)                       ; 0.0 (0.0)                                         ; 8.6 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter                                                                                                                                                                                                                                                         ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 60.2 (60.2)          ; 51.6 (51.6)                      ; 0.0 (0.0)                                         ; 8.6 (8.6)                        ; 0.0 (0.0)            ; 69 (68)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                   ; Computer_System ;
;          |altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter|                           ; 64.0 (0.0)           ; 54.3 (0.0)                       ; 0.0 (0.0)                                         ; 9.8 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter                                                                                                                                                                                                                                                         ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 64.0 (64.0)          ; 54.3 (54.3)                      ; 0.0 (0.0)                                         ; 9.8 (9.8)                        ; 0.0 (0.0)            ; 68 (67)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                   ; Computer_System ;
;          |altera_merlin_burst_adapter:hps_reset_s1_burst_adapter|                                ; 58.3 (0.0)           ; 48.8 (0.0)                       ; 0.0 (0.0)                                         ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_reset_s1_burst_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 58.3 (58.3)          ; 48.8 (48.8)                      ; 0.0 (0.0)                                         ; 9.5 (9.5)                        ; 0.0 (0.0)            ; 66 (65)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; Computer_System ;
;          |altera_merlin_burst_adapter:hps_valid_s1_burst_adapter|                                ; 59.4 (0.0)           ; 50.1 (0.0)                       ; 0.0 (0.0)                                         ; 9.3 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_valid_s1_burst_adapter                                                                                                                                                                                                                                                              ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 59.4 (59.4)          ; 50.1 (50.1)                      ; 0.0 (0.0)                                         ; 9.3 (9.3)                        ; 0.0 (0.0)            ; 69 (68)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_valid_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_valid_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; Computer_System ;
;          |altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|                          ; 61.9 (0.0)           ; 51.2 (0.0)                       ; 0.0 (0.0)                                         ; 10.8 (0.0)                       ; 0.0 (0.0)            ; 70 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 61.9 (61.9)          ; 51.2 (51.2)                      ; 0.0 (0.0)                                         ; 10.8 (10.8)                      ; 0.0 (0.0)            ; 70 (69)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                        ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                  ; Computer_System ;
;          |altera_merlin_slave_agent:fpga_ack_s1_agent|                                           ; 13.3 (0.7)           ; 10.8 (0.7)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_ack_s1_agent                                                                                                                                                                                                                                                                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 12.6 (12.6)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_ack_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; Computer_System ;
;          |altera_merlin_slave_agent:fpga_done_s1_agent|                                          ; 14.3 (2.3)           ; 11.8 (1.8)                       ; 0.0 (0.0)                                         ; 2.5 (0.5)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_done_s1_agent                                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 12.0 (12.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; Computer_System ;
;          |altera_merlin_slave_agent:fpga_output_data_s1_agent|                                   ; 14.1 (1.3)           ; 11.8 (1.0)                       ; 0.0 (0.0)                                         ; 2.3 (0.3)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_output_data_s1_agent                                                                                                                                                                                                                                                                 ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 12.8 (12.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_output_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; Computer_System ;
;          |altera_merlin_slave_agent:hex3_hex0_s1_agent|                                          ; 15.3 (3.8)           ; 12.8 (3.3)                       ; 0.0 (0.0)                                         ; 2.5 (0.5)                        ; 0.0 (0.0)            ; 24 (7)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex3_hex0_s1_agent                                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 11.5 (11.5)          ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex3_hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; Computer_System ;
;          |altera_merlin_slave_agent:hps_fclk_s1_agent|                                           ; 16.2 (2.8)           ; 13.5 (2.6)                       ; 0.0 (0.0)                                         ; 2.8 (0.3)                        ; 0.0 (0.0)            ; 23 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_fclk_s1_agent                                                                                                                                                                                                                                                                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 13.4 (13.4)          ; 10.9 (10.9)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_fclk_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; Computer_System ;
;          |altera_merlin_slave_agent:hps_input_addr_s1_agent|                                     ; 16.5 (4.0)           ; 13.2 (3.3)                       ; 0.0 (0.0)                                         ; 3.3 (0.8)                        ; 0.0 (0.0)            ; 23 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_input_addr_s1_agent                                                                                                                                                                                                                                                                   ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 12.5 (12.5)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_input_addr_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; Computer_System ;
;          |altera_merlin_slave_agent:hps_input_data_s1_agent|                                     ; 16.4 (4.5)           ; 13.4 (3.5)                       ; 0.0 (0.0)                                         ; 3.0 (1.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_input_data_s1_agent                                                                                                                                                                                                                                                                   ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 11.9 (11.9)          ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_input_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; Computer_System ;
;          |altera_merlin_slave_agent:hps_reset_s1_agent|                                          ; 16.8 (3.5)           ; 13.8 (3.0)                       ; 0.0 (0.0)                                         ; 3.0 (0.5)                        ; 0.0 (0.0)            ; 24 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_reset_s1_agent                                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 13.3 (13.3)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; Computer_System ;
;          |altera_merlin_slave_agent:hps_valid_s1_agent|                                          ; 17.0 (2.7)           ; 13.5 (2.7)                       ; 0.0 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_valid_s1_agent                                                                                                                                                                                                                                                                        ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 14.3 (14.3)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_valid_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; Computer_System ;
;          |altera_merlin_slave_agent:slider_switches_s1_agent|                                    ; 17.5 (3.9)           ; 13.8 (3.4)                       ; 0.0 (0.0)                                         ; 3.8 (0.5)                        ; 0.0 (0.0)            ; 24 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:slider_switches_s1_agent                                                                                                                                                                                                                                                                  ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 13.6 (13.6)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                    ; Computer_System ;
;          |altera_merlin_slave_translator:fpga_ack_s1_translator|                                 ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fpga_ack_s1_translator                                                                                                                                                                                                                                                               ; Computer_System ;
;          |altera_merlin_slave_translator:fpga_done_s1_translator|                                ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fpga_done_s1_translator                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_slave_translator:fpga_output_data_s1_translator|                         ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fpga_output_data_s1_translator                                                                                                                                                                                                                                                       ; Computer_System ;
;          |altera_merlin_slave_translator:hex3_hex0_s1_translator|                                ; 6.7 (6.7)            ; 6.4 (6.4)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex3_hex0_s1_translator                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_slave_translator:hps_fclk_s1_translator|                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_fclk_s1_translator                                                                                                                                                                                                                                                               ; Computer_System ;
;          |altera_merlin_slave_translator:hps_input_addr_s1_translator|                           ; 6.2 (6.2)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_input_addr_s1_translator                                                                                                                                                                                                                                                         ; Computer_System ;
;          |altera_merlin_slave_translator:hps_input_data_s1_translator|                           ; 8.6 (8.6)            ; 8.1 (8.1)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_input_data_s1_translator                                                                                                                                                                                                                                                         ; Computer_System ;
;          |altera_merlin_slave_translator:hps_reset_s1_translator|                                ; 3.6 (3.6)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_reset_s1_translator                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_slave_translator:hps_valid_s1_translator|                                ; 3.0 (3.0)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_valid_s1_translator                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_merlin_slave_translator:slider_switches_s1_translator|                          ; 6.2 (6.2)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:slider_switches_s1_translator                                                                                                                                                                                                                                                        ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                 ; 17.7 (17.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                               ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                 ; 11.9 (11.9)          ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                               ; Computer_System ;
;       |altera_reset_controller:rst_controller|                                                   ; 1.7 (0.3)            ; 1.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                               ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; Computer_System ;
;    |HexDigit:Digit0|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit0                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;    |HexDigit:Digit1|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit1                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;    |HexDigit:Digit2|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit2                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;    |HexDigit:Digit3|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit3                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;    |ModelV3:modelv3|                                                                             ; 7789.1 (9.8)         ; 7883.1 (9.8)                     ; 114.0 (0.0)                                       ; 20.0 (0.0)                       ; 0.0 (0.0)            ; 6423 (18)           ; 7004 (19)                 ; 0 (0)         ; 133376            ; 24    ; 12         ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3                                                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;       |Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|                                                ; 467.0 (467.0)        ; 467.0 (467.0)                    ; 4.0 (4.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 673 (673)           ; 275 (275)                 ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI                                                                                                                                                                                                                                                                                                                                          ; work            ;
;          |SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX                                                                                                                                                                                                                                                                                                  ; work            ;
;          |SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH                                                                                                                                                                                                                                                                                                  ; work            ;
;          |SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL                                                                                                                                                                                                                                                                                                  ; work            ;
;          |SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV                                                                                                                                                                                                                                                                                                  ; work            ;
;       |Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|                                                          ; 126.0 (126.0)        ; 132.0 (132.0)                    ; 7.0 (7.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 246 (246)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV                                                                                                                                                                                                                                                                                                                                                    ; work            ;
;          |SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC                                                                                                                                                                                                                                                                                                            ; work            ;
;          |SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ                                                                                                                                                                                                                                                                                                            ; work            ;
;          |SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV                                                                                                                                                                                                                                                                                                            ; work            ;
;          |SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF                                                                                                                                                                                                                                                                                                            ; work            ;
;       |Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|                                                  ; 6550.6 (6165.8)      ; 6630.1 (6224.6)                  ; 94.5 (73.0)                                       ; 15.0 (14.2)                      ; 0.0 (0.0)            ; 4874 (4074)         ; 5903 (5903)               ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP                                                                                                                                                                                                                                                                                                                                            ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_BVJHX|                                                 ; 21.4 (21.4)          ; 24.4 (24.4)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_BVJHX                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_CPVXI|                                                 ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_CPVXI                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_CXYIP|                                                 ; 12.5 (12.5)          ; 12.7 (12.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_CXYIP                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_DCJXE|                                                 ; 21.5 (21.5)          ; 26.8 (26.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_DCJXE                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_DYDPU|                                                 ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_DYDPU                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_EAUUN|                                                 ; 21.2 (21.2)          ; 23.5 (23.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_EAUUN                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_EIKYH|                                                 ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_EIKYH                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_FGHDZ|                                                 ; 13.3 (13.3)          ; 14.0 (14.0)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_FGHDZ                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_GACAF|                                                 ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_GACAF                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_GFGZG|                                                 ; 12.1 (12.1)          ; 13.2 (13.2)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_GFGZG                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_MELAM|                                                 ; 12.4 (12.4)          ; 12.7 (12.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_MELAM                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_OANZE|                                                 ; 12.5 (12.5)          ; 12.9 (12.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_OANZE                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_OXCQM|                                                 ; 21.7 (21.7)          ; 26.7 (26.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_OXCQM                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_QLSIY|                                                 ; 12.9 (12.9)          ; 13.2 (13.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_QLSIY                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_SZQLP|                                                 ; 12.2 (12.2)          ; 12.3 (12.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_SZQLP                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_TGMBV|                                                 ; 22.7 (22.7)          ; 25.0 (25.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_TGMBV                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_VEZHK|                                                 ; 23.8 (23.8)          ; 25.2 (25.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_VEZHK                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_VKNLU|                                                 ; 13.4 (13.4)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_VKNLU                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_WVCSV|                                                 ; 11.9 (11.9)          ; 11.9 (11.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_WVCSV                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_XCBQQ|                                                 ; 24.2 (24.2)          ; 24.6 (24.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_XCBQQ                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_YHALR|                                                 ; 13.7 (13.7)          ; 13.9 (13.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_YHALR                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_ZNEXX|                                                 ; 13.7 (13.7)          ; 14.0 (14.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_ZNEXX                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_ZVDAL|                                                 ; 24.0 (24.0)          ; 24.5 (24.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_ZVDAL                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMax_RRWYK:SignedMax_RRWYK_ZVMBI|                                                 ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMax_RRWYK:SignedMax_RRWYK_ZVMBI                                                                                                                                                                                                                                                                                                      ; work            ;
;          |SignedMult_MRMTA:SignedMult_MRMTA_OPXHL|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMult_MRMTA:SignedMult_MRMTA_OPXHL                                                                                                                                                                                                                                                                                                    ; work            ;
;       |Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|                                                        ; 635.5 (620.5)        ; 644.2 (629.8)                    ; 8.7 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 612 (582)           ; 705 (705)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU                                                                                                                                                                                                                                                                                                                                                  ; work            ;
;          |SignedMax_CPTRB:SignedMax_CPTRB_LEARM|                                                 ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|SignedMax_CPTRB:SignedMax_CPTRB_LEARM                                                                                                                                                                                                                                                                                                            ; work            ;
;       |trans_mem0:trans_mem0_BYNIY|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 93312             ; 16    ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY                                                                                                                                                                                                                                                                                                                                                        ; work            ;
;          |altsyncram:memory_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 93312             ; 16    ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                ; work            ;
;             |altsyncram_7qk1:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 93312             ; 16    ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated                                                                                                                                                                                                                                                                                                 ; work            ;
;       |trans_mem1:trans_mem1_DIDYK|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 21632             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem1:trans_mem1_DIDYK                                                                                                                                                                                                                                                                                                                                                        ; work            ;
;          |altsyncram:memory_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 21632             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem1:trans_mem1_DIDYK|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                ; work            ;
;             |altsyncram_lpk1:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 21632             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem1:trans_mem1_DIDYK|altsyncram:memory_rtl_0|altsyncram_lpk1:auto_generated                                                                                                                                                                                                                                                                                                 ; work            ;
;       |trans_mem2:trans_mem2_HRQXH|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH                                                                                                                                                                                                                                                                                                                                                        ; work            ;
;          |altsyncram:memory_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                ; work            ;
;             |altsyncram_hpk1:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated                                                                                                                                                                                                                                                                                                 ; work            ;
;    |input_mem:model_input_mem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12544             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|input_mem:model_input_mem                                                                                                                                                                                                                                                                                                                                                                          ; work            ;
;       |altsyncram:memory_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12544             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|input_mem:model_input_mem|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                  ; work            ;
;          |altsyncram_3nk1:auto_generated|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12544             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated                                                                                                                                                                                                                                                                                                                   ; work            ;
;    |output_mem:model_output_mem|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|output_mem:model_output_mem                                                                                                                                                                                                                                                                                                                                                                        ; work            ;
;       |altsyncram:memory_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|output_mem:model_output_mem|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                ; work            ;
;          |altsyncram_5gk1:auto_generated|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|output_mem:model_output_mem|altsyncram:memory_rtl_0|altsyncram_5gk1:auto_generated                                                                                                                                                                                                                                                                                                                 ; work            ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; DRAM_DQ[0]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - model_valid~0                                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - fpga_ack~0                                                                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - fpga_done~1                                                                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - max_index[0]~3                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex_display_reg~0                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex_display_reg[6]~1                                                                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hex_display_reg~2                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex_display_reg~3                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex_display_reg~4                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex_display_reg~5                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - state~23                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - output_mem_read_addr~0                                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - output_mem_read_addr[1]~1                                                                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - output_mem_read_addr~2                                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - output_mem_read_addr~3                                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - state~29                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - output_mem_read_addr~4                                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - state~30                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - state~31                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - state~32                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - state~33                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - state~34                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - state~35                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - model_reset~2                                                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[0]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[1]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[2]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[3]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[4]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[5]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[6]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[7]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[8]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[9]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - input_mem_clk                                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                                     ; 7089    ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                  ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 46      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                               ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 4       ; Async. clear                            ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0|always0~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y34_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y35_N9                           ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y19_N36                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y19_N54                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y19_N30                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[3]~2                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y20_N27                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                    ; FF_X46_Y20_N14                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ; FF_X45_Y20_N8                                ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 2654    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Computer_System:The_System|Computer_System_hps_input_addr:hps_input_addr|always0~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y29_N9                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_hps_input_data:hps_input_data|always0~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y32_N24                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                         ; LABCELL_X50_Y38_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y38_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y46_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y46_N3                           ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N36                          ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N0                           ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N42                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N57                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N3                           ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N54                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y46_N21                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N5                                ; 50      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N2                                ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N35                               ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N32                               ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N47                               ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                    ; FF_X45_Y45_N44                               ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y46_N45                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|awready~1                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y35_N27                          ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                        ; LABCELL_X50_Y38_N39                          ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                ; MLABCELL_X47_Y41_N33                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                         ; LABCELL_X48_Y41_N54                          ; 91      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                             ; FF_X57_Y36_N44                               ; 126     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                     ; FF_X48_Y42_N56                               ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                             ; LABCELL_X46_Y46_N12                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                    ; LABCELL_X45_Y46_N15                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                          ; LABCELL_X46_Y46_N21                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]~0                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y35_N24                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[2]~0                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y36_N30                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                               ; FF_X50_Y36_N8                                ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~5                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y46_N30                          ; 121     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y46_N42                          ; 113     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X62_Y30_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y30_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X63_Y30_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y30_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X63_Y29_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y29_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X64_Y28_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y29_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X63_Y27_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y27_N24                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y28_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                         ; LABCELL_X63_Y34_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y34_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_ack_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y26_N45                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_done_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y23_N57                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_output_data_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y23_N12                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_output_data_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y22_N48                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y33_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y33_N48                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y33_N3                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_fclk_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y21_N27                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_fclk_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                      ; LABCELL_X67_Y21_N12                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_addr_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y33_N39                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_addr_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X62_Y29_N30                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_addr_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y29_N6                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_data_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y31_N15                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_data_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y31_N30                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_input_data_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y30_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_reset_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y25_N0                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_reset_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y25_N36                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_valid_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y24_N33                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_valid_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                     ; LABCELL_X68_Y24_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y34_N51                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y24_N36                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                               ; LABCELL_X66_Y27_N57                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0                                                                                                                                                                                                               ; LABCELL_X63_Y31_N15                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y31_N48                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                   ; LABCELL_X57_Y27_N9                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_ack_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                      ; LABCELL_X57_Y26_N9                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                  ; LABCELL_X57_Y24_N45                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X56_Y23_N6                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                           ; LABCELL_X56_Y25_N3                           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_output_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X57_Y25_N18                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X63_Y34_N48                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex3_hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; MLABCELL_X65_Y33_N27                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                     ; LABCELL_X63_Y29_N0                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_fclk_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                      ; LABCELL_X66_Y27_N27                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LABCELL_X62_Y30_N48                          ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LABCELL_X61_Y31_N33                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LABCELL_X62_Y32_N30                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_input_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LABCELL_X68_Y32_N21                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X63_Y27_N0                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X68_Y27_N33                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_valid_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X64_Y29_N0                           ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_valid_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X64_Y28_N54                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                              ; LABCELL_X62_Y28_N48                          ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                               ; LABCELL_X61_Y28_N18                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_ack_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                          ; LABCELL_X67_Y26_N57                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X63_Y23_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_output_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                  ; LABCELL_X62_Y22_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                            ; LABCELL_X57_Y29_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~1                                                                                                                                                                                                                                                         ; LABCELL_X55_Y30_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                            ; LABCELL_X64_Y30_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X47_Y40_N14                               ; 93      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                        ; FF_X42_Y21_N53                               ; 2418    ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y21_N39                          ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|Decoder0~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y31_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|Decoder0~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y31_N36                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|Decoder0~2                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y31_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|Decoder0~3                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y31_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|cr[2]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y30_N57                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|cr[2]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y30_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|inp_addr[10]~0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y31_N54                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_addr[0]~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y27_N51                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_data[15]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y31_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|out_we                                                                                                                                                                                                                                                                                                                                                            ; FF_X17_Y29_N22                               ; 5       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|state.0101                                                                                                                                                                                                                                                                                                                                                        ; FF_X15_Y31_N26                               ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ti[2]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y34_N48                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|ti[2]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y33_N39                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|tj[5]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y33_N57                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|tj[5]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y33_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[1]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y31_N3                           ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|wc[1]~2                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y29_N45                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ_reset                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X28_Y31_N17                               ; 228     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|Decoder0~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y31_N12                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y31_N18                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|Decoder0~2                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y31_N21                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|Decoder0~3                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y31_N33                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[6]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y32_N33                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[6]~0                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y31_N42                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_we                                                                                                                                                                                                                                                                                                                                                                      ; FF_X34_Y31_N40                               ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|state.0100                                                                                                                                                                                                                                                                                                                                                                  ; FF_X34_Y32_N5                                ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|ti[3]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y31_N9                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|tj[9]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y32_N18                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|tj[9]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y31_N24                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|wc[2]~2                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y31_N54                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Conv2D_XSIDO_reset                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y31_N14                               ; 92      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[2]~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y24_N15                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_x[2]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y24_N18                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|curr_y[7]~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y23_N27                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[8]~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y25_N33                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[0][8]~4                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y16_N57                          ; 137     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[104][0]~25                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N42                           ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[112][0]~17                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N12                           ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[120][0]~33                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y8_N15                           ; 141     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[128][0]~6                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X60_Y16_N21                          ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[136][0]~22                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y19_N27                          ; 143     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[144][0]~14                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y19_N24                          ; 143     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[152][0]~30                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y20_N48                          ; 153     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[160][0]~10                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y21_N9                           ; 142     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[168][0]~26                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N33                           ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[16][0]~12                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y18_N9                           ; 138     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[176][0]~18                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N54                           ; 141     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[184][0]~34                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y21_N51                         ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[192][0]~7                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y8_N6                            ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[200][0]~23                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y21_N21                         ; 143     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[208][0]~15                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y19_N27                          ; 143     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[216][0]~31                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y13_N39                          ; 140     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[224][0]~11                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y18_N3                           ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[232][0]~27                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y22_N15                          ; 144     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[240][0]~19                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y15_N57                          ; 149     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[248][0]~35                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y11_N6                          ; 131     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[24][0]~28                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y18_N24                          ; 142     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][0]~0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y15_N27                         ; 150     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][0]~1                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y19_N57                         ; 155     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][0]~2                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y8_N45                           ; 151     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[280][0]~3                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y21_N18                         ; 150     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[32][0]~8                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y18_N27                          ; 140     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[40][0]~24                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y21_N51                          ; 139     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[48][0]~16                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y12_N24                         ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[56][0]~32                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y13_N30                          ; 142     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[64][0]~5                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y16_N39                          ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[72][0]~21                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y8_N30                           ; 142     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[80][0]~13                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y21_N18                          ; 141     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[88][0]~29                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y19_N33                          ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[8][0]~20                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y8_N57                           ; 139     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[96][0]~9                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y8_N15                           ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_data[15]~1                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X82_Y22_N27                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_we                                                                                                                                                                                                                                                                                                                                                              ; FF_X82_Y22_N13                               ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[7]~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y23_N15                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[7]~1                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y22_N21                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0110                                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y23_N38                               ; 5215    ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state~31                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y25_N0                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|weights_ra[6]~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X82_Y22_N9                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[0][15]~2                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N45                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[10][0]~7                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y25_N30                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[11][0]~23                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N3                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[12][0]~11                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N48                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[13][0]~27                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N57                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[14][0]~15                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y25_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[15][0]~30                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N33                         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[16][0]~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N18                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[17][0]~16                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N9                           ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[18][0]~4                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N6                           ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[19][0]~20                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N27                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[1][15]~18                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N54                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[20][0]~8                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N33                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[21][0]~24                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N51                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[22][0]~12                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N36                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[23][0]~28                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y25_N42                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[24][0]~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N21                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[25][0]~17                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N24                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[26][0]~5                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N39                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[27][0]~21                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N30                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[28][0]~9                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[29][0]~25                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y23_N51                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[2][15]~6                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y25_N39                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[30][0]~13                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y24_N30                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[3][15]~22                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y24_N24                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[4][0]~10                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N42                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[5][0]~26                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y24_N15                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[6][0]~14                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y25_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[7][0]~29                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y25_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[8][0]~3                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y24_N48                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|window[9][0]~19                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y25_N12                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_FC_YJWNR_reset                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X27_Y27_N29                               ; 192     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[11]~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y35_N51                          ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_x[11]~1                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y34_N48                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|curr_y[5]~2                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y33_N39                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|inp_addr[0]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y33_N24                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_addr[5]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y33_N51                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_data[13]~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y34_N24                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|out_we                                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y34_N4                                ; 5       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.0110                                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y34_N44                               ; 552     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.1000                                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y34_N14                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[0][0]~11                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y38_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[10][0]~18                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y35_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[11][0]~20                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y35_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[12][0]~12                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y37_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[13][0]~14                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y36_N6                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[14][0]~15                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y37_N57                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[15][0]~17                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y35_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[16][0]~35                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y36_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[17][0]~34                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y35_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[18][0]~30                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y35_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[19][0]~32                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y36_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[1][0]~10                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y36_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[20][0]~24                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y35_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[21][0]~26                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y36_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[22][0]~27                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y36_N33                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[23][0]~29                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y35_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[24][0]~46                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y37_N21                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[25][0]~45                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y36_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[26][0]~41                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y36_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[27][0]~43                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y38_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[28][0]~36                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y36_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[29][0]~38                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y36_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[2][0]~6                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y36_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[30][0]~39                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y36_N39                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[31][0]~40                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y36_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[3][0]~8                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y36_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[4][0]~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y35_N39                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[5][0]~2                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y36_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[6][0]~3                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y35_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[7][0]~5                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y35_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[8][0]~23                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y35_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|window[9][0]~22                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y35_N15                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ModelV3:modelv3|Maxpool_ZSYYF_reset                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X28_Y31_N44                               ; 183     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; fpga_ack                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X78_Y24_N59                               ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; hex_display_reg[6]~1                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y24_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hex_display_reg~0                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y24_N42                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; input_mem_clk                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y24_N6                           ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; max_index[0]~3                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y24_N48                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; model_reset                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X78_Y24_N2                                ; 15      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; output_mem_read_addr[1]~1                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y24_N12                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                           ; PIN_AF14                              ; 7089    ; Global Clock         ; GCLK5            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK15           ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 2654    ; Global Clock         ; GCLK6            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|state.0110                                                                                   ; 5215    ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2418    ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|Add10~17                                                                                     ; 753     ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|Add10~5                                                                                      ; 753     ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|Add10~1                                                                                      ; 753     ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[0]~DUPLICATE                                                                           ; 743     ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|state.0110                                                                                         ; 552     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
; Name                                                                                                                                                                                          ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None ; M10K_X41_Y48_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Yes                              ;
; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ALTSYNCRAM                                                                                 ; M10K block ; Simple Dual Port ; Dual Clocks  ; 5832         ; 16           ; 5832         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 93312 ; 5832                        ; 16                          ; 5832                        ; 16                          ; 93312               ; 16          ; 0          ; None ; M10K_X26_Y36_N0, M10K_X41_Y33_N0, M10K_X38_Y35_N0, M10K_X26_Y31_N0, M10K_X26_Y34_N0, M10K_X26_Y32_N0, M10K_X41_Y31_N0, M10K_X38_Y31_N0, M10K_X41_Y32_N0, M10K_X41_Y34_N0, M10K_X38_Y32_N0, M10K_X38_Y36_N0, M10K_X38_Y33_N0, M10K_X38_Y34_N0, M10K_X26_Y33_N0, M10K_X26_Y35_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
; ModelV3:modelv3|trans_mem1:trans_mem1_DIDYK|altsyncram:memory_rtl_0|altsyncram_lpk1:auto_generated|ALTSYNCRAM                                                                                 ; M10K block ; Simple Dual Port ; Dual Clocks  ; 1352         ; 16           ; 1352         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 21632 ; 1352                        ; 16                          ; 1352                        ; 16                          ; 21632               ; 4           ; 0          ; None ; M10K_X14_Y34_N0, M10K_X14_Y32_N0, M10K_X14_Y33_N0, M10K_X14_Y31_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ALTSYNCRAM                                                                                 ; M10K block ; Simple Dual Port ; Dual Clocks  ; 1152         ; 16           ; 1152         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 18432 ; 1152                        ; 16                          ; 1152                        ; 16                          ; 18432               ; 4           ; 0          ; None ; M10K_X14_Y25_N0, M10K_X14_Y27_N0, M10K_X14_Y26_N0, M10K_X14_Y28_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ALTSYNCRAM                                                                                                   ; M10K block ; Simple Dual Port ; Dual Clocks  ; 784          ; 16           ; 784          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 12544 ; 784                         ; 16                          ; 784                         ; 16                          ; 12544               ; 2           ; 0          ; None ; M10K_X69_Y33_N0, M10K_X69_Y32_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
; output_mem:model_output_mem|altsyncram:memory_rtl_0|altsyncram_5gk1:auto_generated|ALTSYNCRAM                                                                                                 ; M10K block ; Simple Dual Port ; Dual Clocks  ; 10           ; 16           ; 10           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 160   ; 10                          ; 16                          ; 10                          ; 16                          ; 160                 ; 1           ; 0          ; None ; M10K_X76_Y24_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 9           ;
; Independent 18x18 plus 36       ; 3           ;
; Total number of DSP blocks      ; 12          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 9           ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                      ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|SignedMult_MRMTA:SignedMult_MRMTA_OPXHL|Mult0~8   ; Independent 18x18         ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JCNFX|Mult0~8 ; Independent 18x18         ; DSP_X20_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_TXHYV|Mult0~8 ; Independent 18x18         ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_MWWSL|Mult0~8 ; Independent 18x18         ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|SignedMult_FAIDC:SignedMult_FAIDC_JOBVH|Mult0~8 ; Independent 18x18         ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult1~mac                                               ; Independent 18x18 plus 36 ; DSP_X32_Y37_N0 ; Mixed               ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|Mult0~mac                                       ; Independent 18x18 plus 36 ; DSP_X20_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_GIJSZ|Mult0~8           ; Independent 18x18         ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_LCBVV|Mult0~8           ; Independent 18x18         ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_FUEYC|Mult0~8           ; Independent 18x18         ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|SignedMult_BQGMO:SignedMult_BQGMO_PJCOF|Mult0~8           ; Independent 18x18         ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|Mult0~mac                                               ; Independent 18x18 plus 36 ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 32,254 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 957 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 9,735 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 5,817 / 56,300 ( 10 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,401 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 51 / 67 ( 76 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 90 / 156 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 244 / 282 ( 87 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 7,144 / 84,580 ( 8 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,500 / 12,676 ( 12 % )   ;
; R14/C12 interconnect drivers                ; 2,121 / 20,720 ( 10 % )   ;
; R3 interconnects                            ; 11,836 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 20,381 / 266,960 ( 8 % )  ;
; Spine clocks                                ; 18 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 296          ; 33           ; 296          ; 0            ; 32           ; 368       ; 296          ; 0            ; 368       ; 368       ; 54           ; 46           ; 0            ; 0            ; 0            ; 54           ; 46           ; 0            ; 0            ; 0            ; 85           ; 46           ; 100          ; 0            ; 0            ; 0            ; 0            ; 263          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 72           ; 335          ; 72           ; 368          ; 336          ; 0         ; 72           ; 368          ; 0         ; 0         ; 314          ; 322          ; 368          ; 368          ; 368          ; 314          ; 322          ; 368          ; 368          ; 368          ; 283          ; 322          ; 268          ; 368          ; 368          ; 368          ; 368          ; 105          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                      ; Destination Clock(s)                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 266.5             ;
; CLOCK_50                                                                             ; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 27.4              ;
; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; CLOCK_50                                                                             ; 7.8               ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                     ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                         ; Destination Register                                                                                                                ; Delay Added in ns ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; max_index[2]                                                            ; Computer_System:The_System|Computer_System_fpga_output_data:fpga_output_data|readdata[2]                                            ; 5.014             ;
; max_index[1]                                                            ; Computer_System:The_System|Computer_System_fpga_output_data:fpga_output_data|readdata[1]                                            ; 5.014             ;
; max_index[3]                                                            ; Computer_System:The_System|Computer_System_fpga_output_data:fpga_output_data|readdata[3]                                            ; 5.002             ;
; max_index[0]                                                            ; Computer_System:The_System|Computer_System_fpga_output_data:fpga_output_data|readdata[0]                                            ; 5.002             ;
; fpga_done                                                               ; Computer_System:The_System|Computer_System_fpga_ack:fpga_done|readdata[0]                                                           ; 4.756             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[4]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 3.014             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[6]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.995             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[2]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.986             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[5]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.983             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[0]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.974             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[7]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.967             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[3]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.952             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[1]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.950             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[8]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.837             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|inp_addr[9]             ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a15~portb_address_reg0                   ; 2.837             ;
; fpga_ack                                                                ; input_mem:model_input_mem|altsyncram:memory_rtl_0|altsyncram_3nk1:auto_generated|ram_block1a9~porta_we_reg                          ; 2.759             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[2]           ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[2]                                                                       ; 0.765             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[0]           ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[2]                                                                       ; 0.748             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[3]           ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[2]                                                                       ; 0.739             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[4]           ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[2]                                                                       ; 0.733             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|ww[1]           ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|kk[2]                                                                       ; 0.709             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[2]                 ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                                                                             ; 0.702             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[0]                 ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                                                                             ; 0.694             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                 ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                                                                             ; 0.665             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[4]                 ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|wr[1]                                                                             ; 0.659             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[12]            ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.603             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[8]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.603             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[6]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.603             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[5]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.603             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[2]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.603             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[9]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.601             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[3]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.601             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[11]            ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.600             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[7]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.600             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[4]             ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.600             ;
; ModelV3:modelv3|Conv2D_XSIDO:Conv2D_XSIDO_CWNFV|out_addr[10]            ; ModelV3:modelv3|trans_mem0:trans_mem0_BYNIY|altsyncram:memory_rtl_0|altsyncram_7qk1:auto_generated|ram_block1a9~porta_address_reg0  ; 0.600             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[4]                 ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|inp_addr[4]                                                                       ; 0.576             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[10]                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|inp_addr[10]                                                                      ; 0.576             ;
; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|kk[12]                ; ModelV3:modelv3|Maxpool_ZSYYF:Maxpool_ZSYYF_TPVBU|inp_addr[12]                                                                      ; 0.575             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]    ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[19][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[35][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[51][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[67][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[83][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[99][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[115][7]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[11][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[27][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[43][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[59][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[75][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[91][7]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[107][7]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[123][7]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_y[2]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_y[1]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_y[0]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[3]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[2]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[1]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|out_x[0]        ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[3][7]                                                                ; 0.543             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][9]                                                              ; 0.541             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[272][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][9]                                                              ; 0.541             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[264][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][9]                                                              ; 0.541             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[280][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[256][9]                                                              ; 0.541             ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[1]          ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[0]                                                                     ; 0.536             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][9]                                                              ; 0.534             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[273][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][9]                                                              ; 0.534             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[265][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][9]                                                              ; 0.534             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[281][9]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][9]                                                              ; 0.534             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[0]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[1]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[2]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[3]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[5]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[6]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[8]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[9]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.516             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]   ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[23][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[39][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[55][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[71][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[87][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[103][14] ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[119][14] ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[15][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[31][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[47][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[63][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[79][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[95][14]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[111][14] ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[127][14] ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[7][14]                                                               ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[4]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[7]     ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|inp_addr[10]    ; ModelV3:modelv3|trans_mem2:trans_mem2_HRQXH|altsyncram:memory_rtl_0|altsyncram_hpk1:auto_generated|ram_block1a12~portb_address_reg0 ; 0.515             ;
; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|r[0]          ; ModelV3:modelv3|Conv2DSum1D_LXJTZ:Conv2DSum1D_LXJTZ_XATMI|jj[0]                                                                     ; 0.515             ;
; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[129][6]  ; ModelV3:modelv3|Maxpool_FC_YJWNR:Maxpool_FC_YJWNR_HVROP|mp_out[257][6]                                                              ; 0.496             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SoC_Computer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 30.21 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 5 total partition(s)
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15
    Info (11162): Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2654 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 6589 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54]
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to *
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61]
Info (332104): Reading SDC File: 'DE1_SoC_Computer.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option.
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK_N]
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option.
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK_N]
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: The_System|arm_a9_hps|fpga_interfaces|hps2fpga|clk  to: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 26 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   37.037       tv_27m
Info (176233): Starting register packing
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 158 registers into blocks of type DSP block
    Extra Info (176220): Created 30 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:44
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 38.22 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 28.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:55
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable
    Info (169065): Pin PS2_CLK has a permanently disabled output enable
    Info (169065): Pin PS2_DAT has a permanently disabled output enable
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 7870 megabytes
    Info: Processing ended: Wed May 11 14:40:19 2022
    Info: Elapsed time: 00:04:00
    Info: Total CPU time (on all processors): 00:06:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/DE1_SoC_Computer.fit.smsg.


