// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenetSynthMatlab,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=16.232000,HLS_SYN_LAT=4644468,HLS_SYN_TPT=none,HLS_SYN_MEM=224,HLS_SYN_DSP=18,HLS_SYN_FF=4382,HLS_SYN_LUT=8993,HLS_VERSION=2018_2}" *)

module lenetSynthMatlab (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputImg_address0,
        inputImg_ce0,
        inputImg_q0,
        netScores_address0,
        netScores_ce0,
        netScores_we0,
        netScores_d0
);

parameter    ap_ST_fsm_state1 = 124'd1;
parameter    ap_ST_fsm_state2 = 124'd2;
parameter    ap_ST_fsm_state3 = 124'd4;
parameter    ap_ST_fsm_state4 = 124'd8;
parameter    ap_ST_fsm_state5 = 124'd16;
parameter    ap_ST_fsm_state6 = 124'd32;
parameter    ap_ST_fsm_state7 = 124'd64;
parameter    ap_ST_fsm_state8 = 124'd128;
parameter    ap_ST_fsm_state9 = 124'd256;
parameter    ap_ST_fsm_state10 = 124'd512;
parameter    ap_ST_fsm_state11 = 124'd1024;
parameter    ap_ST_fsm_state12 = 124'd2048;
parameter    ap_ST_fsm_state13 = 124'd4096;
parameter    ap_ST_fsm_state14 = 124'd8192;
parameter    ap_ST_fsm_state15 = 124'd16384;
parameter    ap_ST_fsm_state16 = 124'd32768;
parameter    ap_ST_fsm_state17 = 124'd65536;
parameter    ap_ST_fsm_state18 = 124'd131072;
parameter    ap_ST_fsm_state19 = 124'd262144;
parameter    ap_ST_fsm_state20 = 124'd524288;
parameter    ap_ST_fsm_state21 = 124'd1048576;
parameter    ap_ST_fsm_state22 = 124'd2097152;
parameter    ap_ST_fsm_state23 = 124'd4194304;
parameter    ap_ST_fsm_state24 = 124'd8388608;
parameter    ap_ST_fsm_state25 = 124'd16777216;
parameter    ap_ST_fsm_state26 = 124'd33554432;
parameter    ap_ST_fsm_state27 = 124'd67108864;
parameter    ap_ST_fsm_state28 = 124'd134217728;
parameter    ap_ST_fsm_state29 = 124'd268435456;
parameter    ap_ST_fsm_state30 = 124'd536870912;
parameter    ap_ST_fsm_state31 = 124'd1073741824;
parameter    ap_ST_fsm_state32 = 124'd2147483648;
parameter    ap_ST_fsm_state33 = 124'd4294967296;
parameter    ap_ST_fsm_state34 = 124'd8589934592;
parameter    ap_ST_fsm_state35 = 124'd17179869184;
parameter    ap_ST_fsm_state36 = 124'd34359738368;
parameter    ap_ST_fsm_state37 = 124'd68719476736;
parameter    ap_ST_fsm_state38 = 124'd137438953472;
parameter    ap_ST_fsm_state39 = 124'd274877906944;
parameter    ap_ST_fsm_state40 = 124'd549755813888;
parameter    ap_ST_fsm_state41 = 124'd1099511627776;
parameter    ap_ST_fsm_state42 = 124'd2199023255552;
parameter    ap_ST_fsm_state43 = 124'd4398046511104;
parameter    ap_ST_fsm_state44 = 124'd8796093022208;
parameter    ap_ST_fsm_state45 = 124'd17592186044416;
parameter    ap_ST_fsm_state46 = 124'd35184372088832;
parameter    ap_ST_fsm_state47 = 124'd70368744177664;
parameter    ap_ST_fsm_state48 = 124'd140737488355328;
parameter    ap_ST_fsm_state49 = 124'd281474976710656;
parameter    ap_ST_fsm_state50 = 124'd562949953421312;
parameter    ap_ST_fsm_state51 = 124'd1125899906842624;
parameter    ap_ST_fsm_state52 = 124'd2251799813685248;
parameter    ap_ST_fsm_state53 = 124'd4503599627370496;
parameter    ap_ST_fsm_state54 = 124'd9007199254740992;
parameter    ap_ST_fsm_state55 = 124'd18014398509481984;
parameter    ap_ST_fsm_state56 = 124'd36028797018963968;
parameter    ap_ST_fsm_state57 = 124'd72057594037927936;
parameter    ap_ST_fsm_state58 = 124'd144115188075855872;
parameter    ap_ST_fsm_state59 = 124'd288230376151711744;
parameter    ap_ST_fsm_state60 = 124'd576460752303423488;
parameter    ap_ST_fsm_state61 = 124'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 124'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 124'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 124'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 124'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 124'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 124'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 124'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 124'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 124'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 124'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 124'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 124'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 124'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 124'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 124'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 124'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 124'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 124'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 124'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 124'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 124'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 124'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 124'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 124'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 124'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 124'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 124'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 124'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 124'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 124'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 124'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 124'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 124'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 124'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 124'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 124'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 124'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 124'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 124'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 124'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 124'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 124'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 124'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 124'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 124'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 124'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 124'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 124'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 124'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 124'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 124'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 124'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 124'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 124'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 124'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 124'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 124'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 124'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 124'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 124'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 124'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 124'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 124'd10633823966279326983230456482242756608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] inputImg_address0;
output   inputImg_ce0;
input  [7:0] inputImg_q0;
output  [3:0] netScores_address0;
output   netScores_ce0;
output   netScores_we0;
output  [31:0] netScores_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputImg_ce0;
reg netScores_ce0;
reg netScores_we0;

(* fsm_encoding = "none" *) reg   [123:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] biasConv1_address0;
reg    biasConv1_ce0;
wire   [31:0] biasConv1_q0;
wire   [7:0] weightsConv1_address0;
reg    weightsConv1_ce0;
wire   [31:0] weightsConv1_q0;
wire   [3:0] biasConv2_address0;
reg    biasConv2_ce0;
wire   [31:0] biasConv2_q0;
wire   [11:0] weightsConv2_address0;
reg    weightsConv2_ce0;
wire   [31:0] weightsConv2_q0;
wire   [15:0] weightsFC1_address0;
reg    weightsFC1_ce0;
wire   [31:0] weightsFC1_q0;
wire   [6:0] biasFC1_address0;
reg    biasFC1_ce0;
wire   [31:0] biasFC1_q0;
wire   [13:0] weightsFC2_address0;
reg    weightsFC2_ce0;
wire   [31:0] weightsFC2_q0;
wire   [6:0] biasFC2_address0;
reg    biasFC2_ce0;
wire   [31:0] biasFC2_q0;
wire   [9:0] weightsFC3_address0;
reg    weightsFC3_ce0;
wire   [31:0] weightsFC3_q0;
wire   [3:0] biasFC3_address0;
reg    biasFC3_ce0;
wire   [31:0] biasFC3_q0;
wire   [31:0] grp_fu_1453_p2;
reg   [31:0] reg_1488;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state116;
wire   [31:0] grp_fu_1428_p2;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state120;
wire   [13:0] f_cast_fu_1507_p1;
reg   [13:0] f_cast_reg_4182;
wire    ap_CS_fsm_state2;
wire   [8:0] f_cast1_fu_1511_p1;
reg   [8:0] f_cast1_reg_4187;
wire   [2:0] f_5_fu_1521_p2;
reg   [2:0] f_5_reg_4195;
wire   [0:0] exitcond33_fu_1515_p2;
reg   [31:0] biasConv1_load_reg_4205;
wire    ap_CS_fsm_state3;
wire   [13:0] phi_mul_cast_fu_1532_p1;
reg   [13:0] phi_mul_cast_reg_4210;
wire    ap_CS_fsm_state4;
wire   [12:0] next_mul_fu_1536_p2;
reg   [12:0] next_mul_reg_4215;
wire   [4:0] r_4_fu_1548_p2;
reg   [4:0] r_4_reg_4223;
wire   [9:0] c_cast1_fu_1554_p1;
reg   [9:0] c_cast1_reg_4228;
wire    ap_CS_fsm_state5;
wire   [4:0] c_4_fu_1564_p2;
reg   [4:0] c_4_reg_4236;
wire   [4:0] k4_cast2_fu_1570_p1;
reg   [4:0] k4_cast2_reg_4241;
wire    ap_CS_fsm_state6;
wire   [2:0] k_9_fu_1580_p2;
reg   [2:0] k_9_reg_4249;
wire   [4:0] tmp_17_fu_1586_p2;
reg   [4:0] tmp_17_reg_4254;
wire   [0:0] exitcond30_fu_1574_p2;
wire   [4:0] p_shl6_fu_1592_p3;
reg   [4:0] p_shl6_reg_4259;
wire   [8:0] tmp_18_fu_1624_p2;
reg   [8:0] tmp_18_reg_4264;
wire   [2:0] colOutIdx_2_fu_1640_p2;
reg   [2:0] colOutIdx_2_reg_4272;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond29_fu_1634_p2;
wire   [4:0] tmp_24_fu_1670_p2;
reg   [4:0] tmp_24_reg_4282;
wire   [8:0] tmp_27_fu_1714_p2;
reg   [8:0] tmp_27_reg_4287;
reg   [7:0] inputImg_load_reg_4292;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [31:0] weightsConv1_load_reg_4307;
wire    ap_CS_fsm_state11;
wire   [31:0] grp_fu_1457_p1;
reg   [31:0] tmp_30_reg_4312;
wire   [31:0] fv11_q0;
wire    ap_CS_fsm_state16;
wire   [2:0] k_10_fu_1741_p2;
reg   [2:0] k_10_reg_4325;
wire    ap_CS_fsm_state17;
wire   [0:0] exitcond_i_fu_1735_p2;
wire   [13:0] tmp_14_fu_1791_p2;
reg   [13:0] tmp_14_reg_4335;
wire    ap_CS_fsm_state18;
wire   [13:0] phi_mul2_cast_fu_1804_p1;
reg   [13:0] phi_mul2_cast_reg_4345;
wire    ap_CS_fsm_state25;
wire   [12:0] next_mul3_fu_1808_p2;
reg   [12:0] next_mul3_reg_4350;
wire   [4:0] k_fu_1820_p2;
reg   [4:0] k_reg_4358;
wire   [4:0] colOutIdx_fu_1832_p2;
reg   [4:0] colOutIdx_reg_4366;
wire    ap_CS_fsm_state26;
wire   [8:0] tmp_4_fu_1862_p2;
reg   [8:0] tmp_4_reg_4371;
wire   [0:0] exitcond27_fu_1826_p2;
wire   [2:0] b_k_4_fu_1878_p2;
reg   [2:0] b_k_4_reg_4379;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_8_fu_1902_p1;
reg   [63:0] tmp_8_reg_4384;
wire   [0:0] exitcond26_fu_1872_p2;
wire   [10:0] indvarinc_fu_1958_p2;
wire    ap_CS_fsm_state29;
reg   [31:0] maxval_1_load_reg_4414;
wire    ap_CS_fsm_state30;
reg   [31:0] maxval_1_3_load_reg_4419;
wire   [8:0] f_1_cast_fu_1975_p1;
reg   [8:0] f_1_cast_reg_4424;
wire   [2:0] f_6_fu_1989_p2;
reg   [2:0] f_6_reg_4432;
wire  signed [31:0] tmp_5_cast_fu_2001_p1;
reg  signed [31:0] tmp_5_cast_reg_4437;
wire   [0:0] exitcond25_fu_1983_p2;
wire   [13:0] phi_mul4_cast_fu_2005_p1;
reg   [13:0] phi_mul4_cast_reg_4447;
wire    ap_CS_fsm_state31;
wire   [12:0] next_mul5_fu_2009_p2;
reg   [12:0] next_mul5_reg_4452;
wire   [3:0] r_5_fu_2021_p2;
reg   [3:0] r_5_reg_4460;
wire   [13:0] tmp_21_fu_2045_p2;
reg   [13:0] tmp_21_reg_4465;
wire   [0:0] exitcond24_fu_2015_p2;
wire   [31:0] p_Val2_s_fu_2051_p1;
reg   [31:0] p_Val2_s_reg_4470;
wire   [3:0] colOutIdx_15_fu_2061_p2;
reg   [3:0] colOutIdx_15_reg_4480;
wire    ap_CS_fsm_state32;
wire   [7:0] b_k_5_cast_fu_2075_p1;
reg   [7:0] b_k_5_cast_reg_4485;
wire   [0:0] exitcond23_fu_2055_p2;
wire   [0:0] tmp_32_fu_2079_p1;
reg   [0:0] tmp_32_reg_4490;
wire    ap_CS_fsm_state33;
wire   [1:0] j_2_fu_2089_p2;
reg   [1:0] j_2_reg_4499;
wire  signed [13:0] tmp_45_fu_2138_p2;
reg  signed [13:0] tmp_45_reg_4504;
wire   [0:0] exitcond22_fu_2083_p2;
wire  signed [13:0] tmp_51_fu_2152_p2;
reg  signed [13:0] tmp_51_reg_4514;
wire   [7:0] tmp_47_fu_2178_p2;
reg   [7:0] tmp_47_reg_4524;
wire  signed [31:0] p_Val2_6_fu_2312_p3;
reg  signed [31:0] p_Val2_6_reg_4529;
wire    ap_CS_fsm_state34;
wire   [7:0] f_2_cast_fu_2560_p1;
reg   [7:0] f_2_cast_reg_4539;
wire    ap_CS_fsm_state40;
wire   [4:0] f_7_fu_2570_p2;
reg   [4:0] f_7_reg_4547;
wire   [0:0] exitcond21_fu_2564_p2;
reg   [31:0] biasConv2_load_reg_4557;
wire    ap_CS_fsm_state41;
wire   [3:0] r_6_fu_2587_p2;
reg   [3:0] r_6_reg_4565;
wire    ap_CS_fsm_state42;
wire   [10:0] tmp13_fu_2613_p2;
reg   [10:0] tmp13_reg_4570;
wire   [0:0] exitcond20_fu_2581_p2;
wire   [3:0] c_5_fu_2625_p2;
reg   [3:0] c_5_reg_4578;
wire    ap_CS_fsm_state43;
wire   [2:0] k_14_fu_2641_p2;
reg   [2:0] k_14_reg_4586;
wire    ap_CS_fsm_state44;
wire   [11:0] tmp_75_fu_2657_p2;
reg   [11:0] tmp_75_reg_4591;
wire   [0:0] exitcond18_fu_2635_p2;
wire   [8:0] tmp_76_fu_2691_p2;
reg   [8:0] tmp_76_reg_4596;
wire   [12:0] tmp_79_fu_2709_p2;
reg   [12:0] tmp_79_reg_4601;
wire   [2:0] colOutIdx_10_fu_2725_p2;
reg   [2:0] colOutIdx_10_reg_4609;
wire    ap_CS_fsm_state45;
wire   [7:0] tmp_87_fu_2761_p2;
reg   [7:0] tmp_87_reg_4614;
wire   [0:0] exitcond17_fu_2719_p2;
wire   [6:0] tmp_88_fu_2791_p2;
reg   [6:0] tmp_88_reg_4619;
wire   [10:0] tmp_89_fu_2821_p2;
reg   [10:0] tmp_89_reg_4624;
wire   [2:0] b_k_8_fu_2841_p2;
reg   [2:0] b_k_8_reg_4632;
wire    ap_CS_fsm_state46;
wire   [0:0] exitcond16_fu_2835_p2;
wire   [8:0] tmp_101_fu_2879_p2;
reg   [8:0] tmp_101_reg_4642;
wire   [31:0] pool1ActivationMap_q0;
reg   [31:0] pool1ActivationMap_l_reg_4652;
wire    ap_CS_fsm_state47;
reg   [31:0] weightsConv2_load_reg_4657;
wire   [31:0] fv14_q0;
wire    ap_CS_fsm_state54;
wire   [2:0] k_20_fu_2951_p2;
reg   [2:0] k_20_reg_4670;
wire    ap_CS_fsm_state55;
wire   [0:0] exitcond_i1_fu_2945_p2;
wire   [10:0] tmp_80_fu_2979_p2;
reg   [10:0] tmp_80_reg_4680;
wire    ap_CS_fsm_state56;
wire   [3:0] k_11_fu_2994_p2;
reg   [3:0] k_11_reg_4693;
wire    ap_CS_fsm_state63;
wire   [10:0] tmp8_fu_3020_p2;
reg   [10:0] tmp8_reg_4698;
wire   [0:0] exitcond15_fu_2988_p2;
wire   [3:0] colOutIdx_5_fu_3032_p2;
reg   [3:0] colOutIdx_5_reg_4706;
wire    ap_CS_fsm_state64;
wire   [7:0] tmp_33_fu_3038_p3;
reg   [7:0] tmp_33_reg_4711;
wire   [0:0] exitcond14_fu_3026_p2;
wire   [4:0] b_k_6_fu_3056_p2;
reg   [4:0] b_k_6_reg_4719;
wire    ap_CS_fsm_state65;
wire   [63:0] tmp_72_fu_3076_p1;
reg   [63:0] tmp_72_reg_4724;
wire   [0:0] exitcond13_fu_3050_p2;
wire   [8:0] indvarinc1_fu_3132_p2;
wire    ap_CS_fsm_state67;
wire   [7:0] f_3_cast_fu_3157_p1;
reg   [7:0] f_3_cast_reg_4756;
wire    ap_CS_fsm_state68;
wire   [4:0] f_8_fu_3167_p2;
reg   [4:0] f_8_reg_4764;
wire   [7:0] tmp_48_fu_3173_p2;
reg   [7:0] tmp_48_reg_4769;
wire   [0:0] exitcond12_fu_3161_p2;
wire   [2:0] r_7_fu_3185_p2;
reg   [2:0] r_7_reg_4782;
wire    ap_CS_fsm_state69;
wire   [10:0] p_shl35_cast_fu_3207_p1;
reg   [10:0] p_shl35_cast_reg_4787;
wire   [0:0] exitcond11_fu_3179_p2;
wire   [11:0] p_shl36_cast_fu_3225_p1;
reg   [11:0] p_shl36_cast_reg_4792;
wire   [11:0] p_shl37_cast_fu_3237_p1;
reg   [11:0] p_shl37_cast_reg_4797;
wire   [31:0] p_Val2_s_41_fu_3241_p1;
reg   [31:0] p_Val2_s_41_reg_4802;
wire   [2:0] colOutIdx_16_fu_3251_p2;
reg   [2:0] colOutIdx_16_reg_4812;
wire    ap_CS_fsm_state70;
wire   [1:0] j_3_fu_3263_p2;
reg   [1:0] j_3_reg_4820;
wire    ap_CS_fsm_state71;
wire   [0:0] tmp_165_fu_3269_p1;
reg   [0:0] tmp_165_reg_4825;
wire   [0:0] exitcond9_fu_3257_p2;
wire   [10:0] tmp_121_fu_3300_p2;
reg   [10:0] tmp_121_reg_4831;
wire   [11:0] tmp_131_fu_3315_p2;
reg   [11:0] tmp_131_reg_4841;
wire   [31:0] tmp_139_fu_3501_p2;
reg   [31:0] tmp_139_reg_4851;
wire    ap_CS_fsm_state72;
wire   [6:0] f_9_fu_3733_p2;
reg   [6:0] f_9_reg_4864;
wire    ap_CS_fsm_state78;
wire   [15:0] next_mul7_fu_3739_p2;
reg   [15:0] next_mul7_reg_4869;
wire    ap_CS_fsm_state79;
wire   [2:0] k_13_fu_3751_p2;
reg   [2:0] k_13_reg_4877;
wire   [8:0] tmp23_fu_3777_p2;
reg   [8:0] tmp23_reg_4882;
wire   [0:0] exitcond7_fu_3745_p2;
wire   [2:0] colOutIdx_9_fu_3789_p2;
reg   [2:0] colOutIdx_9_reg_4890;
wire    ap_CS_fsm_state80;
wire   [6:0] tmp_96_fu_3795_p3;
reg   [6:0] tmp_96_reg_4895;
wire   [0:0] exitcond6_fu_3783_p2;
wire   [14:0] tmp_109_fu_3827_p2;
reg   [14:0] tmp_109_reg_4900;
wire   [4:0] b_k_7_fu_3843_p2;
reg   [4:0] b_k_7_reg_4908;
wire    ap_CS_fsm_state81;
wire   [63:0] tmp_148_fu_3863_p1;
reg   [63:0] tmp_148_reg_4913;
wire   [0:0] exitcond5_fu_3837_p2;
wire   [31:0] pool2ActivationMap_q0;
reg   [31:0] pool2ActivationMap_l_reg_4928;
wire    ap_CS_fsm_state82;
reg   [31:0] weightsFC1_load_reg_4933;
wire   [31:0] fv16_q0;
wire    ap_CS_fsm_state89;
wire   [3:0] k_15_fu_3958_p2;
reg   [3:0] k_15_reg_4946;
wire    ap_CS_fsm_state90;
wire   [0:0] exitcond_i2_fu_3952_p2;
wire   [63:0] tmp_52_fu_3969_p1;
reg   [63:0] tmp_52_reg_4956;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state95;
wire   [6:0] k_21_fu_3980_p2;
reg   [6:0] k_21_reg_4979;
wire    ap_CS_fsm_state99;
wire   [63:0] tmp_49_fu_3986_p1;
reg   [63:0] tmp_49_reg_4984;
wire   [0:0] exitcond4_fu_3974_p2;
wire   [6:0] k_22_fu_4048_p2;
reg   [6:0] k_22_reg_4997;
wire    ap_CS_fsm_state101;
wire   [63:0] tmp_91_fu_4054_p1;
reg   [63:0] tmp_91_reg_5002;
wire   [0:0] exitcond3_fu_4042_p2;
wire   [14:0] tmp_92_fu_4082_p2;
reg   [14:0] tmp_92_reg_5008;
wire   [6:0] colOutIdx_13_fu_4098_p2;
reg   [6:0] colOutIdx_13_reg_5016;
wire    ap_CS_fsm_state102;
wire   [0:0] exitcond2_fu_4092_p2;
wire   [31:0] relu3ActivationMap_q0;
reg   [31:0] relu3ActivationMap_l_reg_5036;
wire    ap_CS_fsm_state103;
reg   [31:0] weightsFC2_load_reg_5041;
wire    ap_CS_fsm_state109;
wire   [9:0] next_mul9_fu_4123_p2;
reg   [9:0] next_mul9_reg_5051;
wire    ap_CS_fsm_state113;
wire   [3:0] k_16_fu_4135_p2;
reg   [3:0] k_16_reg_5059;
wire   [63:0] tmp_93_fu_4141_p1;
reg   [63:0] tmp_93_reg_5064;
wire   [0:0] exitcond1_fu_4129_p2;
wire   [6:0] colOutIdx_14_fu_4155_p2;
reg   [6:0] colOutIdx_14_reg_5073;
wire    ap_CS_fsm_state114;
wire   [0:0] exitcond_fu_4149_p2;
wire   [31:0] d_relu3ActivationMap_q0;
reg   [31:0] d_relu3ActivationMap_3_reg_5093;
wire    ap_CS_fsm_state115;
reg   [31:0] weightsFC3_load_reg_5098;
wire    ap_CS_fsm_state121;
reg   [10:0] pool1ActivationMap_address0;
reg    pool1ActivationMap_ce0;
reg    pool1ActivationMap_we0;
reg   [31:0] pool1ActivationMap_d0;
reg   [12:0] conv1ActivationMap_address0;
reg    conv1ActivationMap_ce0;
reg    conv1ActivationMap_we0;
wire   [31:0] conv1ActivationMap_q0;
reg   [12:0] relu1ActivationMap_address0;
reg    relu1ActivationMap_ce0;
reg    relu1ActivationMap_we0;
wire   [31:0] relu1ActivationMap_d0;
wire   [31:0] relu1ActivationMap_q0;
reg   [12:0] relu1ActivationMap_address1;
reg    relu1ActivationMap_ce1;
wire   [31:0] relu1ActivationMap_q1;
reg   [4:0] fv10_address0;
reg    fv10_ce0;
reg    fv10_we0;
wire   [31:0] fv10_q0;
reg   [2:0] fv11_address0;
reg    fv11_ce0;
reg    fv11_we0;
reg   [8:0] pool2ActivationMap_address0;
reg    pool2ActivationMap_ce0;
reg    pool2ActivationMap_we0;
reg   [31:0] pool2ActivationMap_d0;
reg   [10:0] conv2ActivationMap_address0;
reg    conv2ActivationMap_ce0;
reg    conv2ActivationMap_we0;
wire   [31:0] conv2ActivationMap_q0;
reg   [10:0] relu2ActivationMap_address0;
reg    relu2ActivationMap_ce0;
reg    relu2ActivationMap_we0;
wire   [31:0] relu2ActivationMap_d0;
wire   [31:0] relu2ActivationMap_q0;
reg   [10:0] relu2ActivationMap_address1;
reg    relu2ActivationMap_ce1;
wire   [31:0] relu2ActivationMap_q1;
reg   [7:0] fv12_address0;
reg    fv12_ce0;
reg    fv12_we0;
wire   [31:0] fv12_q0;
reg   [4:0] fv13_address0;
reg    fv13_ce0;
reg    fv13_we0;
wire   [31:0] fv13_q0;
reg   [2:0] fv14_address0;
reg    fv14_ce0;
reg    fv14_we0;
reg   [8:0] b_pool2ActivationMap_address0;
reg    b_pool2ActivationMap_ce0;
reg    b_pool2ActivationMap_we0;
wire   [31:0] b_pool2ActivationMap_q0;
reg   [6:0] fv15_address0;
reg    fv15_ce0;
reg    fv15_we0;
wire   [31:0] fv15_q0;
reg   [6:0] fc1ActivationMap_address0;
reg    fc1ActivationMap_ce0;
reg    fc1ActivationMap_we0;
wire   [31:0] fc1ActivationMap_q0;
reg   [3:0] fv16_address0;
reg    fv16_ce0;
reg    fv16_we0;
reg   [6:0] relu3ActivationMap_address0;
reg    relu3ActivationMap_ce0;
reg    relu3ActivationMap_we0;
wire   [31:0] relu3ActivationMap_d0;
reg   [6:0] d_relu3ActivationMap_address0;
reg    d_relu3ActivationMap_ce0;
reg    d_relu3ActivationMap_we0;
wire    grp_c_sum_fu_1398_ap_start;
wire    grp_c_sum_fu_1398_ap_done;
wire    grp_c_sum_fu_1398_ap_idle;
wire    grp_c_sum_fu_1398_ap_ready;
wire   [7:0] grp_c_sum_fu_1398_x_address0;
wire    grp_c_sum_fu_1398_x_ce0;
wire   [4:0] grp_c_sum_fu_1398_y_address0;
wire    grp_c_sum_fu_1398_y_ce0;
wire    grp_c_sum_fu_1398_y_we0;
wire   [31:0] grp_c_sum_fu_1398_y_d0;
wire    grp_f_sum_fu_1404_ap_start;
wire    grp_f_sum_fu_1404_ap_done;
wire    grp_f_sum_fu_1404_ap_idle;
wire    grp_f_sum_fu_1404_ap_ready;
wire   [8:0] grp_f_sum_fu_1404_x_address0;
wire    grp_f_sum_fu_1404_x_ce0;
wire   [6:0] grp_f_sum_fu_1404_y_address0;
wire    grp_f_sum_fu_1404_y_ce0;
wire    grp_f_sum_fu_1404_y_we0;
wire   [31:0] grp_f_sum_fu_1404_y_d0;
wire    grp_d_sum_fu_1410_ap_start;
wire    grp_d_sum_fu_1410_ap_done;
wire    grp_d_sum_fu_1410_ap_idle;
wire    grp_d_sum_fu_1410_ap_ready;
wire   [4:0] grp_d_sum_fu_1410_x_address0;
wire    grp_d_sum_fu_1410_x_ce0;
wire   [2:0] grp_d_sum_fu_1410_y_address0;
wire    grp_d_sum_fu_1410_y_ce0;
wire    grp_d_sum_fu_1410_y_we0;
wire   [31:0] grp_d_sum_fu_1410_y_d0;
wire    grp_g_sum_fu_1416_ap_start;
wire    grp_g_sum_fu_1416_ap_done;
wire    grp_g_sum_fu_1416_ap_idle;
wire    grp_g_sum_fu_1416_ap_ready;
wire   [6:0] grp_g_sum_fu_1416_x_address0;
wire    grp_g_sum_fu_1416_x_ce0;
wire   [3:0] grp_g_sum_fu_1416_y_address0;
wire    grp_g_sum_fu_1416_y_ce0;
wire    grp_g_sum_fu_1416_y_we0;
wire   [31:0] grp_g_sum_fu_1416_y_d0;
wire    grp_sum_fu_1422_ap_start;
wire    grp_sum_fu_1422_ap_done;
wire    grp_sum_fu_1422_ap_idle;
wire    grp_sum_fu_1422_ap_ready;
wire   [4:0] grp_sum_fu_1422_x_address0;
wire    grp_sum_fu_1422_x_ce0;
wire   [2:0] grp_sum_fu_1422_y_address0;
wire    grp_sum_fu_1422_y_ce0;
wire    grp_sum_fu_1422_y_we0;
wire   [31:0] grp_sum_fu_1422_y_d0;
reg   [2:0] f_reg_825;
wire   [0:0] exitcond32_fu_1542_p2;
reg   [4:0] r_reg_836;
wire   [0:0] exitcond31_fu_1558_p2;
reg   [12:0] phi_mul_reg_848;
reg   [4:0] c_reg_859;
wire    ap_CS_fsm_state24;
reg   [2:0] k4_reg_871;
reg   [2:0] colOutIdx1_reg_882;
wire    ap_CS_fsm_state13;
wire   [31:0] ap_phi_mux_y5_i_phi_fu_896_p4;
reg   [31:0] y5_i_reg_893;
reg   [2:0] k_i_reg_903;
reg   [4:0] k_1_reg_914;
reg   [12:0] phi_mul2_reg_925;
reg   [4:0] colOutIdx_1_reg_936;
wire   [0:0] exitcond28_fu_1814_p2;
reg   [2:0] b_k_reg_947;
wire    ap_CS_fsm_state28;
reg   [10:0] invdar_reg_958;
wire   [0:0] tmp_3_fu_1969_p2;
reg   [2:0] f_1_reg_969;
reg   [31:0] x_assign_reg_980;
reg   [3:0] r_1_reg_992;
reg   [12:0] phi_mul4_reg_1003;
reg   [3:0] c_1_reg_1014;
wire    ap_CS_fsm_state36;
reg   [1:0] j_reg_1026;
wire    ap_CS_fsm_state35;
reg   [4:0] f_2_reg_1037;
reg   [3:0] r_2_reg_1049;
wire   [0:0] exitcond19_fu_2619_p2;
reg   [3:0] c_2_reg_1061;
wire    ap_CS_fsm_state62;
reg   [2:0] k_2_reg_1073;
reg   [2:0] colOutIdx_3_reg_1084;
reg   [2:0] b_k_1_reg_1095;
wire    ap_CS_fsm_state49;
wire   [31:0] ap_phi_mux_y3_i_phi_fu_1109_p4;
reg   [31:0] y3_i_reg_1106;
reg   [2:0] k_i1_reg_1116;
reg   [3:0] k_3_reg_1127;
reg   [3:0] colOutIdx_4_reg_1138;
reg   [4:0] b_k_2_reg_1149;
wire    ap_CS_fsm_state66;
reg   [8:0] invdar1_reg_1160;
wire   [0:0] tmp_20_fu_3143_p2;
reg   [4:0] f_3_reg_1171;
reg   [31:0] x_assign_5_reg_1182;
reg   [2:0] r_3_reg_1194;
reg   [2:0] c_3_reg_1206;
wire    ap_CS_fsm_state74;
reg   [1:0] j_1_reg_1218;
wire    ap_CS_fsm_state73;
wire   [0:0] exitcond10_fu_3245_p2;
reg   [6:0] f_4_reg_1229;
wire    ap_CS_fsm_state98;
reg   [2:0] k_4_reg_1241;
wire   [0:0] exitcond8_fu_3727_p2;
reg   [15:0] phi_mul6_reg_1252;
reg   [2:0] colOutIdx_6_reg_1264;
reg   [4:0] b_k_3_reg_1275;
wire    ap_CS_fsm_state84;
reg   [31:0] y1_i_reg_1286;
reg   [3:0] k_i2_reg_1296;
reg   [6:0] k_5_reg_1307;
wire    ap_CS_fsm_state100;
reg   [6:0] k_6_reg_1318;
wire    ap_CS_fsm_state112;
reg   [31:0] tmp_95_reg_1329;
reg   [6:0] colOutIdx_7_reg_1341;
reg   [3:0] k_7_reg_1352;
wire    ap_CS_fsm_state124;
reg   [9:0] phi_mul8_reg_1363;
reg   [31:0] tmp_111_reg_1375;
reg   [6:0] colOutIdx_8_reg_1387;
reg    grp_c_sum_fu_1398_ap_start_reg;
wire    ap_CS_fsm_state50;
reg    grp_f_sum_fu_1404_ap_start_reg;
wire    ap_CS_fsm_state85;
reg    grp_d_sum_fu_1410_ap_start_reg;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
reg    grp_g_sum_fu_1416_ap_start_reg;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
reg    grp_sum_fu_1422_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_fu_1527_p1;
wire   [63:0] tmp_23_fu_1660_p1;
wire   [63:0] tmp_28_fu_1726_p1;
wire   [63:0] tmp_25_fu_1731_p1;
wire   [63:0] tmp_i_fu_1747_p1;
wire   [63:0] tmp_15_fu_1799_p1;
wire   [63:0] tmp_2_fu_1964_p1;
wire   [63:0] tmp_46_fu_2147_p1;
wire   [63:0] tmp_53_fu_2161_p1;
wire   [63:0] b_maxval_6_cast_fu_2414_p1;
wire  signed [63:0] tmp_63_fu_2546_p1;
wire   [63:0] tmp_10_fu_2576_p1;
wire   [63:0] tmp_99_fu_2865_p1;
wire   [63:0] tmp_107_fu_2932_p1;
wire   [63:0] tmp_102_fu_2940_p1;
wire   [63:0] tmp_i1_fu_2957_p1;
wire   [63:0] tmp_81_fu_2984_p1;
wire   [63:0] tmp_16_fu_3138_p1;
wire   [63:0] tmp_122_fu_3305_p1;
wire   [63:0] tmp_132_fu_3320_p1;
wire   [63:0] b_maxval_7_cast_fu_3601_p1;
wire  signed [63:0] tmp_140_fu_3714_p1;
wire   [63:0] tmp_152_fu_3947_p1;
wire   [63:0] tmp_i2_fu_3964_p1;
wire   [63:0] tmp_114_fu_4104_p1;
wire   [63:0] tmp_117_fu_4118_p1;
wire   [63:0] tmp_125_fu_4161_p1;
wire   [63:0] tmp_127_fu_4172_p1;
reg   [31:0] maxval_1_fu_336;
wire   [31:0] maxval_1_2_fu_2426_p3;
reg   [31:0] maxval_1_3_fu_340;
wire   [31:0] maxval_1_1_fu_2419_p3;
reg   [31:0] maxval_1_6_fu_344;
wire   [31:0] maxval_1_5_fu_3613_p3;
reg   [31:0] maxval_1_7_fu_348;
wire   [31:0] maxval_1_4_fu_3606_p3;
wire    ap_CS_fsm_state15;
wire   [31:0] maxval_1_3_maxval_0_3_fu_2551_p3;
wire    ap_CS_fsm_state53;
wire   [31:0] maxval_1_8_maxval_0_8_fu_3718_p3;
wire    ap_CS_fsm_state88;
reg   [31:0] grp_fu_1428_p0;
reg   [31:0] grp_fu_1428_p1;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state117;
reg   [31:0] grp_fu_1453_p0;
reg   [31:0] grp_fu_1453_p1;
wire   [31:0] grp_fu_1457_p0;
reg   [31:0] grp_fu_1460_p0;
reg   [31:0] grp_fu_1460_p1;
wire   [7:0] p_shl_fu_1600_p3;
wire   [3:0] p_shl5_fu_1612_p3;
wire   [8:0] p_shl_cast_fu_1608_p1;
wire   [8:0] p_shl5_cast_fu_1620_p1;
wire   [9:0] tmp2_fu_1646_p4;
wire   [9:0] tmp_22_fu_1655_p2;
wire   [4:0] colOutIdx1_cast1_fu_1630_p1;
wire   [4:0] tmp3_fu_1665_p2;
wire   [5:0] p_shl11_fu_1675_p3;
wire   [3:0] p_shl12_fu_1687_p3;
wire   [6:0] p_shl11_cast_fu_1683_p1;
wire   [6:0] p_shl12_cast_fu_1695_p1;
wire   [6:0] tmp_26_fu_1699_p2;
wire  signed [8:0] tmp_26_cast_fu_1705_p1;
wire   [8:0] tmp4_fu_1709_p2;
wire  signed [31:0] tmp_28_cast_fu_1723_p1;
wire   [7:0] p_shl7_fu_1752_p3;
wire   [5:0] p_shl8_fu_1764_p3;
wire   [8:0] p_shl7_cast_fu_1760_p1;
wire   [8:0] p_shl8_cast_fu_1772_p1;
wire   [8:0] tmp_12_fu_1776_p2;
wire  signed [13:0] tmp_12_cast_fu_1782_p1;
wire   [13:0] tmp5_fu_1786_p2;
wire  signed [31:0] tmp_14_cast_fu_1796_p1;
wire   [7:0] p_shl1_fu_1838_p3;
wire   [5:0] p_shl2_fu_1850_p3;
wire   [8:0] p_shl1_cast_fu_1846_p1;
wire   [8:0] p_shl2_cast_fu_1858_p1;
wire   [8:0] b_k_cast_fu_1868_p1;
wire   [8:0] tmp6_fu_1884_p2;
wire  signed [13:0] tmp6_cast_fu_1889_p1;
wire   [13:0] tmp_7_fu_1893_p2;
wire  signed [31:0] tmp_7_cast_fu_1898_p1;
wire   [31:0] rowOutIdx_to_int_fu_1907_p1;
wire   [7:0] tmp_6_fu_1911_p4;
wire   [22:0] tmp_9_fu_1921_p1;
wire   [0:0] notrhs_fu_1931_p2;
wire   [0:0] notlhs_fu_1925_p2;
wire   [0:0] tmp_s_fu_1937_p2;
wire   [0:0] grp_fu_1460_p2;
wire   [0:0] tmp_13_fu_1943_p2;
wire   [7:0] f_1_cast1_fu_1979_p1;
wire   [7:0] tmp_5_fu_1995_p2;
wire   [4:0] k_8_fu_2027_p3;
wire   [4:0] tmp_19_fu_2035_p2;
wire   [4:0] tmp_21_fu_2045_p0;
wire   [4:0] b_k_5_fu_2067_p3;
wire   [7:0] p_shl18_fu_2095_p4;
wire   [5:0] p_shl19_fu_2109_p4;
wire   [8:0] p_shl18_cast_fu_2105_p1;
wire   [8:0] p_shl19_cast_fu_2119_p1;
wire   [8:0] tmp_40_fu_2123_p2;
wire   [8:0] tmp_44_fu_2129_p2;
wire  signed [13:0] tmp_44_cast_fu_2134_p1;
wire  signed [31:0] tmp_45_cast_fu_2143_p1;
wire  signed [31:0] tmp_55_cast_fu_2157_p1;
wire   [6:0] p_shl22_fu_2166_p3;
wire   [7:0] p_shl22_cast_fu_2174_p1;
wire   [22:0] tmp_56_fu_2199_p1;
wire   [24:0] tmp_161_i_i_i_fu_2202_p4;
wire   [7:0] loc_V_fu_2190_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_2216_p1;
wire   [8:0] sh_assign_fu_2220_p2;
wire   [7:0] tmp_162_i_i_i_fu_2234_p2;
wire   [0:0] tmp_58_fu_2226_p3;
wire  signed [8:0] tmp_162_i_i_i_cast_fu_2240_p1;
wire  signed [8:0] sh_assign_1_fu_2244_p3;
wire  signed [31:0] sh_assign_1_cast_fu_2252_p1;
wire  signed [24:0] sh_assign_1_cast_cas_fu_2256_p1;
wire   [78:0] tmp_161_i_i_i_cast1_fu_2212_p1;
wire   [78:0] tmp_163_i_i_i_fu_2260_p1;
wire   [24:0] tmp_164_i_i_i_fu_2264_p2;
wire   [0:0] tmp_59_fu_2276_p3;
wire   [78:0] tmp_165_i_i_i_fu_2270_p2;
wire   [31:0] tmp_64_fu_2284_p1;
wire   [31:0] tmp_65_fu_2288_p4;
wire   [31:0] p_Val2_2_fu_2298_p3;
wire   [0:0] tmp_50_fu_2183_p3;
wire   [31:0] p_Val2_6_i_i_i_fu_2306_p2;
wire   [31:0] b_maxval_to_int_fu_2320_p1;
wire   [31:0] b_maxval_1_to_int_fu_2338_p1;
wire   [7:0] tmp_55_fu_2324_p4;
wire   [22:0] tmp_67_fu_2334_p1;
wire   [0:0] notrhs3_fu_2362_p2;
wire   [0:0] notlhs3_fu_2356_p2;
wire   [7:0] tmp_57_fu_2342_p4;
wire   [22:0] tmp_71_fu_2352_p1;
wire   [0:0] notrhs4_fu_2380_p2;
wire   [0:0] notlhs4_fu_2374_p2;
wire   [0:0] tmp_61_fu_2368_p2;
wire   [0:0] tmp_66_fu_2386_p2;
wire   [0:0] tmp_68_fu_2392_p2;
wire   [0:0] tmp_73_fu_2398_p2;
wire   [13:0] b_maxval_6_fu_2404_p3;
wire  signed [31:0] b_maxval_6_cast1_fu_2410_p1;
wire   [31:0] maxval_0_3_to_int_fu_2443_p1;
wire   [31:0] maxval_1_3_to_int_fu_2461_p1;
wire   [7:0] tmp_34_fu_2447_p4;
wire   [22:0] tmp_35_fu_2457_p1;
wire   [0:0] notrhs1_fu_2485_p2;
wire   [0:0] notlhs1_fu_2479_p2;
wire   [7:0] tmp_36_fu_2465_p4;
wire   [22:0] tmp_37_fu_2475_p1;
wire   [0:0] notrhs2_fu_2503_p2;
wire   [0:0] notlhs2_fu_2497_p2;
wire   [0:0] tmp_38_fu_2491_p2;
wire   [0:0] tmp_39_fu_2509_p2;
wire   [0:0] tmp_41_fu_2515_p2;
wire   [31:0] tmp_60_fu_2530_p2;
wire  signed [31:0] tmp_58_cast_fu_2527_p1;
wire   [31:0] tmp7_fu_2535_p2;
wire   [31:0] tmp_62_fu_2541_p2;
wire   [0:0] tmp_43_fu_2521_p2;
wire   [8:0] p_shl10_fu_2601_p3;
wire   [10:0] p_shl10_cast_fu_2609_p1;
wire   [10:0] p_shl9_fu_2593_p3;
wire   [3:0] k_2_cast_fu_2631_p1;
wire   [3:0] tmp_74_fu_2647_p2;
wire   [3:0] tmp_75_fu_2657_p0;
wire   [7:0] p_shl15_fu_2663_p3;
wire   [3:0] p_shl16_fu_2679_p3;
wire   [8:0] p_shl15_cast_fu_2675_p1;
wire   [8:0] p_shl16_cast_fu_2687_p1;
wire   [11:0] p_shl17_fu_2697_p3;
wire   [12:0] p_shl17_cast_fu_2705_p1;
wire   [12:0] p_shl15_cast1_fu_2671_p1;
wire   [3:0] colOutIdx_3_cast_fu_2715_p1;
wire   [3:0] tmp_86_fu_2731_p2;
wire   [6:0] p_shl26_fu_2737_p3;
wire   [4:0] p_shl27_fu_2749_p3;
wire   [7:0] p_shl26_cast_fu_2745_p1;
wire   [7:0] p_shl27_cast_fu_2757_p1;
wire   [5:0] p_shl28_fu_2767_p3;
wire   [3:0] p_shl29_fu_2779_p3;
wire   [6:0] p_shl28_cast_fu_2775_p1;
wire   [6:0] p_shl29_cast_fu_2787_p1;
wire   [9:0] p_shl30_fu_2797_p3;
wire   [7:0] p_shl31_fu_2809_p3;
wire   [10:0] p_shl30_cast_fu_2805_p1;
wire   [10:0] p_shl31_cast_fu_2817_p1;
wire   [7:0] b_k_1_cast_fu_2827_p1;
wire   [7:0] tmp9_fu_2847_p2;
wire  signed [11:0] tmp9_cast_fu_2852_p1;
wire   [11:0] tmp_98_fu_2856_p2;
wire  signed [31:0] tmp_98_cast_fu_2861_p1;
wire   [6:0] b_k_1_cast1_fu_2831_p1;
wire   [6:0] tmp10_fu_2870_p2;
wire  signed [8:0] tmp10_cast_fu_2875_p1;
wire   [6:0] tmp_103_fu_2884_p3;
wire   [7:0] tmp_113_fu_2896_p4;
wire   [10:0] tmp_103_cast_fu_2892_p1;
wire   [10:0] tmp12_fu_2913_p2;
wire  signed [12:0] tmp12_cast_fu_2918_p1;
wire   [12:0] tmp11_fu_2905_p3;
wire   [12:0] tmp_106_fu_2922_p2;
wire  signed [31:0] tmp_106_cast_fu_2928_p1;
wire  signed [31:0] tmp_101_cast_fu_2937_p1;
wire   [7:0] tmp_78_fu_2962_p3;
wire   [7:0] tmp14_fu_2970_p2;
wire   [10:0] tmp14_cast_fu_2975_p1;
wire   [8:0] p_shl4_fu_3008_p3;
wire   [10:0] p_shl4_cast_fu_3016_p1;
wire   [10:0] p_shl3_fu_3000_p3;
wire   [7:0] b_k_2_cast_fu_3046_p1;
wire   [7:0] tmp16_fu_3062_p2;
wire   [10:0] tmp16_cast_fu_3067_p1;
wire   [10:0] tmp_69_fu_3071_p2;
wire   [31:0] rowOutIdx_7_to_int_fu_3081_p1;
wire   [7:0] tmp_82_fu_3085_p4;
wire   [22:0] tmp_83_fu_3095_p1;
wire   [0:0] notrhs5_fu_3105_p2;
wire   [0:0] notlhs5_fu_3099_p2;
wire   [0:0] tmp_85_fu_3111_p2;
wire   [0:0] tmp_94_fu_3117_p2;
wire   [8:0] p_shl23_fu_3199_p3;
wire   [3:0] k_12_fu_3191_p3;
wire   [3:0] tmp_84_fu_3211_p2;
wire   [10:0] p_shl34_fu_3217_p3;
wire   [8:0] p_shl35_fu_3229_p3;
wire   [7:0] tmp_116_fu_3273_p4;
wire   [7:0] tmp_120_fu_3283_p2;
wire   [10:0] tmp17_fu_3292_p3;
wire   [11:0] tmp_120_cast_fu_3288_p1;
wire   [11:0] tmp18_fu_3310_p2;
wire   [6:0] tmp_135_fu_3325_p3;
wire   [22:0] tmp_144_fu_3353_p1;
wire   [24:0] tmp_161_i_i_i2_fu_3356_p4;
wire   [7:0] loc_V_2_fu_3344_p4;
wire   [8:0] tmp_i_i_i_i2_cast_fu_3370_p1;
wire   [8:0] sh_assign_4_fu_3374_p2;
wire   [7:0] tmp_162_i_i_i2_fu_3388_p2;
wire   [0:0] tmp_150_fu_3380_p3;
wire  signed [8:0] tmp_162_i_i_i2_cast_fu_3394_p1;
wire  signed [8:0] sh_assign_5_fu_3398_p3;
wire  signed [31:0] sh_assign_5_cast_fu_3406_p1;
wire  signed [24:0] sh_assign_5_cast_cas_fu_3410_p1;
wire   [78:0] tmp_161_i_i_i2_cast1_fu_3366_p1;
wire   [78:0] tmp_163_i_i_i2_fu_3414_p1;
wire   [24:0] tmp_164_i_i_i2_fu_3418_p2;
wire   [0:0] tmp_154_fu_3430_p3;
wire   [78:0] tmp_165_i_i_i2_fu_3424_p2;
wire   [31:0] tmp_145_fu_3438_p1;
wire   [31:0] tmp_146_fu_3442_p4;
wire   [31:0] p_Val2_9_fu_3452_p3;
wire   [0:0] tmp_143_fu_3337_p3;
wire   [31:0] p_Val2_6_i_i_i2_fu_3460_p2;
wire   [31:0] p_Val2_1_fu_3466_p3;
wire   [31:0] tmp_158_fu_3480_p2;
wire   [31:0] tmp_156_fu_3474_p2;
wire   [7:0] tmp_135_cast_fu_3333_p1;
wire   [7:0] tmp20_fu_3492_p2;
wire   [31:0] tmp19_fu_3486_p2;
wire  signed [31:0] tmp20_cast_fu_3497_p1;
wire   [31:0] b_maxval_3_to_int_fu_3510_p1;
wire   [31:0] b_maxval_4_to_int_fu_3528_p1;
wire   [7:0] tmp_155_fu_3514_p4;
wire   [22:0] tmp_166_fu_3524_p1;
wire   [0:0] notrhs9_fu_3552_p2;
wire   [0:0] notlhs9_fu_3546_p2;
wire   [7:0] tmp_157_fu_3532_p4;
wire   [22:0] tmp_167_fu_3542_p1;
wire   [0:0] notrhs10_fu_3570_p2;
wire   [0:0] notlhs10_fu_3564_p2;
wire   [0:0] tmp_159_fu_3558_p2;
wire   [0:0] tmp_160_fu_3576_p2;
wire   [0:0] tmp_161_fu_3582_p2;
wire   [0:0] tmp_163_fu_3588_p2;
wire   [11:0] tmp_122_cast_cast_fu_3507_p1;
wire   [11:0] b_maxval_7_fu_3594_p3;
wire   [31:0] maxval_0_8_to_int_fu_3630_p1;
wire   [31:0] maxval_1_8_to_int_fu_3648_p1;
wire   [7:0] tmp_119_fu_3634_p4;
wire   [22:0] tmp_129_fu_3644_p1;
wire   [0:0] notrhs7_fu_3672_p2;
wire   [0:0] notlhs7_fu_3666_p2;
wire   [7:0] tmp_133_fu_3652_p4;
wire   [22:0] tmp_134_fu_3662_p1;
wire   [0:0] notrhs8_fu_3690_p2;
wire   [0:0] notlhs8_fu_3684_p2;
wire   [0:0] tmp_136_fu_3678_p2;
wire   [0:0] tmp_137_fu_3696_p2;
wire   [0:0] tmp_138_fu_3702_p2;
wire   [0:0] tmp_142_fu_3708_p2;
wire   [6:0] p_shl14_fu_3765_p3;
wire   [8:0] p_shl13_fu_3757_p3;
wire   [8:0] p_shl14_cast_fu_3773_p1;
wire   [13:0] p_shl24_fu_3803_p3;
wire   [9:0] p_shl25_fu_3815_p3;
wire   [14:0] p_shl24_cast_fu_3811_p1;
wire   [14:0] p_shl25_cast_fu_3823_p1;
wire   [6:0] b_k_3_cast_fu_3833_p1;
wire   [6:0] tmp24_fu_3849_p2;
wire   [8:0] tmp24_cast_fu_3854_p1;
wire   [8:0] tmp_147_fu_3858_p2;
wire   [3:0] tmp_168_fu_3868_p1;
wire   [10:0] p_shl32_fu_3872_p3;
wire   [6:0] p_shl33_fu_3884_p3;
wire   [11:0] p_shl32_cast_fu_3880_p1;
wire   [11:0] p_shl33_cast_fu_3892_p1;
wire   [11:0] tmp_149_fu_3896_p2;
wire   [8:0] tmp_164_fu_3906_p4;
wire   [15:0] tmp25_fu_3916_p3;
wire  signed [14:0] tmp_149_cast_fu_3902_p1;
wire   [14:0] tmp26_fu_3928_p2;
wire  signed [16:0] tmp26_cast_fu_3933_p1;
wire   [16:0] tmp25_cast_fu_3924_p1;
wire   [16:0] tmp_151_fu_3937_p2;
wire  signed [31:0] tmp_151_cast_fu_3943_p1;
wire   [31:0] rowOutIdx_8_to_int_fu_3991_p1;
wire   [7:0] tmp_97_fu_3995_p4;
wire   [22:0] tmp_100_fu_4005_p1;
wire   [0:0] notrhs6_fu_4015_p2;
wire   [0:0] notlhs6_fu_4009_p2;
wire   [0:0] tmp_104_fu_4021_p2;
wire   [0:0] tmp_110_fu_4027_p2;
wire   [13:0] p_shl20_fu_4058_p3;
wire   [9:0] p_shl21_fu_4070_p3;
wire   [14:0] p_shl20_cast_fu_4066_p1;
wire   [14:0] p_shl21_cast_fu_4078_p1;
wire   [14:0] colOutIdx_7_cast_fu_4088_p1;
wire   [14:0] tmp_115_fu_4109_p2;
wire  signed [31:0] tmp_115_cast_fu_4114_p1;
wire   [9:0] colOutIdx_8_cast_fu_4145_p1;
wire   [9:0] tmp_126_fu_4166_p2;
reg   [123:0] ap_NS_fsm;
wire   [13:0] tmp_21_fu_2045_p00;
wire   [11:0] tmp_75_fu_2657_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 124'd1;
#0 grp_c_sum_fu_1398_ap_start_reg = 1'b0;
#0 grp_f_sum_fu_1404_ap_start_reg = 1'b0;
#0 grp_d_sum_fu_1410_ap_start_reg = 1'b0;
#0 grp_g_sum_fu_1416_ap_start_reg = 1'b0;
#0 grp_sum_fu_1422_ap_start_reg = 1'b0;
end

lenetSynthMatlab_cud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
biasConv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasConv1_address0),
    .ce0(biasConv1_ce0),
    .q0(biasConv1_q0)
);

lenetSynthMatlab_dEe #(
    .DataWidth( 32 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
weightsConv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsConv1_address0),
    .ce0(weightsConv1_ce0),
    .q0(weightsConv1_q0)
);

lenetSynthMatlab_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
biasConv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasConv2_address0),
    .ce0(biasConv2_ce0),
    .q0(biasConv2_q0)
);

lenetSynthMatlab_fYi #(
    .DataWidth( 32 ),
    .AddressRange( 2400 ),
    .AddressWidth( 12 ))
weightsConv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsConv2_address0),
    .ce0(weightsConv2_ce0),
    .q0(weightsConv2_q0)
);

lenetSynthMatlab_g8j #(
    .DataWidth( 32 ),
    .AddressRange( 48000 ),
    .AddressWidth( 16 ))
weightsFC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC1_address0),
    .ce0(weightsFC1_ce0),
    .q0(weightsFC1_q0)
);

lenetSynthMatlab_hbi #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
biasFC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC1_address0),
    .ce0(biasFC1_ce0),
    .q0(biasFC1_q0)
);

lenetSynthMatlab_ibs #(
    .DataWidth( 32 ),
    .AddressRange( 10080 ),
    .AddressWidth( 14 ))
weightsFC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC2_address0),
    .ce0(weightsFC2_ce0),
    .q0(weightsFC2_q0)
);

lenetSynthMatlab_jbC #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
biasFC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC2_address0),
    .ce0(biasFC2_ce0),
    .q0(biasFC2_q0)
);

lenetSynthMatlab_kbM #(
    .DataWidth( 32 ),
    .AddressRange( 840 ),
    .AddressWidth( 10 ))
weightsFC3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC3_address0),
    .ce0(weightsFC3_ce0),
    .q0(weightsFC3_q0)
);

lenetSynthMatlab_lbW #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
biasFC3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC3_address0),
    .ce0(biasFC3_ce0),
    .q0(biasFC3_q0)
);

lenetSynthMatlab_mb6 #(
    .DataWidth( 32 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
pool1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool1ActivationMap_address0),
    .ce0(pool1ActivationMap_ce0),
    .we0(pool1ActivationMap_we0),
    .d0(pool1ActivationMap_d0),
    .q0(pool1ActivationMap_q0)
);

lenetSynthMatlab_ncg #(
    .DataWidth( 32 ),
    .AddressRange( 4704 ),
    .AddressWidth( 13 ))
conv1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1ActivationMap_address0),
    .ce0(conv1ActivationMap_ce0),
    .we0(conv1ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(conv1ActivationMap_q0)
);

lenetSynthMatlab_ocq #(
    .DataWidth( 32 ),
    .AddressRange( 4704 ),
    .AddressWidth( 13 ))
relu1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu1ActivationMap_address0),
    .ce0(relu1ActivationMap_ce0),
    .we0(relu1ActivationMap_we0),
    .d0(relu1ActivationMap_d0),
    .q0(relu1ActivationMap_q0),
    .address1(relu1ActivationMap_address1),
    .ce1(relu1ActivationMap_ce1),
    .q1(relu1ActivationMap_q1)
);

lenetSynthMatlab_pcA #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
fv10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv10_address0),
    .ce0(fv10_ce0),
    .we0(fv10_we0),
    .d0(reg_1488),
    .q0(fv10_q0)
);

lenetSynthMatlab_qcK #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
fv11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv11_address0),
    .ce0(fv11_ce0),
    .we0(fv11_we0),
    .d0(grp_sum_fu_1422_y_d0),
    .q0(fv11_q0)
);

lenetSynthMatlab_rcU #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
pool2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool2ActivationMap_address0),
    .ce0(pool2ActivationMap_ce0),
    .we0(pool2ActivationMap_we0),
    .d0(pool2ActivationMap_d0),
    .q0(pool2ActivationMap_q0)
);

lenetSynthMatlab_sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
conv2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2ActivationMap_address0),
    .ce0(conv2ActivationMap_ce0),
    .we0(conv2ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(conv2ActivationMap_q0)
);

lenetSynthMatlab_tde #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
relu2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu2ActivationMap_address0),
    .ce0(relu2ActivationMap_ce0),
    .we0(relu2ActivationMap_we0),
    .d0(relu2ActivationMap_d0),
    .q0(relu2ActivationMap_q0),
    .address1(relu2ActivationMap_address1),
    .ce1(relu2ActivationMap_ce1),
    .q1(relu2ActivationMap_q1)
);

lenetSynthMatlab_udo #(
    .DataWidth( 32 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
fv12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv12_address0),
    .ce0(fv12_ce0),
    .we0(fv12_we0),
    .d0(reg_1488),
    .q0(fv12_q0)
);

lenetSynthMatlab_vdy #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
fv13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv13_address0),
    .ce0(fv13_ce0),
    .we0(fv13_we0),
    .d0(grp_c_sum_fu_1398_y_d0),
    .q0(fv13_q0)
);

lenetSynthMatlab_wdI #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
fv14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv14_address0),
    .ce0(fv14_ce0),
    .we0(fv14_we0),
    .d0(grp_d_sum_fu_1410_y_d0),
    .q0(fv14_q0)
);

lenetSynthMatlab_rcU #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
b_pool2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_pool2ActivationMap_address0),
    .ce0(b_pool2ActivationMap_ce0),
    .we0(b_pool2ActivationMap_we0),
    .d0(reg_1488),
    .q0(b_pool2ActivationMap_q0)
);

lenetSynthMatlab_yd2 #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
fv15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv15_address0),
    .ce0(fv15_ce0),
    .we0(fv15_we0),
    .d0(grp_f_sum_fu_1404_y_d0),
    .q0(fv15_q0)
);

lenetSynthMatlab_zec #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
fc1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc1ActivationMap_address0),
    .ce0(fc1ActivationMap_ce0),
    .we0(fc1ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(fc1ActivationMap_q0)
);

lenetSynthMatlab_Aem #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fv16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv16_address0),
    .ce0(fv16_ce0),
    .we0(fv16_we0),
    .d0(grp_g_sum_fu_1416_y_d0),
    .q0(fv16_q0)
);

lenetSynthMatlab_zec #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
relu3ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu3ActivationMap_address0),
    .ce0(relu3ActivationMap_ce0),
    .we0(relu3ActivationMap_we0),
    .d0(relu3ActivationMap_d0),
    .q0(relu3ActivationMap_q0)
);

lenetSynthMatlab_CeG #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
d_relu3ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_relu3ActivationMap_address0),
    .ce0(d_relu3ActivationMap_ce0),
    .we0(d_relu3ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(d_relu3ActivationMap_q0)
);

c_sum grp_c_sum_fu_1398(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c_sum_fu_1398_ap_start),
    .ap_done(grp_c_sum_fu_1398_ap_done),
    .ap_idle(grp_c_sum_fu_1398_ap_idle),
    .ap_ready(grp_c_sum_fu_1398_ap_ready),
    .x_address0(grp_c_sum_fu_1398_x_address0),
    .x_ce0(grp_c_sum_fu_1398_x_ce0),
    .x_q0(fv12_q0),
    .y_address0(grp_c_sum_fu_1398_y_address0),
    .y_ce0(grp_c_sum_fu_1398_y_ce0),
    .y_we0(grp_c_sum_fu_1398_y_we0),
    .y_d0(grp_c_sum_fu_1398_y_d0),
    .y_q0(fv13_q0)
);

f_sum grp_f_sum_fu_1404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_f_sum_fu_1404_ap_start),
    .ap_done(grp_f_sum_fu_1404_ap_done),
    .ap_idle(grp_f_sum_fu_1404_ap_idle),
    .ap_ready(grp_f_sum_fu_1404_ap_ready),
    .x_address0(grp_f_sum_fu_1404_x_address0),
    .x_ce0(grp_f_sum_fu_1404_x_ce0),
    .x_q0(b_pool2ActivationMap_q0),
    .y_address0(grp_f_sum_fu_1404_y_address0),
    .y_ce0(grp_f_sum_fu_1404_y_ce0),
    .y_we0(grp_f_sum_fu_1404_y_we0),
    .y_d0(grp_f_sum_fu_1404_y_d0),
    .y_q0(fv15_q0)
);

d_sum grp_d_sum_fu_1410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_d_sum_fu_1410_ap_start),
    .ap_done(grp_d_sum_fu_1410_ap_done),
    .ap_idle(grp_d_sum_fu_1410_ap_idle),
    .ap_ready(grp_d_sum_fu_1410_ap_ready),
    .x_address0(grp_d_sum_fu_1410_x_address0),
    .x_ce0(grp_d_sum_fu_1410_x_ce0),
    .x_q0(fv13_q0),
    .y_address0(grp_d_sum_fu_1410_y_address0),
    .y_ce0(grp_d_sum_fu_1410_y_ce0),
    .y_we0(grp_d_sum_fu_1410_y_we0),
    .y_d0(grp_d_sum_fu_1410_y_d0),
    .y_q0(fv14_q0)
);

g_sum grp_g_sum_fu_1416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_g_sum_fu_1416_ap_start),
    .ap_done(grp_g_sum_fu_1416_ap_done),
    .ap_idle(grp_g_sum_fu_1416_ap_idle),
    .ap_ready(grp_g_sum_fu_1416_ap_ready),
    .x_address0(grp_g_sum_fu_1416_x_address0),
    .x_ce0(grp_g_sum_fu_1416_x_ce0),
    .x_q0(fv15_q0),
    .y_address0(grp_g_sum_fu_1416_y_address0),
    .y_ce0(grp_g_sum_fu_1416_y_ce0),
    .y_we0(grp_g_sum_fu_1416_y_we0),
    .y_d0(grp_g_sum_fu_1416_y_d0),
    .y_q0(fv16_q0)
);

sum grp_sum_fu_1422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sum_fu_1422_ap_start),
    .ap_done(grp_sum_fu_1422_ap_done),
    .ap_idle(grp_sum_fu_1422_ap_idle),
    .ap_ready(grp_sum_fu_1422_ap_ready),
    .x_address0(grp_sum_fu_1422_x_address0),
    .x_ce0(grp_sum_fu_1422_x_ce0),
    .x_q0(fv10_q0),
    .y_address0(grp_sum_fu_1422_y_address0),
    .y_ce0(grp_sum_fu_1422_y_ce0),
    .y_we0(grp_sum_fu_1422_y_we0),
    .y_d0(grp_sum_fu_1422_y_d0),
    .y_q0(fv11_q0)
);

lenetSynthMatlab_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_bkb_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1428_p0),
    .din1(grp_fu_1428_p1),
    .ce(1'b1),
    .dout(grp_fu_1428_p2)
);

lenetSynthMatlab_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_DeQ_U18(
    .din0(grp_fu_1453_p0),
    .din1(grp_fu_1453_p1),
    .dout(grp_fu_1453_p2)
);

lenetSynthMatlab_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_Ee0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1457_p0),
    .ce(1'b1),
    .dout(grp_fu_1457_p1)
);

lenetSynthMatlab_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
lenetSynthMatlab_Ffa_U20(
    .din0(grp_fu_1460_p0),
    .din1(grp_fu_1460_p1),
    .opcode(5'd4),
    .dout(grp_fu_1460_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c_sum_fu_1398_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond18_fu_2635_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
            grp_c_sum_fu_1398_ap_start_reg <= 1'b1;
        end else if ((grp_c_sum_fu_1398_ap_ready == 1'b1)) begin
            grp_c_sum_fu_1398_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_d_sum_fu_1410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state51)) begin
            grp_d_sum_fu_1410_ap_start_reg <= 1'b1;
        end else if ((grp_d_sum_fu_1410_ap_ready == 1'b1)) begin
            grp_d_sum_fu_1410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_f_sum_fu_1404_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond7_fu_3745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_f_sum_fu_1404_ap_start_reg <= 1'b1;
        end else if ((grp_f_sum_fu_1404_ap_ready == 1'b1)) begin
            grp_f_sum_fu_1404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_g_sum_fu_1416_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            grp_g_sum_fu_1416_ap_start_reg <= 1'b1;
        end else if ((grp_g_sum_fu_1416_ap_ready == 1'b1)) begin
            grp_g_sum_fu_1416_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sum_fu_1422_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond30_fu_1574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_sum_fu_1422_ap_start_reg <= 1'b1;
        end else if ((grp_sum_fu_1422_ap_ready == 1'b1)) begin
            grp_sum_fu_1422_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        b_k_1_reg_1095 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        b_k_1_reg_1095 <= b_k_8_reg_4632;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_3026_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        b_k_2_reg_1149 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        b_k_2_reg_1149 <= b_k_6_reg_4719;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3783_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state80))) begin
        b_k_3_reg_1275 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        b_k_3_reg_1275 <= b_k_7_reg_4908;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_1826_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        b_k_reg_947 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        b_k_reg_947 <= b_k_4_reg_4379;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        c_1_reg_1014 <= colOutIdx_15_reg_4480;
    end else if (((exitcond24_fu_2015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c_1_reg_1014 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        c_2_reg_1061 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        c_2_reg_1061 <= c_5_reg_4578;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        c_3_reg_1206 <= colOutIdx_16_reg_4812;
    end else if (((exitcond11_fu_3179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
        c_3_reg_1206 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond32_fu_1542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c_reg_859 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        c_reg_859 <= c_4_reg_4236;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        colOutIdx1_reg_882 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        colOutIdx1_reg_882 <= colOutIdx_2_reg_4272;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_1814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        colOutIdx_1_reg_936 <= 5'd0;
    end else if (((exitcond26_fu_1872_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        colOutIdx_1_reg_936 <= colOutIdx_reg_4366;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond16_fu_2835_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        colOutIdx_3_reg_1084 <= colOutIdx_10_reg_4609;
    end else if (((exitcond18_fu_2635_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        colOutIdx_3_reg_1084 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_3050_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state65))) begin
        colOutIdx_4_reg_1138 <= colOutIdx_5_reg_4706;
    end else if (((exitcond15_fu_2988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63))) begin
        colOutIdx_4_reg_1138 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_3837_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        colOutIdx_6_reg_1264 <= colOutIdx_9_reg_4890;
    end else if (((exitcond7_fu_3745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        colOutIdx_6_reg_1264 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        colOutIdx_7_reg_1341 <= colOutIdx_13_reg_5016;
    end else if (((exitcond3_fu_4042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        colOutIdx_7_reg_1341 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        colOutIdx_8_reg_1387 <= colOutIdx_14_reg_5073;
    end else if (((exitcond1_fu_4129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state113))) begin
        colOutIdx_8_reg_1387 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24_fu_2015_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        f_1_reg_969 <= f_6_reg_4432;
    end else if (((tmp_3_fu_1969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        f_1_reg_969 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        f_2_reg_1037 <= f_7_reg_4547;
    end else if (((exitcond25_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        f_2_reg_1037 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond11_fu_3179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
        f_3_reg_1171 <= f_8_reg_4764;
    end else if (((tmp_20_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        f_3_reg_1171 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond12_fu_3161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
        f_4_reg_1229 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        f_4_reg_1229 <= f_9_reg_4864;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond32_fu_1542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        f_reg_825 <= f_5_reg_4195;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_reg_825 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_2988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state63))) begin
        invdar1_reg_1160 <= 9'd0;
    end else if (((tmp_20_fu_3143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        invdar1_reg_1160 <= indvarinc1_fu_3132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_1814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        invdar_reg_958 <= 11'd0;
    end else if (((tmp_3_fu_1969_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        invdar_reg_958 <= indvarinc_fu_1958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10_fu_3245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        j_1_reg_1218 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        j_1_reg_1218 <= j_3_reg_4820;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        j_reg_1026 <= j_2_reg_4499;
    end else if (((exitcond23_fu_2055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        j_reg_1026 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k4_reg_871 <= 3'd0;
    end else if (((exitcond29_fu_1634_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        k4_reg_871 <= k_9_reg_4249;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond33_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        k_1_reg_914 <= 5'd0;
    end else if (((exitcond27_fu_1826_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        k_1_reg_914 <= k_reg_4358;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond19_fu_2619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        k_2_reg_1073 <= 3'd0;
    end else if (((exitcond17_fu_2719_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        k_2_reg_1073 <= k_14_reg_4586;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond21_fu_2564_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        k_3_reg_1127 <= 4'd0;
    end else if (((exitcond14_fu_3026_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        k_3_reg_1127 <= k_11_reg_4693;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3727_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        k_4_reg_1241 <= 3'd0;
    end else if (((exitcond6_fu_3783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state80))) begin
        k_4_reg_1241 <= k_13_reg_4877;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        k_5_reg_1307 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        k_5_reg_1307 <= k_21_reg_4979;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_3974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state99))) begin
        k_6_reg_1318 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        k_6_reg_1318 <= k_22_reg_4997;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_4042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        k_7_reg_1352 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        k_7_reg_1352 <= k_16_reg_5059;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        k_i1_reg_1116 <= k_20_reg_4670;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        k_i1_reg_1116 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        k_i2_reg_1296 <= k_15_reg_4946;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        k_i2_reg_1296 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        k_i_reg_903 <= k_10_reg_4325;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        k_i_reg_903 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        maxval_1_6_fu_344 <= maxval_1_5_fu_3613_p3;
    end else if (((tmp_20_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        maxval_1_6_fu_344 <= maxval_1_load_reg_4414;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        maxval_1_7_fu_348 <= maxval_1_4_fu_3606_p3;
    end else if (((tmp_20_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        maxval_1_7_fu_348 <= maxval_1_3_load_reg_4419;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond33_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul2_reg_925 <= 13'd0;
    end else if (((exitcond27_fu_1826_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        phi_mul2_reg_925 <= next_mul3_reg_4350;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        phi_mul4_reg_1003 <= next_mul5_reg_4452;
    end else if (((exitcond25_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        phi_mul4_reg_1003 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3727_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        phi_mul6_reg_1252 <= 16'd0;
    end else if (((exitcond6_fu_3783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state80))) begin
        phi_mul6_reg_1252 <= next_mul7_reg_4869;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_4042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        phi_mul8_reg_1363 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        phi_mul8_reg_1363 <= next_mul9_reg_5051;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_mul_reg_848 <= next_mul_reg_4215;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        phi_mul_reg_848 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        r_1_reg_992 <= r_5_reg_4460;
    end else if (((exitcond25_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        r_1_reg_992 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond19_fu_2619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        r_2_reg_1049 <= r_6_reg_4565;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        r_2_reg_1049 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        r_3_reg_1194 <= r_7_reg_4782;
    end else if (((exitcond12_fu_3161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
        r_3_reg_1194 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        r_reg_836 <= r_4_reg_4223;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_reg_836 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        tmp_111_reg_1375 <= grp_fu_1428_p2;
    end else if (((exitcond1_fu_4129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state113))) begin
        tmp_111_reg_1375 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        tmp_95_reg_1329 <= grp_fu_1428_p2;
    end else if (((exitcond3_fu_4042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        tmp_95_reg_1329 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        x_assign_5_reg_1182 <= grp_fu_1428_p2;
    end else if (((exitcond12_fu_3161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
        x_assign_5_reg_1182 <= 32'd1065353216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        x_assign_reg_980 <= grp_fu_1428_p2;
    end else if (((exitcond25_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        x_assign_reg_980 <= 32'd1065353216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        y1_i_reg_1286 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        y1_i_reg_1286 <= fv16_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        y3_i_reg_1106 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        y3_i_reg_1106 <= fv14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        y5_i_reg_893 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        y5_i_reg_893 <= fv11_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        b_k_4_reg_4379 <= b_k_4_fu_1878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond23_fu_2055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        b_k_5_cast_reg_4485[4 : 1] <= b_k_5_cast_fu_2075_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        b_k_6_reg_4719 <= b_k_6_fu_3056_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        b_k_7_reg_4908 <= b_k_7_fu_3843_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        b_k_8_reg_4632 <= b_k_8_fu_2841_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        biasConv1_load_reg_4205 <= biasConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        biasConv2_load_reg_4557 <= biasConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_4_reg_4236 <= c_4_fu_1564_p2;
        c_cast1_reg_4228[4 : 0] <= c_cast1_fu_1554_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        c_5_reg_4578 <= c_5_fu_2625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        colOutIdx_10_reg_4609 <= colOutIdx_10_fu_2725_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        colOutIdx_13_reg_5016 <= colOutIdx_13_fu_4098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        colOutIdx_14_reg_5073 <= colOutIdx_14_fu_4155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        colOutIdx_15_reg_4480 <= colOutIdx_15_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        colOutIdx_16_reg_4812 <= colOutIdx_16_fu_3251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        colOutIdx_2_reg_4272 <= colOutIdx_2_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        colOutIdx_5_reg_4706 <= colOutIdx_5_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        colOutIdx_9_reg_4890 <= colOutIdx_9_fu_3789_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        colOutIdx_reg_4366 <= colOutIdx_fu_1832_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        d_relu3ActivationMap_3_reg_5093 <= d_relu3ActivationMap_q0;
        weightsFC3_load_reg_5098 <= weightsFC3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        f_1_cast_reg_4424[2 : 0] <= f_1_cast_fu_1975_p1[2 : 0];
        f_6_reg_4432 <= f_6_fu_1989_p2;
        maxval_1_3_load_reg_4419 <= maxval_1_3_fu_340;
        maxval_1_load_reg_4414 <= maxval_1_fu_336;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        f_2_cast_reg_4539[4 : 0] <= f_2_cast_fu_2560_p1[4 : 0];
        f_7_reg_4547 <= f_7_fu_2570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        f_3_cast_reg_4756[4 : 0] <= f_3_cast_fu_3157_p1[4 : 0];
        f_8_reg_4764 <= f_8_fu_3167_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_5_reg_4195 <= f_5_fu_1521_p2;
        f_cast1_reg_4187[2 : 0] <= f_cast1_fu_1511_p1[2 : 0];
        f_cast_reg_4182[2 : 0] <= f_cast_fu_1507_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        f_9_reg_4864 <= f_9_fu_3733_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inputImg_load_reg_4292 <= inputImg_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        j_2_reg_4499 <= j_2_fu_2089_p2;
        tmp_32_reg_4490 <= tmp_32_fu_2079_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        j_3_reg_4820 <= j_3_fu_3263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        k4_cast2_reg_4241[2 : 0] <= k4_cast2_fu_1570_p1[2 : 0];
        k_9_reg_4249 <= k_9_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        k_10_reg_4325 <= k_10_fu_1741_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        k_11_reg_4693 <= k_11_fu_2994_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        k_13_reg_4877 <= k_13_fu_3751_p2;
        next_mul7_reg_4869 <= next_mul7_fu_3739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        k_14_reg_4586 <= k_14_fu_2641_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        k_15_reg_4946 <= k_15_fu_3958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        k_16_reg_5059 <= k_16_fu_4135_p2;
        next_mul9_reg_5051 <= next_mul9_fu_4123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        k_20_reg_4670 <= k_20_fu_2951_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        k_21_reg_4979 <= k_21_fu_3980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        k_22_reg_4997 <= k_22_fu_4048_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        k_reg_4358 <= k_fu_1820_p2;
        next_mul3_reg_4350 <= next_mul3_fu_1808_p2;
        phi_mul2_cast_reg_4345[12 : 0] <= phi_mul2_cast_fu_1804_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        maxval_1_3_fu_340 <= maxval_1_1_fu_2419_p3;
        maxval_1_fu_336 <= maxval_1_2_fu_2426_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        next_mul5_reg_4452 <= next_mul5_fu_2009_p2;
        phi_mul4_cast_reg_4447[12 : 0] <= phi_mul4_cast_fu_2005_p1[12 : 0];
        r_5_reg_4460 <= r_5_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        next_mul_reg_4215 <= next_mul_fu_1536_p2;
        phi_mul_cast_reg_4210[12 : 0] <= phi_mul_cast_fu_1532_p1[12 : 0];
        r_4_reg_4223 <= r_4_fu_1548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond22_fu_2083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        p_Val2_6_reg_4529 <= p_Val2_6_fu_2312_p3;
        tmp_47_reg_4524[7 : 1] <= tmp_47_fu_2178_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond11_fu_3179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
        p_Val2_s_41_reg_4802 <= p_Val2_s_41_fu_3241_p1;
        p_shl35_cast_reg_4787[8 : 6] <= p_shl35_cast_fu_3207_p1[8 : 6];
        p_shl36_cast_reg_4792[10 : 8] <= p_shl36_cast_fu_3225_p1[10 : 8];
        p_shl37_cast_reg_4797[8 : 6] <= p_shl37_cast_fu_3237_p1[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24_fu_2015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        p_Val2_s_reg_4470 <= p_Val2_s_fu_2051_p1;
        tmp_21_reg_4465[13 : 3] <= tmp_21_fu_2045_p2[13 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_shl6_reg_4259[4 : 2] <= p_shl6_fu_1592_p3[4 : 2];
        tmp_17_reg_4254 <= tmp_17_fu_1586_p2;
        tmp_18_reg_4264[8 : 1] <= tmp_18_fu_1624_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        pool1ActivationMap_l_reg_4652 <= pool1ActivationMap_q0;
        weightsConv2_load_reg_4657 <= weightsConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        pool2ActivationMap_l_reg_4928 <= pool2ActivationMap_q0;
        weightsFC1_load_reg_4933 <= weightsFC1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        r_6_reg_4565 <= r_6_fu_2587_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        r_7_reg_4782 <= r_7_fu_3185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1488 <= grp_fu_1453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        relu3ActivationMap_l_reg_5036 <= relu3ActivationMap_q0;
        weightsFC2_load_reg_5041 <= weightsFC2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp13_reg_4570[10 : 5] <= tmp13_fu_2613_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        tmp23_reg_4882[8 : 4] <= tmp23_fu_3777_p2[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_2988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63))) begin
        tmp8_reg_4698[10 : 5] <= tmp8_fu_3020_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond16_fu_2835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        tmp_101_reg_4642 <= tmp_101_fu_2879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3783_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state80))) begin
        tmp_109_reg_4900[14 : 7] <= tmp_109_fu_3827_p2[14 : 7];
        tmp_96_reg_4895[6 : 4] <= tmp_96_fu_3795_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_3257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71))) begin
        tmp_121_reg_4831 <= tmp_121_fu_3300_p2;
        tmp_131_reg_4841 <= tmp_131_fu_3315_p2;
        tmp_165_reg_4825 <= tmp_165_fu_3269_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_3257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state71))) begin
        tmp_139_reg_4851 <= tmp_139_fu_3501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_3837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        tmp_148_reg_4913[8 : 0] <= tmp_148_fu_3863_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_1735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        tmp_14_reg_4335 <= tmp_14_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond29_fu_1634_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_24_reg_4282 <= tmp_24_fu_1670_p2;
        tmp_27_reg_4287 <= tmp_27_fu_1714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_30_reg_4312 <= grp_fu_1457_p1;
        weightsConv1_load_reg_4307 <= weightsConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_3026_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        tmp_33_reg_4711[7 : 4] <= tmp_33_fu_3038_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond22_fu_2083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        tmp_45_reg_4504 <= tmp_45_fu_2138_p2;
        tmp_51_reg_4514 <= tmp_51_fu_2152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond12_fu_3161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
        tmp_48_reg_4769 <= tmp_48_fu_3173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_3974_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state99))) begin
        tmp_49_reg_4984[6 : 0] <= tmp_49_fu_3986_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_1826_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        tmp_4_reg_4371[8 : 1] <= tmp_4_fu_1862_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i2_fu_3952_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state90))) begin
        tmp_52_reg_4956[6 : 0] <= tmp_52_fu_3969_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond25_fu_1983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_5_cast_reg_4437 <= tmp_5_cast_fu_2001_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_3050_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state65))) begin
        tmp_72_reg_4724[10 : 0] <= tmp_72_fu_3076_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond18_fu_2635_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        tmp_75_reg_4591[11 : 2] <= tmp_75_fu_2657_p2[11 : 2];
        tmp_76_reg_4596[8 : 1] <= tmp_76_fu_2691_p2[8 : 1];
        tmp_79_reg_4601[12 : 5] <= tmp_79_fu_2709_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i1_fu_2945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        tmp_80_reg_4680 <= tmp_80_fu_2979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        tmp_87_reg_4614[7 : 1] <= tmp_87_fu_2761_p2[7 : 1];
        tmp_88_reg_4619[6 : 1] <= tmp_88_fu_2791_p2[6 : 1];
        tmp_89_reg_4624[10 : 5] <= tmp_89_fu_2821_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond26_fu_1872_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_8_reg_4384[31 : 0] <= tmp_8_fu_1902_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_4042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        tmp_91_reg_5002[6 : 0] <= tmp_91_fu_4054_p1[6 : 0];
        tmp_92_reg_5008[14 : 3] <= tmp_92_fu_4082_p2[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state113))) begin
        tmp_93_reg_5064[3 : 0] <= tmp_93_fu_4141_p1[3 : 0];
    end
end

always @ (*) begin
    if (((exitcond1_fu_4129_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state113))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_4129_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state113))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        b_pool2ActivationMap_address0 = tmp_148_reg_4913;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        b_pool2ActivationMap_address0 = grp_f_sum_fu_1404_x_address0;
    end else begin
        b_pool2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        b_pool2ActivationMap_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        b_pool2ActivationMap_ce0 = grp_f_sum_fu_1404_x_ce0;
    end else begin
        b_pool2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        b_pool2ActivationMap_we0 = 1'b1;
    end else begin
        b_pool2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        biasConv1_ce0 = 1'b1;
    end else begin
        biasConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        biasConv2_ce0 = 1'b1;
    end else begin
        biasConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        biasFC1_ce0 = 1'b1;
    end else begin
        biasFC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        biasFC2_ce0 = 1'b1;
    end else begin
        biasFC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        biasFC3_ce0 = 1'b1;
    end else begin
        biasFC3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1ActivationMap_address0 = tmp_8_fu_1902_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1ActivationMap_address0 = tmp_15_fu_1799_p1;
    end else begin
        conv1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24))) begin
        conv1ActivationMap_ce0 = 1'b1;
    end else begin
        conv1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1ActivationMap_we0 = 1'b1;
    end else begin
        conv1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        conv2ActivationMap_address0 = tmp_72_fu_3076_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        conv2ActivationMap_address0 = tmp_81_fu_2984_p1;
    end else begin
        conv2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state62))) begin
        conv2ActivationMap_ce0 = 1'b1;
    end else begin
        conv2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        conv2ActivationMap_we0 = 1'b1;
    end else begin
        conv2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        d_relu3ActivationMap_address0 = tmp_125_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        d_relu3ActivationMap_address0 = tmp_91_reg_5002;
    end else begin
        d_relu3ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state112))) begin
        d_relu3ActivationMap_ce0 = 1'b1;
    end else begin
        d_relu3ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        d_relu3ActivationMap_we0 = 1'b1;
    end else begin
        d_relu3ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        fc1ActivationMap_address0 = tmp_49_fu_3986_p1;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fc1ActivationMap_address0 = tmp_52_reg_4956;
    end else begin
        fc1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98))) begin
        fc1ActivationMap_ce0 = 1'b1;
    end else begin
        fc1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        fc1ActivationMap_we0 = 1'b1;
    end else begin
        fc1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fv10_address0 = tmp_25_fu_1731_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fv10_address0 = grp_sum_fu_1422_x_address0;
    end else begin
        fv10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fv10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fv10_ce0 = grp_sum_fu_1422_x_ce0;
    end else begin
        fv10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fv10_we0 = 1'b1;
    end else begin
        fv10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        fv11_address0 = tmp_i_fu_1747_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fv11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fv11_address0 = grp_sum_fu_1422_y_address0;
    end else begin
        fv11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15))) begin
        fv11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fv11_ce0 = grp_sum_fu_1422_y_ce0;
    end else begin
        fv11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        fv11_we0 = grp_sum_fu_1422_y_we0;
    end else begin
        fv11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        fv12_address0 = tmp_102_fu_2940_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        fv12_address0 = grp_c_sum_fu_1398_x_address0;
    end else begin
        fv12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        fv12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        fv12_ce0 = grp_c_sum_fu_1398_x_ce0;
    end else begin
        fv12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        fv12_we0 = 1'b1;
    end else begin
        fv12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        fv13_address0 = grp_d_sum_fu_1410_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        fv13_address0 = grp_c_sum_fu_1398_y_address0;
    end else begin
        fv13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        fv13_ce0 = grp_d_sum_fu_1410_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        fv13_ce0 = grp_c_sum_fu_1398_y_ce0;
    end else begin
        fv13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        fv13_we0 = grp_c_sum_fu_1398_y_we0;
    end else begin
        fv13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        fv14_address0 = tmp_i1_fu_2957_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        fv14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        fv14_address0 = grp_d_sum_fu_1410_y_address0;
    end else begin
        fv14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53))) begin
        fv14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        fv14_ce0 = grp_d_sum_fu_1410_y_ce0;
    end else begin
        fv14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        fv14_we0 = grp_d_sum_fu_1410_y_we0;
    end else begin
        fv14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        fv15_address0 = grp_g_sum_fu_1416_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fv15_address0 = grp_f_sum_fu_1404_y_address0;
    end else begin
        fv15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        fv15_ce0 = grp_g_sum_fu_1416_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fv15_ce0 = grp_f_sum_fu_1404_y_ce0;
    end else begin
        fv15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fv15_we0 = grp_f_sum_fu_1404_y_we0;
    end else begin
        fv15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        fv16_address0 = tmp_i2_fu_3964_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fv16_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fv16_address0 = grp_g_sum_fu_1416_y_address0;
    end else begin
        fv16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88))) begin
        fv16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fv16_ce0 = grp_g_sum_fu_1416_y_ce0;
    end else begin
        fv16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        fv16_we0 = grp_g_sum_fu_1416_y_we0;
    end else begin
        fv16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_fu_1428_p0 = tmp_111_reg_1375;
    end else if (((1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105))) begin
        grp_fu_1428_p0 = tmp_95_reg_1329;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state91))) begin
        grp_fu_1428_p0 = y1_i_reg_1286;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1428_p0 = x_assign_5_reg_1182;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_1428_p0 = y3_i_reg_1106;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_1428_p0 = ap_phi_mux_y3_i_phi_fu_1109_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1428_p0 = x_assign_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1428_p0 = y5_i_reg_893;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1428_p0 = ap_phi_mux_y5_i_phi_fu_896_p4;
    end else begin
        grp_fu_1428_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_1428_p1 = biasFC3_q0;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        grp_fu_1428_p1 = biasFC2_q0;
    end else if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state105))) begin
        grp_fu_1428_p1 = reg_1488;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_fu_1428_p1 = biasFC1_q0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_fu_1428_p1 = fv16_q0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_1428_p1 = fv14_q0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_1428_p1 = biasConv2_load_reg_4557;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_1428_p1 = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1428_p1 = fv11_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1428_p1 = biasConv1_load_reg_4205;
    end else begin
        grp_fu_1428_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_1453_p0 = d_relu3ActivationMap_3_reg_5093;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_fu_1453_p0 = relu3ActivationMap_l_reg_5036;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_fu_1453_p0 = pool2ActivationMap_l_reg_4928;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1453_p0 = weightsConv2_load_reg_4657;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1453_p0 = weightsConv1_load_reg_4307;
    end else begin
        grp_fu_1453_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_1453_p1 = weightsFC3_load_reg_5098;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_fu_1453_p1 = weightsFC2_load_reg_5041;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_fu_1453_p1 = weightsFC1_load_reg_4933;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1453_p1 = pool1ActivationMap_l_reg_4652;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1453_p1 = tmp_30_reg_4312;
    end else begin
        grp_fu_1453_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_fu_1460_p0 = fc1ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_1460_p0 = maxval_1_6_fu_344;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_1460_p0 = relu2ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_1460_p0 = conv2ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_1460_p0 = maxval_1_fu_336;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1460_p0 = relu1ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1460_p0 = conv1ActivationMap_q0;
    end else begin
        grp_fu_1460_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_1460_p1 = maxval_1_7_fu_348;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_1460_p1 = relu2ActivationMap_q1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_1460_p1 = maxval_1_3_fu_340;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1460_p1 = relu1ActivationMap_q1;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_1460_p1 = 32'd0;
    end else begin
        grp_fu_1460_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        inputImg_ce0 = 1'b1;
    end else begin
        inputImg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        netScores_ce0 = 1'b1;
    end else begin
        netScores_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        netScores_we0 = 1'b1;
    end else begin
        netScores_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        pool1ActivationMap_address0 = tmp_99_fu_2865_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        pool1ActivationMap_address0 = tmp_63_fu_2546_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        pool1ActivationMap_address0 = tmp_2_fu_1964_p1;
    end else begin
        pool1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state36))) begin
        pool1ActivationMap_ce0 = 1'b1;
    end else begin
        pool1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        pool1ActivationMap_d0 = maxval_1_3_maxval_0_3_fu_2551_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        pool1ActivationMap_d0 = 32'd0;
    end else begin
        pool1ActivationMap_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state36))) begin
        pool1ActivationMap_we0 = 1'b1;
    end else begin
        pool1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        pool2ActivationMap_address0 = tmp_148_fu_3863_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        pool2ActivationMap_address0 = tmp_140_fu_3714_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        pool2ActivationMap_address0 = tmp_16_fu_3138_p1;
    end else begin
        pool2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state74))) begin
        pool2ActivationMap_ce0 = 1'b1;
    end else begin
        pool2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        pool2ActivationMap_d0 = maxval_1_8_maxval_0_8_fu_3718_p3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        pool2ActivationMap_d0 = 32'd0;
    end else begin
        pool2ActivationMap_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state74))) begin
        pool2ActivationMap_we0 = 1'b1;
    end else begin
        pool2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        relu1ActivationMap_address0 = tmp_46_fu_2147_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        relu1ActivationMap_address0 = tmp_8_reg_4384;
    end else begin
        relu1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        relu1ActivationMap_address1 = b_maxval_6_cast_fu_2414_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        relu1ActivationMap_address1 = tmp_53_fu_2161_p1;
    end else begin
        relu1ActivationMap_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state28))) begin
        relu1ActivationMap_ce0 = 1'b1;
    end else begin
        relu1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        relu1ActivationMap_ce1 = 1'b1;
    end else begin
        relu1ActivationMap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        relu1ActivationMap_we0 = 1'b1;
    end else begin
        relu1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        relu2ActivationMap_address0 = tmp_122_fu_3305_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        relu2ActivationMap_address0 = tmp_72_reg_4724;
    end else begin
        relu2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        relu2ActivationMap_address1 = b_maxval_7_cast_fu_3601_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        relu2ActivationMap_address1 = tmp_132_fu_3320_p1;
    end else begin
        relu2ActivationMap_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state66))) begin
        relu2ActivationMap_ce0 = 1'b1;
    end else begin
        relu2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        relu2ActivationMap_ce1 = 1'b1;
    end else begin
        relu2ActivationMap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        relu2ActivationMap_we0 = 1'b1;
    end else begin
        relu2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        relu3ActivationMap_address0 = tmp_114_fu_4104_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        relu3ActivationMap_address0 = tmp_49_reg_4984;
    end else begin
        relu3ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state100))) begin
        relu3ActivationMap_ce0 = 1'b1;
    end else begin
        relu3ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        relu3ActivationMap_we0 = 1'b1;
    end else begin
        relu3ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weightsConv1_ce0 = 1'b1;
    end else begin
        weightsConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        weightsConv2_ce0 = 1'b1;
    end else begin
        weightsConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        weightsFC1_ce0 = 1'b1;
    end else begin
        weightsFC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        weightsFC2_ce0 = 1'b1;
    end else begin
        weightsFC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        weightsFC3_ce0 = 1'b1;
    end else begin
        weightsFC3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond33_fu_1515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond32_fu_1542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((exitcond31_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond30_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((exitcond29_fu_1634_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_sum_fu_1422_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((exitcond_i_fu_1735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state25 : begin
            if (((exitcond28_fu_1814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((exitcond27_fu_1826_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((exitcond26_fu_1872_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((tmp_3_fu_1969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((exitcond25_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((exitcond24_fu_2015_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((exitcond23_fu_2055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((exitcond22_fu_2083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state40 : begin
            if (((exitcond21_fu_2564_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((exitcond20_fu_2581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((exitcond19_fu_2619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((exitcond18_fu_2635_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((exitcond17_fu_2719_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((exitcond16_fu_2835_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (grp_c_sum_fu_1398_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (grp_d_sum_fu_1410_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((exitcond_i1_fu_2945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state63 : begin
            if (((exitcond15_fu_2988_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((exitcond14_fu_3026_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((exitcond13_fu_3050_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state67 : begin
            if (((tmp_20_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((exitcond12_fu_3161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((exitcond11_fu_3179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((exitcond10_fu_3245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((exitcond9_fu_3257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state78 : begin
            if (((exitcond8_fu_3727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((exitcond7_fu_3745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((exitcond6_fu_3783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((exitcond5_fu_3837_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state85 : begin
            if (((1'b1 == ap_CS_fsm_state85) & (grp_f_sum_fu_1404_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((1'b1 == ap_CS_fsm_state87) & (grp_g_sum_fu_1416_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            if (((exitcond_i2_fu_3952_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state99 : begin
            if (((exitcond4_fu_3974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state99))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state101 : begin
            if (((exitcond3_fu_4042_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((exitcond2_fu_4092_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state113 : begin
            if (((exitcond1_fu_4129_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state113))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state114 : begin
            if (((exitcond_fu_4149_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state114))) begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign ap_phi_mux_y3_i_phi_fu_1109_p4 = y3_i_reg_1106;

assign ap_phi_mux_y5_i_phi_fu_896_p4 = y5_i_reg_893;

assign b_k_1_cast1_fu_2831_p1 = b_k_1_reg_1095;

assign b_k_1_cast_fu_2827_p1 = b_k_1_reg_1095;

assign b_k_2_cast_fu_3046_p1 = b_k_2_reg_1149;

assign b_k_3_cast_fu_3833_p1 = b_k_3_reg_1275;

assign b_k_4_fu_1878_p2 = (b_k_reg_947 + 3'd1);

assign b_k_5_cast_fu_2075_p1 = b_k_5_fu_2067_p3;

assign b_k_5_fu_2067_p3 = {{c_1_reg_1014}, {1'd0}};

assign b_k_6_fu_3056_p2 = (b_k_2_reg_1149 + 5'd1);

assign b_k_7_fu_3843_p2 = (b_k_3_reg_1275 + 5'd1);

assign b_k_8_fu_2841_p2 = (b_k_1_reg_1095 + 3'd1);

assign b_k_cast_fu_1868_p1 = b_k_reg_947;

assign b_maxval_1_to_int_fu_2338_p1 = relu1ActivationMap_q1;

assign b_maxval_3_to_int_fu_3510_p1 = relu2ActivationMap_q0;

assign b_maxval_4_to_int_fu_3528_p1 = relu2ActivationMap_q1;

assign b_maxval_6_cast1_fu_2410_p1 = $signed(b_maxval_6_fu_2404_p3);

assign b_maxval_6_cast_fu_2414_p1 = $unsigned(b_maxval_6_cast1_fu_2410_p1);

assign b_maxval_6_fu_2404_p3 = ((tmp_73_fu_2398_p2[0:0] === 1'b1) ? tmp_51_reg_4514 : tmp_45_reg_4504);

assign b_maxval_7_cast_fu_3601_p1 = b_maxval_7_fu_3594_p3;

assign b_maxval_7_fu_3594_p3 = ((tmp_163_fu_3588_p2[0:0] === 1'b1) ? tmp_131_reg_4841 : tmp_122_cast_cast_fu_3507_p1);

assign b_maxval_to_int_fu_2320_p1 = relu1ActivationMap_q0;

assign biasConv1_address0 = tmp_fu_1527_p1;

assign biasConv2_address0 = tmp_10_fu_2576_p1;

assign biasFC1_address0 = tmp_52_fu_3969_p1;

assign biasFC2_address0 = tmp_91_reg_5002;

assign biasFC3_address0 = tmp_93_reg_5064;

assign c_4_fu_1564_p2 = (c_reg_859 + 5'd1);

assign c_5_fu_2625_p2 = (c_2_reg_1061 + 4'd1);

assign c_cast1_fu_1554_p1 = c_reg_859;

assign colOutIdx1_cast1_fu_1630_p1 = colOutIdx1_reg_882;

assign colOutIdx_10_fu_2725_p2 = (colOutIdx_3_reg_1084 + 3'd1);

assign colOutIdx_13_fu_4098_p2 = (colOutIdx_7_reg_1341 + 7'd1);

assign colOutIdx_14_fu_4155_p2 = (colOutIdx_8_reg_1387 + 7'd1);

assign colOutIdx_15_fu_2061_p2 = (c_1_reg_1014 + 4'd1);

assign colOutIdx_16_fu_3251_p2 = (c_3_reg_1206 + 3'd1);

assign colOutIdx_2_fu_1640_p2 = (colOutIdx1_reg_882 + 3'd1);

assign colOutIdx_3_cast_fu_2715_p1 = colOutIdx_3_reg_1084;

assign colOutIdx_5_fu_3032_p2 = (colOutIdx_4_reg_1138 + 4'd1);

assign colOutIdx_7_cast_fu_4088_p1 = colOutIdx_7_reg_1341;

assign colOutIdx_8_cast_fu_4145_p1 = colOutIdx_8_reg_1387;

assign colOutIdx_9_fu_3789_p2 = (colOutIdx_6_reg_1264 + 3'd1);

assign colOutIdx_fu_1832_p2 = (colOutIdx_1_reg_936 + 5'd1);

assign exitcond10_fu_3245_p2 = ((c_3_reg_1206 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond11_fu_3179_p2 = ((r_3_reg_1194 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond12_fu_3161_p2 = ((f_3_reg_1171 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond13_fu_3050_p2 = ((b_k_2_reg_1149 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond14_fu_3026_p2 = ((colOutIdx_4_reg_1138 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond15_fu_2988_p2 = ((k_3_reg_1127 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond16_fu_2835_p2 = ((b_k_1_reg_1095 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond17_fu_2719_p2 = ((colOutIdx_3_reg_1084 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond18_fu_2635_p2 = ((k_2_reg_1073 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond19_fu_2619_p2 = ((c_2_reg_1061 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond1_fu_4129_p2 = ((k_7_reg_1352 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond20_fu_2581_p2 = ((r_2_reg_1049 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond21_fu_2564_p2 = ((f_2_reg_1037 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond22_fu_2083_p2 = ((j_reg_1026 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond23_fu_2055_p2 = ((c_1_reg_1014 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond24_fu_2015_p2 = ((r_1_reg_992 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond25_fu_1983_p2 = ((f_1_reg_969 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond26_fu_1872_p2 = ((b_k_reg_947 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond27_fu_1826_p2 = ((colOutIdx_1_reg_936 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond28_fu_1814_p2 = ((k_1_reg_914 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond29_fu_1634_p2 = ((colOutIdx1_reg_882 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond2_fu_4092_p2 = ((colOutIdx_7_reg_1341 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond30_fu_1574_p2 = ((k4_reg_871 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond31_fu_1558_p2 = ((c_reg_859 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond32_fu_1542_p2 = ((r_reg_836 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond33_fu_1515_p2 = ((f_reg_825 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond3_fu_4042_p2 = ((k_6_reg_1318 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond4_fu_3974_p2 = ((k_5_reg_1307 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond5_fu_3837_p2 = ((b_k_3_reg_1275 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond6_fu_3783_p2 = ((colOutIdx_6_reg_1264 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond7_fu_3745_p2 = ((k_4_reg_1241 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond8_fu_3727_p2 = ((f_4_reg_1229 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond9_fu_3257_p2 = ((j_1_reg_1218 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_fu_4149_p2 = ((colOutIdx_8_reg_1387 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_2945_p2 = ((k_i1_reg_1116 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_3952_p2 = ((k_i2_reg_1296 == 4'd15) ? 1'b1 : 1'b0);

assign exitcond_i_fu_1735_p2 = ((k_i_reg_903 == 3'd4) ? 1'b1 : 1'b0);

assign f_1_cast1_fu_1979_p1 = f_1_reg_969;

assign f_1_cast_fu_1975_p1 = f_1_reg_969;

assign f_2_cast_fu_2560_p1 = f_2_reg_1037;

assign f_3_cast_fu_3157_p1 = f_3_reg_1171;

assign f_5_fu_1521_p2 = (f_reg_825 + 3'd1);

assign f_6_fu_1989_p2 = (f_1_reg_969 + 3'd1);

assign f_7_fu_2570_p2 = (f_2_reg_1037 + 5'd1);

assign f_8_fu_3167_p2 = (f_3_reg_1171 + 5'd1);

assign f_9_fu_3733_p2 = (f_4_reg_1229 + 7'd1);

assign f_cast1_fu_1511_p1 = f_reg_825;

assign f_cast_fu_1507_p1 = f_reg_825;

assign grp_c_sum_fu_1398_ap_start = grp_c_sum_fu_1398_ap_start_reg;

assign grp_d_sum_fu_1410_ap_start = grp_d_sum_fu_1410_ap_start_reg;

assign grp_f_sum_fu_1404_ap_start = grp_f_sum_fu_1404_ap_start_reg;

assign grp_fu_1457_p0 = inputImg_load_reg_4292;

assign grp_g_sum_fu_1416_ap_start = grp_g_sum_fu_1416_ap_start_reg;

assign grp_sum_fu_1422_ap_start = grp_sum_fu_1422_ap_start_reg;

assign indvarinc1_fu_3132_p2 = (invdar1_reg_1160 + 9'd1);

assign indvarinc_fu_1958_p2 = (invdar_reg_958 + 11'd1);

assign inputImg_address0 = tmp_23_fu_1660_p1;

assign j_2_fu_2089_p2 = (2'd1 + j_reg_1026);

assign j_3_fu_3263_p2 = (j_1_reg_1218 + 2'd1);

assign k4_cast2_fu_1570_p1 = k4_reg_871;

assign k_10_fu_1741_p2 = (k_i_reg_903 + 3'd1);

assign k_11_fu_2994_p2 = (k_3_reg_1127 + 4'd1);

assign k_12_fu_3191_p3 = {{r_3_reg_1194}, {1'd0}};

assign k_13_fu_3751_p2 = (k_4_reg_1241 + 3'd1);

assign k_14_fu_2641_p2 = (k_2_reg_1073 + 3'd1);

assign k_15_fu_3958_p2 = (k_i2_reg_1296 + 4'd1);

assign k_16_fu_4135_p2 = (k_7_reg_1352 + 4'd1);

assign k_20_fu_2951_p2 = (k_i1_reg_1116 + 3'd1);

assign k_21_fu_3980_p2 = (k_5_reg_1307 + 7'd1);

assign k_22_fu_4048_p2 = (k_6_reg_1318 + 7'd1);

assign k_2_cast_fu_2631_p1 = k_2_reg_1073;

assign k_8_fu_2027_p3 = {{r_1_reg_992}, {1'd0}};

assign k_9_fu_1580_p2 = (k4_reg_871 + 3'd1);

assign k_fu_1820_p2 = (k_1_reg_914 + 5'd1);

assign loc_V_2_fu_3344_p4 = {{p_Val2_s_41_reg_4802[30:23]}};

assign loc_V_fu_2190_p4 = {{p_Val2_s_reg_4470[30:23]}};

assign maxval_0_3_to_int_fu_2443_p1 = maxval_1_fu_336;

assign maxval_0_8_to_int_fu_3630_p1 = maxval_1_6_fu_344;

assign maxval_1_1_fu_2419_p3 = ((tmp_32_reg_4490[0:0] === 1'b1) ? relu1ActivationMap_q1 : maxval_1_3_fu_340);

assign maxval_1_2_fu_2426_p3 = ((tmp_32_reg_4490[0:0] === 1'b1) ? maxval_1_fu_336 : relu1ActivationMap_q1);

assign maxval_1_3_maxval_0_3_fu_2551_p3 = ((tmp_43_fu_2521_p2[0:0] === 1'b1) ? maxval_1_3_fu_340 : maxval_1_fu_336);

assign maxval_1_3_to_int_fu_2461_p1 = maxval_1_3_fu_340;

assign maxval_1_4_fu_3606_p3 = ((tmp_165_reg_4825[0:0] === 1'b1) ? relu2ActivationMap_q1 : maxval_1_7_fu_348);

assign maxval_1_5_fu_3613_p3 = ((tmp_165_reg_4825[0:0] === 1'b1) ? maxval_1_6_fu_344 : relu2ActivationMap_q1);

assign maxval_1_8_maxval_0_8_fu_3718_p3 = ((tmp_142_fu_3708_p2[0:0] === 1'b1) ? maxval_1_7_fu_348 : maxval_1_6_fu_344);

assign maxval_1_8_to_int_fu_3648_p1 = maxval_1_7_fu_348;

assign netScores_address0 = tmp_93_reg_5064;

assign netScores_d0 = grp_fu_1428_p2;

assign next_mul3_fu_1808_p2 = (phi_mul2_reg_925 + 13'd168);

assign next_mul5_fu_2009_p2 = (phi_mul4_reg_1003 + 13'd336);

assign next_mul7_fu_3739_p2 = (phi_mul6_reg_1252 + 16'd9600);

assign next_mul9_fu_4123_p2 = (phi_mul8_reg_1363 + 10'd84);

assign next_mul_fu_1536_p2 = (phi_mul_reg_848 + 13'd168);

assign notlhs10_fu_3564_p2 = ((tmp_157_fu_3532_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs1_fu_2479_p2 = ((tmp_34_fu_2447_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_2497_p2 = ((tmp_36_fu_2465_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs3_fu_2356_p2 = ((tmp_55_fu_2324_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_2374_p2 = ((tmp_57_fu_2342_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_3099_p2 = ((tmp_82_fu_3085_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_4009_p2 = ((tmp_97_fu_3995_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_3666_p2 = ((tmp_119_fu_3634_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_3684_p2 = ((tmp_133_fu_3652_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_3546_p2 = ((tmp_155_fu_3514_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_1925_p2 = ((tmp_6_fu_1911_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs10_fu_3570_p2 = ((tmp_167_fu_3542_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs1_fu_2485_p2 = ((tmp_35_fu_2457_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_2503_p2 = ((tmp_37_fu_2475_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_2362_p2 = ((tmp_67_fu_2334_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_2380_p2 = ((tmp_71_fu_2352_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_3105_p2 = ((tmp_83_fu_3095_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_4015_p2 = ((tmp_100_fu_4005_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_3672_p2 = ((tmp_129_fu_3644_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_3690_p2 = ((tmp_134_fu_3662_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_3552_p2 = ((tmp_166_fu_3524_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_1931_p2 = ((tmp_9_fu_1921_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_Val2_1_fu_3466_p3 = ((tmp_143_fu_3337_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i2_fu_3460_p2 : p_Val2_9_fu_3452_p3);

assign p_Val2_2_fu_2298_p3 = ((tmp_58_fu_2226_p3[0:0] === 1'b1) ? tmp_64_fu_2284_p1 : tmp_65_fu_2288_p4);

assign p_Val2_6_fu_2312_p3 = ((tmp_50_fu_2183_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i_fu_2306_p2 : p_Val2_2_fu_2298_p3);

assign p_Val2_6_i_i_i2_fu_3460_p2 = (32'd0 - p_Val2_9_fu_3452_p3);

assign p_Val2_6_i_i_i_fu_2306_p2 = (32'd0 - p_Val2_2_fu_2298_p3);

assign p_Val2_9_fu_3452_p3 = ((tmp_150_fu_3380_p3[0:0] === 1'b1) ? tmp_145_fu_3438_p1 : tmp_146_fu_3442_p4);

assign p_Val2_s_41_fu_3241_p1 = x_assign_5_reg_1182;

assign p_Val2_s_fu_2051_p1 = x_assign_reg_980;

assign p_shl10_cast_fu_2609_p1 = p_shl10_fu_2601_p3;

assign p_shl10_fu_2601_p3 = {{r_2_reg_1049}, {5'd0}};

assign p_shl11_cast_fu_1683_p1 = p_shl11_fu_1675_p3;

assign p_shl11_fu_1675_p3 = {{colOutIdx1_reg_882}, {3'd0}};

assign p_shl12_cast_fu_1695_p1 = p_shl12_fu_1687_p3;

assign p_shl12_fu_1687_p3 = {{colOutIdx1_reg_882}, {1'd0}};

assign p_shl13_fu_3757_p3 = {{k_4_reg_1241}, {6'd0}};

assign p_shl14_cast_fu_3773_p1 = p_shl14_fu_3765_p3;

assign p_shl14_fu_3765_p3 = {{k_4_reg_1241}, {4'd0}};

assign p_shl15_cast1_fu_2671_p1 = p_shl15_fu_2663_p3;

assign p_shl15_cast_fu_2675_p1 = p_shl15_fu_2663_p3;

assign p_shl15_fu_2663_p3 = {{k_2_reg_1073}, {5'd0}};

assign p_shl16_cast_fu_2687_p1 = p_shl16_fu_2679_p3;

assign p_shl16_fu_2679_p3 = {{k_2_reg_1073}, {1'd0}};

assign p_shl17_cast_fu_2705_p1 = p_shl17_fu_2697_p3;

assign p_shl17_fu_2697_p3 = {{k_2_reg_1073}, {9'd0}};

assign p_shl18_cast_fu_2105_p1 = p_shl18_fu_2095_p4;

assign p_shl18_fu_2095_p4 = {{{c_1_reg_1014}, {tmp_32_fu_2079_p1}}, {3'd0}};

assign p_shl19_cast_fu_2119_p1 = p_shl19_fu_2109_p4;

assign p_shl19_fu_2109_p4 = {{{c_1_reg_1014}, {tmp_32_fu_2079_p1}}, {1'd0}};

assign p_shl1_cast_fu_1846_p1 = p_shl1_fu_1838_p3;

assign p_shl1_fu_1838_p3 = {{colOutIdx_1_reg_936}, {3'd0}};

assign p_shl20_cast_fu_4066_p1 = p_shl20_fu_4058_p3;

assign p_shl20_fu_4058_p3 = {{k_6_reg_1318}, {7'd0}};

assign p_shl21_cast_fu_4078_p1 = p_shl21_fu_4070_p3;

assign p_shl21_fu_4070_p3 = {{k_6_reg_1318}, {3'd0}};

assign p_shl22_cast_fu_2174_p1 = p_shl22_fu_2166_p3;

assign p_shl22_fu_2166_p3 = {{c_1_reg_1014}, {3'd0}};

assign p_shl23_fu_3199_p3 = {{r_3_reg_1194}, {6'd0}};

assign p_shl24_cast_fu_3811_p1 = p_shl24_fu_3803_p3;

assign p_shl24_fu_3803_p3 = {{colOutIdx_6_reg_1264}, {11'd0}};

assign p_shl25_cast_fu_3823_p1 = p_shl25_fu_3815_p3;

assign p_shl25_fu_3815_p3 = {{colOutIdx_6_reg_1264}, {7'd0}};

assign p_shl26_cast_fu_2745_p1 = p_shl26_fu_2737_p3;

assign p_shl26_fu_2737_p3 = {{tmp_86_fu_2731_p2}, {3'd0}};

assign p_shl27_cast_fu_2757_p1 = p_shl27_fu_2749_p3;

assign p_shl27_fu_2749_p3 = {{tmp_86_fu_2731_p2}, {1'd0}};

assign p_shl28_cast_fu_2775_p1 = p_shl28_fu_2767_p3;

assign p_shl28_fu_2767_p3 = {{colOutIdx_3_reg_1084}, {3'd0}};

assign p_shl29_cast_fu_2787_p1 = p_shl29_fu_2779_p3;

assign p_shl29_fu_2779_p3 = {{colOutIdx_3_reg_1084}, {1'd0}};

assign p_shl2_cast_fu_1858_p1 = p_shl2_fu_1850_p3;

assign p_shl2_fu_1850_p3 = {{colOutIdx_1_reg_936}, {1'd0}};

assign p_shl30_cast_fu_2805_p1 = p_shl30_fu_2797_p3;

assign p_shl30_fu_2797_p3 = {{colOutIdx_3_reg_1084}, {7'd0}};

assign p_shl31_cast_fu_2817_p1 = p_shl31_fu_2809_p3;

assign p_shl31_fu_2809_p3 = {{colOutIdx_3_reg_1084}, {5'd0}};

assign p_shl32_cast_fu_3880_p1 = p_shl32_fu_3872_p3;

assign p_shl32_fu_3872_p3 = {{tmp_168_fu_3868_p1}, {7'd0}};

assign p_shl33_cast_fu_3892_p1 = p_shl33_fu_3884_p3;

assign p_shl33_fu_3884_p3 = {{tmp_168_fu_3868_p1}, {3'd0}};

assign p_shl34_fu_3217_p3 = {{tmp_84_fu_3211_p2}, {7'd0}};

assign p_shl35_cast_fu_3207_p1 = p_shl23_fu_3199_p3;

assign p_shl35_fu_3229_p3 = {{tmp_84_fu_3211_p2}, {5'd0}};

assign p_shl36_cast_fu_3225_p1 = p_shl34_fu_3217_p3;

assign p_shl37_cast_fu_3237_p1 = p_shl35_fu_3229_p3;

assign p_shl3_fu_3000_p3 = {{k_3_reg_1127}, {7'd0}};

assign p_shl4_cast_fu_3016_p1 = p_shl4_fu_3008_p3;

assign p_shl4_fu_3008_p3 = {{k_3_reg_1127}, {5'd0}};

assign p_shl5_cast_fu_1620_p1 = p_shl5_fu_1612_p3;

assign p_shl5_fu_1612_p3 = {{k4_reg_871}, {1'd0}};

assign p_shl6_fu_1592_p3 = {{k4_reg_871}, {2'd0}};

assign p_shl7_cast_fu_1760_p1 = p_shl7_fu_1752_p3;

assign p_shl7_fu_1752_p3 = {{c_reg_859}, {3'd0}};

assign p_shl8_cast_fu_1772_p1 = p_shl8_fu_1764_p3;

assign p_shl8_fu_1764_p3 = {{c_reg_859}, {1'd0}};

assign p_shl9_fu_2593_p3 = {{r_2_reg_1049}, {7'd0}};

assign p_shl_cast_fu_1608_p1 = p_shl_fu_1600_p3;

assign p_shl_fu_1600_p3 = {{k4_reg_871}, {5'd0}};

assign phi_mul2_cast_fu_1804_p1 = phi_mul2_reg_925;

assign phi_mul4_cast_fu_2005_p1 = phi_mul4_reg_1003;

assign phi_mul_cast_fu_1532_p1 = phi_mul_reg_848;

assign r_4_fu_1548_p2 = (r_reg_836 + 5'd1);

assign r_5_fu_2021_p2 = (r_1_reg_992 + 4'd1);

assign r_6_fu_2587_p2 = (r_2_reg_1049 + 4'd1);

assign r_7_fu_3185_p2 = (r_3_reg_1194 + 3'd1);

assign relu1ActivationMap_d0 = ((tmp_13_fu_1943_p2[0:0] === 1'b1) ? 32'd0 : conv1ActivationMap_q0);

assign relu2ActivationMap_d0 = ((tmp_94_fu_3117_p2[0:0] === 1'b1) ? 32'd0 : conv2ActivationMap_q0);

assign relu3ActivationMap_d0 = ((tmp_110_fu_4027_p2[0:0] === 1'b1) ? 32'd0 : fc1ActivationMap_q0);

assign rowOutIdx_7_to_int_fu_3081_p1 = conv2ActivationMap_q0;

assign rowOutIdx_8_to_int_fu_3991_p1 = fc1ActivationMap_q0;

assign rowOutIdx_to_int_fu_1907_p1 = conv1ActivationMap_q0;

assign sh_assign_1_cast_cas_fu_2256_p1 = sh_assign_1_fu_2244_p3;

assign sh_assign_1_cast_fu_2252_p1 = sh_assign_1_fu_2244_p3;

assign sh_assign_1_fu_2244_p3 = ((tmp_58_fu_2226_p3[0:0] === 1'b1) ? tmp_162_i_i_i_cast_fu_2240_p1 : sh_assign_fu_2220_p2);

assign sh_assign_4_fu_3374_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i2_cast_fu_3370_p1));

assign sh_assign_5_cast_cas_fu_3410_p1 = sh_assign_5_fu_3398_p3;

assign sh_assign_5_cast_fu_3406_p1 = sh_assign_5_fu_3398_p3;

assign sh_assign_5_fu_3398_p3 = ((tmp_150_fu_3380_p3[0:0] === 1'b1) ? tmp_162_i_i_i2_cast_fu_3394_p1 : sh_assign_4_fu_3374_p2);

assign sh_assign_fu_2220_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_2216_p1));

assign tmp10_cast_fu_2875_p1 = $signed(tmp10_fu_2870_p2);

assign tmp10_fu_2870_p2 = (tmp_88_reg_4619 + b_k_1_cast1_fu_2831_p1);

assign tmp11_fu_2905_p3 = {{tmp_113_fu_2896_p4}, {f_2_reg_1037}};

assign tmp12_cast_fu_2918_p1 = $signed(tmp12_fu_2913_p2);

assign tmp12_fu_2913_p2 = (tmp_89_reg_4624 + tmp_103_cast_fu_2892_p1);

assign tmp13_fu_2613_p2 = (p_shl10_cast_fu_2609_p1 + p_shl9_fu_2593_p3);

assign tmp14_cast_fu_2975_p1 = tmp14_fu_2970_p2;

assign tmp14_fu_2970_p2 = (tmp_78_fu_2962_p3 + f_2_cast_reg_4539);

assign tmp16_cast_fu_3067_p1 = tmp16_fu_3062_p2;

assign tmp16_fu_3062_p2 = (tmp_33_reg_4711 + b_k_2_cast_fu_3046_p1);

assign tmp17_fu_3292_p3 = {{r_3_reg_1194}, {tmp_120_fu_3283_p2}};

assign tmp18_fu_3310_p2 = (tmp_120_cast_fu_3288_p1 + p_shl36_cast_reg_4792);

assign tmp19_fu_3486_p2 = (tmp_158_fu_3480_p2 + tmp_156_fu_3474_p2);

assign tmp20_cast_fu_3497_p1 = $signed(tmp20_fu_3492_p2);

assign tmp20_fu_3492_p2 = (tmp_48_reg_4769 + tmp_135_cast_fu_3333_p1);

assign tmp23_fu_3777_p2 = (p_shl13_fu_3757_p3 + p_shl14_cast_fu_3773_p1);

assign tmp24_cast_fu_3854_p1 = tmp24_fu_3849_p2;

assign tmp24_fu_3849_p2 = (tmp_96_reg_4895 + b_k_3_cast_fu_3833_p1);

assign tmp25_cast_fu_3924_p1 = tmp25_fu_3916_p3;

assign tmp25_fu_3916_p3 = {{tmp_164_fu_3906_p4}, {f_4_reg_1229}};

assign tmp26_cast_fu_3933_p1 = $signed(tmp26_fu_3928_p2);

assign tmp26_fu_3928_p2 = ($signed(tmp_109_reg_4900) + $signed(tmp_149_cast_fu_3902_p1));

assign tmp2_fu_1646_p4 = {{{tmp_17_reg_4254}, {2'd0}}, {colOutIdx1_reg_882}};

assign tmp3_fu_1665_p2 = (colOutIdx1_cast1_fu_1630_p1 + p_shl6_reg_4259);

assign tmp4_fu_1709_p2 = ($signed(tmp_26_cast_fu_1705_p1) + $signed(tmp_18_reg_4264));

assign tmp5_fu_1786_p2 = ($signed(tmp_12_cast_fu_1782_p1) + $signed(phi_mul_cast_reg_4210));

assign tmp6_cast_fu_1889_p1 = $signed(tmp6_fu_1884_p2);

assign tmp6_fu_1884_p2 = (tmp_4_reg_4371 + b_k_cast_fu_1868_p1);

assign tmp7_fu_2535_p2 = ($signed(tmp_60_fu_2530_p2) + $signed(tmp_58_cast_fu_2527_p1));

assign tmp8_fu_3020_p2 = (p_shl4_cast_fu_3016_p1 + p_shl3_fu_3000_p3);

assign tmp9_cast_fu_2852_p1 = $signed(tmp9_fu_2847_p2);

assign tmp9_fu_2847_p2 = (tmp_87_reg_4614 + b_k_1_cast_fu_2827_p1);

assign tmp_100_fu_4005_p1 = rowOutIdx_8_to_int_fu_3991_p1[22:0];

assign tmp_101_cast_fu_2937_p1 = $signed(tmp_101_reg_4642);

assign tmp_101_fu_2879_p2 = ($signed(tmp10_cast_fu_2875_p1) + $signed(tmp_76_reg_4596));

assign tmp_102_fu_2940_p1 = $unsigned(tmp_101_cast_fu_2937_p1);

assign tmp_103_cast_fu_2892_p1 = tmp_103_fu_2884_p3;

assign tmp_103_fu_2884_p3 = {{b_k_1_reg_1095}, {4'd0}};

assign tmp_104_fu_4021_p2 = (notrhs6_fu_4015_p2 | notlhs6_fu_4009_p2);

assign tmp_106_cast_fu_2928_p1 = $signed(tmp_106_fu_2922_p2);

assign tmp_106_fu_2922_p2 = ($signed(tmp12_cast_fu_2918_p1) + $signed(tmp11_fu_2905_p3));

assign tmp_107_fu_2932_p1 = $unsigned(tmp_106_cast_fu_2928_p1);

assign tmp_109_fu_3827_p2 = (p_shl24_cast_fu_3811_p1 - p_shl25_cast_fu_3823_p1);

assign tmp_10_fu_2576_p1 = f_2_reg_1037;

assign tmp_110_fu_4027_p2 = (tmp_104_fu_4021_p2 & grp_fu_1460_p2);

assign tmp_113_fu_2896_p4 = {{tmp_79_reg_4601[12:5]}};

assign tmp_114_fu_4104_p1 = colOutIdx_7_reg_1341;

assign tmp_115_cast_fu_4114_p1 = $signed(tmp_115_fu_4109_p2);

assign tmp_115_fu_4109_p2 = (tmp_92_reg_5008 + colOutIdx_7_cast_fu_4088_p1);

assign tmp_116_fu_3273_p4 = {{{c_3_reg_1206}, {tmp_165_fu_3269_p1}}, {4'd0}};

assign tmp_117_fu_4118_p1 = $unsigned(tmp_115_cast_fu_4114_p1);

assign tmp_119_fu_3634_p4 = {{maxval_0_8_to_int_fu_3630_p1[30:23]}};

assign tmp_120_cast_fu_3288_p1 = tmp_120_fu_3283_p2;

assign tmp_120_fu_3283_p2 = (tmp_116_fu_3273_p4 + f_3_cast_reg_4756);

assign tmp_121_fu_3300_p2 = (p_shl35_cast_reg_4787 + tmp17_fu_3292_p3);

assign tmp_122_cast_cast_fu_3507_p1 = tmp_121_reg_4831;

assign tmp_122_fu_3305_p1 = tmp_121_fu_3300_p2;

assign tmp_125_fu_4161_p1 = colOutIdx_8_reg_1387;

assign tmp_126_fu_4166_p2 = (phi_mul8_reg_1363 + colOutIdx_8_cast_fu_4145_p1);

assign tmp_127_fu_4172_p1 = tmp_126_fu_4166_p2;

assign tmp_129_fu_3644_p1 = maxval_0_8_to_int_fu_3630_p1[22:0];

assign tmp_12_cast_fu_1782_p1 = $signed(tmp_12_fu_1776_p2);

assign tmp_12_fu_1776_p2 = (p_shl7_cast_fu_1760_p1 - p_shl8_cast_fu_1772_p1);

assign tmp_131_fu_3315_p2 = (p_shl37_cast_reg_4797 + tmp18_fu_3310_p2);

assign tmp_132_fu_3320_p1 = tmp_131_fu_3315_p2;

assign tmp_133_fu_3652_p4 = {{maxval_1_8_to_int_fu_3648_p1[30:23]}};

assign tmp_134_fu_3662_p1 = maxval_1_8_to_int_fu_3648_p1[22:0];

assign tmp_135_cast_fu_3333_p1 = tmp_135_fu_3325_p3;

assign tmp_135_fu_3325_p3 = {{c_3_reg_1206}, {4'd0}};

assign tmp_136_fu_3678_p2 = (notrhs7_fu_3672_p2 | notlhs7_fu_3666_p2);

assign tmp_137_fu_3696_p2 = (notrhs8_fu_3690_p2 | notlhs8_fu_3684_p2);

assign tmp_138_fu_3702_p2 = (tmp_137_fu_3696_p2 & tmp_136_fu_3678_p2);

assign tmp_139_fu_3501_p2 = ($signed(tmp19_fu_3486_p2) + $signed(tmp20_cast_fu_3497_p1));

assign tmp_13_fu_1943_p2 = (tmp_s_fu_1937_p2 & grp_fu_1460_p2);

assign tmp_140_fu_3714_p1 = $signed(tmp_139_reg_4851);

assign tmp_142_fu_3708_p2 = (tmp_138_fu_3702_p2 & grp_fu_1460_p2);

assign tmp_143_fu_3337_p3 = p_Val2_s_41_reg_4802[32'd31];

assign tmp_144_fu_3353_p1 = p_Val2_s_41_reg_4802[22:0];

assign tmp_145_fu_3438_p1 = tmp_154_fu_3430_p3;

assign tmp_146_fu_3442_p4 = {{tmp_165_i_i_i2_fu_3424_p2[55:24]}};

assign tmp_147_fu_3858_p2 = (tmp24_cast_fu_3854_p1 + tmp23_reg_4882);

assign tmp_148_fu_3863_p1 = tmp_147_fu_3858_p2;

assign tmp_149_cast_fu_3902_p1 = $signed(tmp_149_fu_3896_p2);

assign tmp_149_fu_3896_p2 = (p_shl32_cast_fu_3880_p1 - p_shl33_cast_fu_3892_p1);

assign tmp_14_cast_fu_1796_p1 = $signed(tmp_14_reg_4335);

assign tmp_14_fu_1791_p2 = (f_cast_reg_4182 + tmp5_fu_1786_p2);

assign tmp_150_fu_3380_p3 = sh_assign_4_fu_3374_p2[32'd8];

assign tmp_151_cast_fu_3943_p1 = $signed(tmp_151_fu_3937_p2);

assign tmp_151_fu_3937_p2 = ($signed(tmp26_cast_fu_3933_p1) + $signed(tmp25_cast_fu_3924_p1));

assign tmp_152_fu_3947_p1 = $unsigned(tmp_151_cast_fu_3943_p1);

assign tmp_154_fu_3430_p3 = tmp_164_i_i_i2_fu_3418_p2[32'd24];

assign tmp_155_fu_3514_p4 = {{b_maxval_3_to_int_fu_3510_p1[30:23]}};

assign tmp_156_fu_3474_p2 = p_Val2_1_fu_3466_p3 << 32'd6;

assign tmp_157_fu_3532_p4 = {{b_maxval_4_to_int_fu_3528_p1[30:23]}};

assign tmp_158_fu_3480_p2 = p_Val2_1_fu_3466_p3 << 32'd4;

assign tmp_159_fu_3558_p2 = (notrhs9_fu_3552_p2 | notlhs9_fu_3546_p2);

assign tmp_15_fu_1799_p1 = $unsigned(tmp_14_cast_fu_1796_p1);

assign tmp_160_fu_3576_p2 = (notrhs10_fu_3570_p2 | notlhs10_fu_3564_p2);

assign tmp_161_fu_3582_p2 = (tmp_160_fu_3576_p2 & tmp_159_fu_3558_p2);

assign tmp_161_i_i_i2_cast1_fu_3366_p1 = tmp_161_i_i_i2_fu_3356_p4;

assign tmp_161_i_i_i2_fu_3356_p4 = {{{{1'd1}, {tmp_144_fu_3353_p1}}}, {1'd0}};

assign tmp_161_i_i_i_cast1_fu_2212_p1 = tmp_161_i_i_i_fu_2202_p4;

assign tmp_161_i_i_i_fu_2202_p4 = {{{{1'd1}, {tmp_56_fu_2199_p1}}}, {1'd0}};

assign tmp_162_i_i_i2_cast_fu_3394_p1 = $signed(tmp_162_i_i_i2_fu_3388_p2);

assign tmp_162_i_i_i2_fu_3388_p2 = (8'd127 - loc_V_2_fu_3344_p4);

assign tmp_162_i_i_i_cast_fu_2240_p1 = $signed(tmp_162_i_i_i_fu_2234_p2);

assign tmp_162_i_i_i_fu_2234_p2 = (8'd127 - loc_V_fu_2190_p4);

assign tmp_163_fu_3588_p2 = (tmp_161_fu_3582_p2 & grp_fu_1460_p2);

assign tmp_163_i_i_i2_fu_3414_p1 = $unsigned(sh_assign_5_cast_fu_3406_p1);

assign tmp_163_i_i_i_fu_2260_p1 = $unsigned(sh_assign_1_cast_fu_2252_p1);

assign tmp_164_fu_3906_p4 = {{phi_mul6_reg_1252[15:7]}};

assign tmp_164_i_i_i2_fu_3418_p2 = tmp_161_i_i_i2_fu_3356_p4 >> sh_assign_5_cast_cas_fu_3410_p1;

assign tmp_164_i_i_i_fu_2264_p2 = tmp_161_i_i_i_fu_2202_p4 >> sh_assign_1_cast_cas_fu_2256_p1;

assign tmp_165_fu_3269_p1 = j_1_reg_1218[0:0];

assign tmp_165_i_i_i2_fu_3424_p2 = tmp_161_i_i_i2_cast1_fu_3366_p1 << tmp_163_i_i_i2_fu_3414_p1;

assign tmp_165_i_i_i_fu_2270_p2 = tmp_161_i_i_i_cast1_fu_2212_p1 << tmp_163_i_i_i_fu_2260_p1;

assign tmp_166_fu_3524_p1 = b_maxval_3_to_int_fu_3510_p1[22:0];

assign tmp_167_fu_3542_p1 = b_maxval_4_to_int_fu_3528_p1[22:0];

assign tmp_168_fu_3868_p1 = b_k_3_reg_1275[3:0];

assign tmp_16_fu_3138_p1 = invdar1_reg_1160;

assign tmp_17_fu_1586_p2 = (k4_cast2_fu_1570_p1 + r_reg_836);

assign tmp_18_fu_1624_p2 = (p_shl_cast_fu_1608_p1 - p_shl5_cast_fu_1620_p1);

assign tmp_19_fu_2035_p2 = (k_8_fu_2027_p3 | 5'd1);

assign tmp_20_fu_3143_p2 = ((invdar1_reg_1160 == 9'd399) ? 1'b1 : 1'b0);

assign tmp_21_fu_2045_p0 = tmp_21_fu_2045_p00;

assign tmp_21_fu_2045_p00 = tmp_19_fu_2035_p2;

assign tmp_21_fu_2045_p2 = (tmp_21_fu_2045_p0 * $signed('hA8));

assign tmp_22_fu_1655_p2 = (c_cast1_reg_4228 + tmp2_fu_1646_p4);

assign tmp_23_fu_1660_p1 = tmp_22_fu_1655_p2;

assign tmp_24_fu_1670_p2 = (k4_cast2_reg_4241 + tmp3_fu_1665_p2);

assign tmp_25_fu_1731_p1 = tmp_24_reg_4282;

assign tmp_26_cast_fu_1705_p1 = $signed(tmp_26_fu_1699_p2);

assign tmp_26_fu_1699_p2 = (p_shl11_cast_fu_1683_p1 - p_shl12_cast_fu_1695_p1);

assign tmp_27_fu_1714_p2 = (f_cast1_reg_4187 + tmp4_fu_1709_p2);

assign tmp_28_cast_fu_1723_p1 = $signed(tmp_27_reg_4287);

assign tmp_28_fu_1726_p1 = $unsigned(tmp_28_cast_fu_1723_p1);

assign tmp_2_fu_1964_p1 = invdar_reg_958;

assign tmp_32_fu_2079_p1 = j_reg_1026[0:0];

assign tmp_33_fu_3038_p3 = {{colOutIdx_4_reg_1138}, {4'd0}};

assign tmp_34_fu_2447_p4 = {{maxval_0_3_to_int_fu_2443_p1[30:23]}};

assign tmp_35_fu_2457_p1 = maxval_0_3_to_int_fu_2443_p1[22:0];

assign tmp_36_fu_2465_p4 = {{maxval_1_3_to_int_fu_2461_p1[30:23]}};

assign tmp_37_fu_2475_p1 = maxval_1_3_to_int_fu_2461_p1[22:0];

assign tmp_38_fu_2491_p2 = (notrhs1_fu_2485_p2 | notlhs1_fu_2479_p2);

assign tmp_39_fu_2509_p2 = (notrhs2_fu_2503_p2 | notlhs2_fu_2497_p2);

assign tmp_3_fu_1969_p2 = ((invdar_reg_958 == 11'd1175) ? 1'b1 : 1'b0);

assign tmp_40_fu_2123_p2 = (p_shl18_cast_fu_2105_p1 - p_shl19_cast_fu_2119_p1);

assign tmp_41_fu_2515_p2 = (tmp_39_fu_2509_p2 & tmp_38_fu_2491_p2);

assign tmp_43_fu_2521_p2 = (tmp_41_fu_2515_p2 & grp_fu_1460_p2);

assign tmp_44_cast_fu_2134_p1 = $signed(tmp_44_fu_2129_p2);

assign tmp_44_fu_2129_p2 = (tmp_40_fu_2123_p2 + f_1_cast_reg_4424);

assign tmp_45_cast_fu_2143_p1 = tmp_45_fu_2138_p2;

assign tmp_45_fu_2138_p2 = ($signed(tmp_44_cast_fu_2134_p1) + $signed(phi_mul4_cast_reg_4447));

assign tmp_46_fu_2147_p1 = $unsigned(tmp_45_cast_fu_2143_p1);

assign tmp_47_fu_2178_p2 = (p_shl22_cast_fu_2174_p1 - b_k_5_cast_reg_4485);

assign tmp_48_fu_3173_p2 = ($signed(f_3_cast_fu_3157_p1) + $signed(8'd176));

assign tmp_49_fu_3986_p1 = k_5_reg_1307;

assign tmp_4_fu_1862_p2 = (p_shl1_cast_fu_1846_p1 - p_shl2_cast_fu_1858_p1);

assign tmp_50_fu_2183_p3 = p_Val2_s_reg_4470[32'd31];

assign tmp_51_fu_2152_p2 = ($signed(tmp_44_cast_fu_2134_p1) + $signed(tmp_21_reg_4465));

assign tmp_52_fu_3969_p1 = f_4_reg_1229;

assign tmp_53_fu_2161_p1 = $unsigned(tmp_55_cast_fu_2157_p1);

assign tmp_55_cast_fu_2157_p1 = tmp_51_fu_2152_p2;

assign tmp_55_fu_2324_p4 = {{b_maxval_to_int_fu_2320_p1[30:23]}};

assign tmp_56_fu_2199_p1 = p_Val2_s_reg_4470[22:0];

assign tmp_57_fu_2342_p4 = {{b_maxval_1_to_int_fu_2338_p1[30:23]}};

assign tmp_58_cast_fu_2527_p1 = $signed(tmp_47_reg_4524);

assign tmp_58_fu_2226_p3 = sh_assign_fu_2220_p2[32'd8];

assign tmp_59_fu_2276_p3 = tmp_164_i_i_i_fu_2264_p2[32'd24];

assign tmp_5_cast_fu_2001_p1 = $signed(tmp_5_fu_1995_p2);

assign tmp_5_fu_1995_p2 = ($signed(f_1_cast1_fu_1979_p1) + $signed(8'd172));

assign tmp_60_fu_2530_p2 = ($signed({{1'b0}, {32'd84}}) * $signed(p_Val2_6_reg_4529));

assign tmp_61_fu_2368_p2 = (notrhs3_fu_2362_p2 | notlhs3_fu_2356_p2);

assign tmp_62_fu_2541_p2 = ($signed(tmp_5_cast_reg_4437) + $signed(tmp7_fu_2535_p2));

assign tmp_63_fu_2546_p1 = $signed(tmp_62_fu_2541_p2);

assign tmp_64_fu_2284_p1 = tmp_59_fu_2276_p3;

assign tmp_65_fu_2288_p4 = {{tmp_165_i_i_i_fu_2270_p2[55:24]}};

assign tmp_66_fu_2386_p2 = (notrhs4_fu_2380_p2 | notlhs4_fu_2374_p2);

assign tmp_67_fu_2334_p1 = b_maxval_to_int_fu_2320_p1[22:0];

assign tmp_68_fu_2392_p2 = (tmp_66_fu_2386_p2 & tmp_61_fu_2368_p2);

assign tmp_69_fu_3071_p2 = (tmp16_cast_fu_3067_p1 + tmp8_reg_4698);

assign tmp_6_fu_1911_p4 = {{rowOutIdx_to_int_fu_1907_p1[30:23]}};

assign tmp_71_fu_2352_p1 = b_maxval_1_to_int_fu_2338_p1[22:0];

assign tmp_72_fu_3076_p1 = tmp_69_fu_3071_p2;

assign tmp_73_fu_2398_p2 = (tmp_68_fu_2392_p2 & grp_fu_1460_p2);

assign tmp_74_fu_2647_p2 = (k_2_cast_fu_2631_p1 + r_2_reg_1049);

assign tmp_75_fu_2657_p0 = tmp_75_fu_2657_p00;

assign tmp_75_fu_2657_p00 = tmp_74_fu_2647_p2;

assign tmp_75_fu_2657_p2 = (tmp_75_fu_2657_p0 * $signed('h54));

assign tmp_76_fu_2691_p2 = (p_shl15_cast_fu_2675_p1 - p_shl16_cast_fu_2687_p1);

assign tmp_78_fu_2962_p3 = {{c_2_reg_1061}, {4'd0}};

assign tmp_79_fu_2709_p2 = (p_shl17_cast_fu_2705_p1 - p_shl15_cast1_fu_2671_p1);

assign tmp_7_cast_fu_1898_p1 = $signed(tmp_7_fu_1893_p2);

assign tmp_7_fu_1893_p2 = ($signed(tmp6_cast_fu_1889_p1) + $signed(phi_mul2_cast_reg_4345));

assign tmp_80_fu_2979_p2 = (tmp13_reg_4570 + tmp14_cast_fu_2975_p1);

assign tmp_81_fu_2984_p1 = tmp_80_reg_4680;

assign tmp_82_fu_3085_p4 = {{rowOutIdx_7_to_int_fu_3081_p1[30:23]}};

assign tmp_83_fu_3095_p1 = rowOutIdx_7_to_int_fu_3081_p1[22:0];

assign tmp_84_fu_3211_p2 = (k_12_fu_3191_p3 | 4'd1);

assign tmp_85_fu_3111_p2 = (notrhs5_fu_3105_p2 | notlhs5_fu_3099_p2);

assign tmp_86_fu_2731_p2 = (colOutIdx_3_cast_fu_2715_p1 + c_2_reg_1061);

assign tmp_87_fu_2761_p2 = (p_shl26_cast_fu_2745_p1 - p_shl27_cast_fu_2757_p1);

assign tmp_88_fu_2791_p2 = (p_shl28_cast_fu_2775_p1 - p_shl29_cast_fu_2787_p1);

assign tmp_89_fu_2821_p2 = (p_shl30_cast_fu_2805_p1 - p_shl31_cast_fu_2817_p1);

assign tmp_8_fu_1902_p1 = $unsigned(tmp_7_cast_fu_1898_p1);

assign tmp_91_fu_4054_p1 = k_6_reg_1318;

assign tmp_92_fu_4082_p2 = (p_shl20_cast_fu_4066_p1 - p_shl21_cast_fu_4078_p1);

assign tmp_93_fu_4141_p1 = k_7_reg_1352;

assign tmp_94_fu_3117_p2 = (tmp_85_fu_3111_p2 & grp_fu_1460_p2);

assign tmp_96_fu_3795_p3 = {{colOutIdx_6_reg_1264}, {4'd0}};

assign tmp_97_fu_3995_p4 = {{rowOutIdx_8_to_int_fu_3991_p1[30:23]}};

assign tmp_98_cast_fu_2861_p1 = $signed(tmp_98_fu_2856_p2);

assign tmp_98_fu_2856_p2 = ($signed(tmp9_cast_fu_2852_p1) + $signed(tmp_75_reg_4591));

assign tmp_99_fu_2865_p1 = $unsigned(tmp_98_cast_fu_2861_p1);

assign tmp_9_fu_1921_p1 = rowOutIdx_to_int_fu_1907_p1[22:0];

assign tmp_fu_1527_p1 = f_reg_825;

assign tmp_i1_fu_2957_p1 = k_20_fu_2951_p2;

assign tmp_i2_fu_3964_p1 = k_15_fu_3958_p2;

assign tmp_i_fu_1747_p1 = k_10_fu_1741_p2;

assign tmp_i_i_i_i2_cast_fu_3370_p1 = loc_V_2_fu_3344_p4;

assign tmp_i_i_i_i_cast_fu_2216_p1 = loc_V_fu_2190_p4;

assign tmp_s_fu_1937_p2 = (notrhs_fu_1931_p2 | notlhs_fu_1925_p2);

assign weightsConv1_address0 = tmp_28_fu_1726_p1;

assign weightsConv2_address0 = tmp_107_fu_2932_p1;

assign weightsFC1_address0 = tmp_152_fu_3947_p1;

assign weightsFC2_address0 = tmp_117_fu_4118_p1;

assign weightsFC3_address0 = tmp_127_fu_4172_p1;

always @ (posedge ap_clk) begin
    f_cast_reg_4182[13:3] <= 11'b00000000000;
    f_cast1_reg_4187[8:3] <= 6'b000000;
    phi_mul_cast_reg_4210[13] <= 1'b0;
    c_cast1_reg_4228[9:5] <= 5'b00000;
    k4_cast2_reg_4241[4:3] <= 2'b00;
    p_shl6_reg_4259[1:0] <= 2'b00;
    tmp_18_reg_4264[0] <= 1'b0;
    phi_mul2_cast_reg_4345[13] <= 1'b0;
    tmp_4_reg_4371[0] <= 1'b0;
    tmp_8_reg_4384[63:32] <= 32'b00000000000000000000000000000000;
    f_1_cast_reg_4424[8:3] <= 6'b000000;
    phi_mul4_cast_reg_4447[13] <= 1'b0;
    tmp_21_reg_4465[2:0] <= 3'b000;
    b_k_5_cast_reg_4485[0] <= 1'b0;
    b_k_5_cast_reg_4485[7:5] <= 3'b000;
    tmp_47_reg_4524[0] <= 1'b0;
    f_2_cast_reg_4539[7:5] <= 3'b000;
    tmp13_reg_4570[4:0] <= 5'b00000;
    tmp_75_reg_4591[1:0] <= 2'b00;
    tmp_76_reg_4596[0] <= 1'b0;
    tmp_79_reg_4601[4:0] <= 5'b00000;
    tmp_87_reg_4614[0] <= 1'b0;
    tmp_88_reg_4619[0] <= 1'b0;
    tmp_89_reg_4624[4:0] <= 5'b00000;
    tmp8_reg_4698[4:0] <= 5'b00000;
    tmp_33_reg_4711[3:0] <= 4'b0000;
    tmp_72_reg_4724[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    f_3_cast_reg_4756[7:5] <= 3'b000;
    p_shl35_cast_reg_4787[5:0] <= 6'b000000;
    p_shl35_cast_reg_4787[10:9] <= 2'b00;
    p_shl36_cast_reg_4792[7:0] <= 8'b10000000;
    p_shl36_cast_reg_4792[11] <= 1'b0;
    p_shl37_cast_reg_4797[5:0] <= 6'b100000;
    p_shl37_cast_reg_4797[11:9] <= 3'b000;
    tmp23_reg_4882[3:0] <= 4'b0000;
    tmp_96_reg_4895[3:0] <= 4'b0000;
    tmp_109_reg_4900[6:0] <= 7'b0000000;
    tmp_148_reg_4913[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_52_reg_4956[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_49_reg_4984[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_91_reg_5002[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_92_reg_5008[2:0] <= 3'b000;
    tmp_93_reg_5064[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //lenetSynthMatlab
