# Full Adder â€“ Verilog

This module implements a Full Adder using synthesizable Verilog.  
It adds three 1-bit inputs (A, B, Cin) and produces a **Sum** and **Carry**.

## Files
- full_adder.v
- full_adder_tb.v

## Simulation Waveform
![Full Adder Waveform](waveform.png)
