Search.setIndex({"docnames": ["aes", "alu", "combohash", "index", "interrupts", "pio", "pio_wrap", "pke", "sce_glbsfr", "scedma", "trng"], "filenames": ["aes.rst", "alu.rst", "combohash.rst", "index.rst", "interrupts.rst", "pio.rst", "pio_wrap.rst", "pke.rst", "sce_glbsfr.rst", "scedma.rst", "trng.rst"], "titles": ["AES", "ALU", "COMBOHASH", "Documentation for Cramium SCE module", "Interrupt Controller", "PIO", "PIO_WRAP", "PKE", "SCE_GLBSFR", "SCEDMA", "TRNG"], "terms": {"address": [0, 1, 2, 5, 6, 7, 8, 9, 10], "0x4002d000": 0, "0x4002d004": 0, "0x4002d008": 0, "0x4002d00c": 0, "0x4002d010": 0, "0x4002d014": 0, "0x4002d018": 0, "0x4002d01c": 0, "0x4002d020": 0, "0x4002d024": 0, "0x4002d028": 0, "0x4002d02c": 0, "0x4002d030": 0, "0x4002d034": 0, "0x4002d038": 0, "0x4002d03c": 0, "0x0": [0, 1, 2, 5, 6, 7, 8, 9, 10], "field": [0, 2, 5, 6, 7, 8, 9], "name": [0, 2, 5, 6, 7, 8, 9], "descript": [0, 2, 5, 6, 7, 8, 9], "7": [0, 2, 5, 6, 7, 9], "0": [0, 2, 5, 6, 7, 8, 9], "sfr_crfunc": [0, 7], "read": [0, 2, 5, 6, 7, 8, 9], "write": [0, 2, 5, 6, 7, 8, 9], "control": [0, 2, 3, 5, 6, 7, 8, 9], "0x4": [0, 2, 5, 6, 7, 8, 9], "31": [0, 2, 5, 6, 7, 8, 9], "sfr_ar": [0, 2, 7], "perform": [0, 2, 7, 8, 9], "action": [0, 2, 7, 8, 9], "valu": [0, 2, 5, 6, 7, 8, 9], "0x5a": [0, 2, 7], "0x8": [0, 2, 5, 6, 7, 8, 9], "sfr_srmfsm": 0, "onli": [0, 2, 5, 6, 7, 8], "statu": [0, 2, 5, 6, 7, 8], "0xc": [0, 2, 5, 6, 7, 8, 9], "chnli_don": [0, 2, 7], "flag": [0, 2, 7, 8], "1": [0, 2, 5, 6, 7, 8], "mean": [0, 2, 7, 8], "event": [0, 2, 4, 7, 8], "happen": [0, 2, 7, 8], "back": [0, 2, 7, 8], "respect": [0, 2, 7, 8], "bit": [0, 2, 7, 8], "posit": [0, 2, 7, 8], "clear": [0, 2, 7, 8], "chnlo_don": [0, 2, 7], "2": [0, 2, 5, 6, 7], "acore_don": 0, "3": [0, 2, 5, 6, 7, 9], "mfsm_done": [0, 2, 7], "0x10": [0, 2, 5, 6, 7, 8, 9], "opt_ifstart0": 0, "4": [0, 5, 6, 7, 8], "opt_mode0": 0, "8": [0, 5, 6, 7], "5": [0, 5, 6, 8], "opt_klen0": 0, "0x14": [0, 2, 5, 6, 7, 8, 9], "15": [0, 2, 5, 6, 7, 8, 9], "sfr_opt1": 0, "0x18": [0, 2, 5, 6, 7, 8, 9], "0x1c": [0, 2, 5, 6, 7, 8, 9], "0x20": [0, 2, 5, 6, 7, 8, 9], "0x24": [0, 2, 5, 6, 7, 8, 9], "0x28": [0, 2, 5, 6, 7, 8, 9], "0x2c": [0, 2, 5, 6, 7, 8, 9], "0x30": [0, 2, 5, 6, 7, 8, 9], "11": [0, 2, 5, 6, 7, 9], "ptrid_iv": 0, "cr_segptrstart": [0, 2, 7], "0x34": [0, 2, 5, 6, 7, 8, 9], "ptrid_akei": 0, "0x38": [0, 2, 5, 6, 7, 8, 9], "ptrid_aib": 0, "0x3c": [0, 5, 6, 7, 8, 9], "ptrid_aob": 0, "0x4002f000": 1, "0x4002b000": 2, "0x4002b004": 2, "0x4002b008": 2, "0x4002b00c": 2, "0x4002b010": 2, "0x4002b014": 2, "0x4002b018": 2, "0x4002b01c": 2, "0x4002b020": 2, "0x4002b024": 2, "0x4002b028": 2, "0x4002b02c": 2, "0x4002b030": 2, "0x4002b034": 2, "0x4002b038": 2, "cr_func": 2, "mfsm": [2, 7], "hash_don": 2, "cr_opt_hashcnt": 2, "cr_opt_ifstart": 2, "cr_opt_ifsob": 2, "cr_opt_scrtchk": 2, "segid_lkei": 2, "segid_kei": 2, "segid_scrt": 2, "segid_msg": 2, "segid_hout": 2, "segid_sob": 2, "interrupt": 3, "pio_wrap": [], "index": 3, "search": 3, "page": 3, "thi": 4, "devic": 4, "ha": 4, "an": 4, "eventmanag": 4, "base": 4, "system": 4, "individu": 4, "modul": 4, "gener": 4, "which": 4, "ar": 4, "wire": 4, "central": 4, "when": 4, "occur": 4, "you": 4, "should": 4, "look": 4, "number": 4, "up": 4, "cpu": 4, "specif": 4, "tabl": 4, "call": 4, "relev": 4, "The": 4, "follow": 4, "0x40022000": 6, "0x40022004": 6, "0x40022008": 6, "0x4002200c": 6, "0x40022010": 6, "0x40022014": 6, "0x40022018": 6, "0x4002201c": 6, "0x40022020": 6, "0x40022024": 6, "0x40022028": 6, "0x4002202c": 6, "0x40022030": 6, "0x40022034": 6, "0x40022038": 6, "0x4002203c": 6, "0x40022040": 6, "0x40022044": 6, "0x40022048": 6, "0x4002204c": 6, "0x40022050": 6, "0x40022054": 6, "0x40022058": 6, "0x4002205c": 6, "0x40022060": 6, "0x40022064": 6, "0x40022068": 6, "0x4002206c": 6, "0x40022070": 6, "0x40022074": 6, "0x40022078": 6, "0x4002207c": 6, "0x40022080": 6, "0x40022084": 6, "0x40022088": 6, "0x4002208c": 6, "0x40022090": 6, "0x40022094": 6, "0x40022098": 6, "0x4002209c": 6, "0x400220a0": 6, "0x400220a4": 6, "0x400220a8": 6, "0x400220ac": 6, "0x400220b0": 6, "0x400220b4": 6, "0x400220b8": 6, "0x400220bc": 6, "0x400220c0": 6, "0x400220c4": 6, "0x400220c8": 6, "0x400220cc": 6, "0x400220d0": 6, "0x400220d4": 6, "0x400220d8": 6, "0x400220dc": 6, "0x400220e0": 6, "0x400220e4": 6, "0x400220e8": 6, "0x400220ec": 6, "0x400220f0": 6, "0x400220f4": 6, "0x400220f8": 6, "0x400220fc": 6, "0x40022100": 6, "0x40022104": 6, "0x40022108": 6, "0x4002210c": 6, "0x40022110": 6, "0x40022114": 6, "0x40022118": 6, "0x4002211c": 6, "0x40022120": 6, "0x40022124": 6, "0x40022128": 6, "0x4002212c": 6, "0x40022130": 6, "0x40022134": 6, "0x40022138": 6, "0x4002213c": 6, "0x40022140": 6, "clkdiv_restart": [5, 6], "restart": [5, 6], "en": [5, 6], "constant0": [5, 6], "constant": [5, 6], "tx_empti": [5, 6], "constant1": [5, 6], "12": [5, 6, 7], "tx_full": [5, 6], "19": [5, 6], "16": [5, 6], "constant2": [5, 6], "23": [5, 6], "20": [5, 6], "rx_empti": [5, 6], "27": [5, 6], "24": [5, 6], "constant3": [5, 6], "28": [5, 6], "rx_full": [5, 6], "dbg_cr": 6, "rx_level3": [5, 6], "rx_level": [5, 6], "tx_level3": [5, 6], "tx_level": [5, 6], "rx_level2": [5, 6], "tx_level2": [5, 6], "rx_level1": [5, 6], "tx_level1": [5, 6], "6": [5, 6], "rx_level0": [5, 6], "tx_level0": [5, 6], "fdin": [5, 6], "pdout": [5, 6], "sfr_irq": [5, 6], "sfr_irq_forc": [5, 6], "sfr_sync_bypass": [5, 6], "gpio_in": [5, 6], "0x40": [5, 6, 7, 8, 9], "gpio_dir": [5, 6], "0x44": [5, 6, 8, 9], "32": [5, 6, 8], "0x48": [5, 6, 8, 9], "instr": [5, 6], "0x4c": [5, 6, 8, 9], "0x50": [5, 6, 8, 9], "0x54": [5, 6, 8, 9], "0x58": [5, 6, 9], "0x5c": [5, 6, 9], "0x60": [5, 6, 9], "0x64": [5, 6], "0x68": [5, 6], "0x6c": [5, 6], "0x70": [5, 6], "0x74": [5, 6], "0x78": [5, 6], "0x7c": [5, 6], "0x80": [5, 6], "0x84": [5, 6], "0x88": [5, 6], "0x8c": [5, 6], "0x90": [5, 6], "0x94": [5, 6], "0x98": [5, 6], "0x9c": [5, 6], "0xa0": [5, 6], "0xa4": [5, 6], "0xa8": [5, 6], "0xac": [5, 6], "0xb0": [5, 6], "0xb4": [5, 6], "0xb8": [5, 6], "0xbc": [5, 6], "0xc0": [5, 6], "0xc4": [5, 6], "0xc8": [5, 6], "div0": 6, "div": 6, "unused_div0": 6, "unused_div": [5, 6], "0xcc": [5, 6], "exec_stalled0": 6, "exec_stal": [5, 6], "sideset_enable_bit0": 6, "sideset_enable_bit": [5, 6], "side_pindir0": 6, "side_pindir": [5, 6], "jmp_pin0": 6, "jmp_pin": [5, 6], "out_en_sel0": 6, "out_en_sel": [5, 6], "inline_out_en0": 6, "inline_out_en": [5, 6], "out_sticky0": 6, "out_sticki": [5, 6], "pend0": 6, "pend": [5, 6], "wrap_target0": 6, "wrap_target": [5, 6], "9": [5, 6], "resvd_exec0": 6, "resvd_exec": [5, 6], "10": [5, 6], "status_sel0": 6, "status_sel": [5, 6], "status_n0": 6, "status_n": [5, 6], "0xd0": [5, 6], "resvd_join0": 6, "resvd_join": [5, 6], "osr_threshold0": 6, "osr_threshold": [5, 6], "isr_threshold0": 6, "isr_threshold": [5, 6], "out_shift_dir0": 6, "out_shift_dir": [5, 6], "in_shift_dir0": 6, "in_shift_dir": [5, 6], "auto_pull0": 6, "auto_pul": [5, 6], "auto_push0": 6, "auto_push": [5, 6], "resvd_shift0": 6, "resvd_shift": [5, 6], "0xd4": [5, 6], "pc": [5, 6], "0xd8": [5, 6], "imm_instr": [5, 6], "0xdc": [5, 6], "pins_side_count0": 6, "pins_side_count": [5, 6], "pins_set_count0": 6, "pins_set_count": [5, 6], "pins_out_count0": 6, "pins_out_count": [5, 6], "pins_in_base0": 6, "pins_in_bas": [5, 6], "pins_side_base0": 6, "pins_side_bas": [5, 6], "pins_set_base0": 6, "pins_set_bas": [5, 6], "pins_out_base0": 6, "pins_out_bas": [5, 6], "0xe0": [5, 6], "div1": 6, "unused_div1": 6, "0xe4": [5, 6], "exec_stalled1": 6, "sideset_enable_bit1": 6, "side_pindir1": 6, "jmp_pin1": 6, "out_en_sel1": 6, "inline_out_en1": 6, "out_sticky1": 6, "pend1": 6, "wrap_target1": 6, "resvd_exec1": 6, "status_sel1": 6, "status_n1": 6, "0xe8": [5, 6], "resvd_join1": 6, "osr_threshold1": 6, "isr_threshold1": 6, "out_shift_dir1": 6, "in_shift_dir1": 6, "auto_pull1": 6, "auto_push1": 6, "resvd_shift1": 6, "0xec": [5, 6], "0xf0": [5, 6], "0xf4": [5, 6], "pins_side_count1": 6, "pins_set_count1": 6, "pins_out_count1": 6, "pins_in_base1": 6, "pins_side_base1": 6, "pins_set_base1": 6, "pins_out_base1": 6, "0xf8": [5, 6], "div2": 6, "unused_div2": 6, "0xfc": [5, 6], "exec_stalled2": 6, "sideset_enable_bit2": 6, "side_pindir2": 6, "jmp_pin2": 6, "out_en_sel2": 6, "inline_out_en2": 6, "out_sticky2": 6, "pend2": 6, "wrap_target2": 6, "resvd_exec2": 6, "status_sel2": 6, "status_n2": 6, "0x100": [5, 6], "resvd_join2": 6, "osr_threshold2": 6, "isr_threshold2": 6, "out_shift_dir2": 6, "in_shift_dir2": 6, "auto_pull2": 6, "auto_push2": 6, "resvd_shift2": 6, "0x104": [5, 6], "0x108": [5, 6], "0x10c": [5, 6], "pins_side_count2": 6, "pins_set_count2": 6, "pins_out_count2": 6, "pins_in_base2": 6, "pins_side_base2": 6, "pins_set_base2": 6, "pins_out_base2": 6, "0x110": [5, 6], "div3": 6, "unused_div3": 6, "0x114": [5, 6], "exec_stalled3": 6, "sideset_enable_bit3": 6, "side_pindir3": 6, "jmp_pin3": 6, "out_en_sel3": 6, "inline_out_en3": 6, "out_sticky3": 6, "pend3": 6, "wrap_target3": 6, "resvd_exec3": 6, "status_sel3": 6, "status_n3": 6, "0x118": [5, 6], "resvd_join3": 6, "osr_threshold3": 6, "isr_threshold3": 6, "out_shift_dir3": 6, "in_shift_dir3": 6, "auto_pull3": 6, "auto_push3": 6, "resvd_shift3": 6, "0x11c": [5, 6], "0x120": [5, 6], "0x124": [5, 6], "pins_side_count3": 6, "pins_set_count3": 6, "pins_out_count3": 6, "pins_in_base3": 6, "pins_side_base3": 6, "pins_set_base3": 6, "pins_out_base3": 6, "0x128": [5, 6], "sfr_intr": 6, "0x12c": [5, 6], "sfr_irq0_int": 6, "0x130": [5, 6], "sfr_irq0_intf": 6, "0x134": [5, 6], "0x138": [5, 6], "sfr_irq1_int": 6, "0x13c": [5, 6], "sfr_irq1_intf": 6, "0x140": [5, 6], "0x4002c000": 7, "0x4002c004": 7, "0x4002c008": 7, "0x4002c00c": 7, "0x4002c010": 7, "0x4002c014": 7, "0x4002c018": 7, "0x4002c01c": 7, "0x4002c020": 7, "0x4002c024": 7, "0x4002c028": 7, "0x4002c02c": 7, "0x4002c030": 7, "0x4002c034": 7, "0x4002c038": 7, "0x4002c03c": 7, "0x4002c040": 7, "modinvreadi": 7, "chnlx_done": 7, "pcore_don": 7, "sfr_optnw": 7, "sfr_optew": 7, "sfr_optmask": 7, "ptrid_pcon": 7, "ptrid_pib0": 7, "ptrid_pib1": 7, "ptrid_pkb": 7, "ptrid_pob": 7, "0x40028000": 8, "0x40028004": 8, "0x40028008": 8, "0x4002800c": 8, "0x40028010": 8, "0x40028014": 8, "0x40028018": 8, "0x4002801c": 8, "0x40028020": 8, "0x40028024": 8, "0x40028028": 8, "0x4002802c": 8, "0x40028030": 8, "0x40028034": 8, "0x40028038": 8, "0x4002803c": 8, "0x40028040": 8, "0x40028044": 8, "0x40028048": 8, "0x4002804c": 8, "0x40028050": 8, "0x40028054": 8, "cr_scemod": 8, "cr_suben": 8, "cr_ahbsopt": 8, "sr_busi": 8, "fr_done": 8, "fr_err": 8, "ar_clrram": 8, "0xa5": 8, "cr_ffen": 8, "ar_ffclr": 8, "hff00": 8, "i": 8, "sr_ff0": 8, "sr_ff": 8, "sr_ff1": 8, "sr_ff2": 8, "sr_ff3": 8, "sr_ff4": 8, "sr_ff5": 8, "0x40029000": 9, "0x40029004": 9, "0x40029008": 9, "0x4002900c": 9, "0x40029010": 9, "0x40029014": 9, "0x40029018": 9, "0x4002901c": 9, "0x40029020": 9, "0x40029024": 9, "0x40029028": 9, "0x4002902c": 9, "0x40029030": 9, "0x40029034": 9, "0x40029038": 9, "0x4002903c": 9, "0x40029040": 9, "0x40029044": 9, "0x40029048": 9, "0x4002904c": 9, "0x40029050": 9, "0x40029054": 9, "0x40029058": 9, "0x4002905c": 9, "0x40029060": 9, "sfr_schstart_ar": 9, "0xaa": 9, "sfr_xch_func": 9, "sfr_xch_opt": 9, "sfr_xch_axstart": 9, "sfr_xch_segid": 9, "xchcr_segstart": 9, "29": [5, 9], "xchcr_transiz": 9, "sfr_sch_func": 9, "sfr_sch_opt": 9, "sfr_sch_axstart": 9, "sfr_sch_segid": 9, "schcr_segstart": 9, "schcr_transiz": 9, "sfr_ich_opt": 9, "sfr_ich_segid": 9, "ichcr_rpstart": 9, "ichcr_wpstart": 9, "ichcr_trans": 9, "0x4002e000": 10, "ae": [], "combohash": [], "pke": [], "scedma": [], "sce_glbsfr": [], "trng": [], "alu": [], "pio": 3, "0x40202000": 5, "0x40202004": 5, "0x40202008": 5, "0x4020200c": 5, "0x40202010": 5, "0x40202014": 5, "0x40202018": 5, "0x4020201c": 5, "0x40202020": 5, "0x40202024": 5, "0x40202028": 5, "0x4020202c": 5, "0x40202030": 5, "0x40202034": 5, "0x40202038": 5, "0x4020203c": 5, "0x40202040": 5, "0x40202044": 5, "0x40202048": 5, "0x4020204c": 5, "0x40202050": 5, "0x40202054": 5, "0x40202058": 5, "0x4020205c": 5, "0x40202060": 5, "0x40202064": 5, "0x40202068": 5, "0x4020206c": 5, "0x40202070": 5, "0x40202074": 5, "0x40202078": 5, "0x4020207c": 5, "0x40202080": 5, "0x40202084": 5, "0x40202088": 5, "0x4020208c": 5, "0x40202090": 5, "0x40202094": 5, "0x40202098": 5, "0x4020209c": 5, "0x402020a0": 5, "0x402020a4": 5, "0x402020a8": 5, "0x402020ac": 5, "0x402020b0": 5, "0x402020b4": 5, "0x402020b8": 5, "0x402020bc": 5, "0x402020c0": 5, "0x402020c4": 5, "0x402020c8": 5, "0x402020cc": 5, "0x402020d0": 5, "0x402020d4": 5, "0x402020d8": 5, "0x402020dc": 5, "0x402020e0": 5, "0x402020e4": 5, "0x402020e8": 5, "0x402020ec": 5, "0x402020f0": 5, "0x402020f4": 5, "0x402020f8": 5, "0x402020fc": 5, "0x40202100": 5, "0x40202104": 5, "0x40202108": 5, "0x4020210c": 5, "0x40202110": 5, "0x40202114": 5, "0x40202118": 5, "0x4020211c": 5, "0x40202120": 5, "0x40202124": 5, "0x40202128": 5, "0x4020212c": 5, "0x40202130": 5, "0x40202134": 5, "0x40202138": 5, "0x4020213c": 5, "0x40202140": 5, "13": [], "constant4": 5, "17": 5, "constant5": 5, "21": [], "constant6": 5, "25": 5, "constant7": 5, "22": 5, "26": 5, "30": 5, "35": [], "36": [], "40": [], "37": [], "44": [], "41": [], "14": 5, "18": 5, "33": [], "sfr_fdebug": [], "38": [], "45": [], "42": [], "49": [], "46": [], "43": [], "rxstall": 5, "rxunder": 5, "txover": 5, "txstall": 5, "div_frac": 5, "div_int": 5, "intr_rxnempti": 5, "intr_txnful": 5, "intr_sm": 5, "irq0_inte_rxnempti": 5, "irq0_inte_txnful": 5, "irq0_inte_sm": 5, "irq0_intf_rxnempti": 5, "irq0_intf_txnful": 5, "irq0_intf_sm": 5, "irq0_ints_rxnempti": 5, "irq0_ints_txnful": 5, "irq0_ints_sm": 5, "irq1_inte_rxnempti": 5, "irq1_inte_txnful": 5, "irq1_inte_sm": 5, "irq1_intf_rxnempti": 5, "irq1_intf_txnful": 5, "irq1_intf_sm": 5, "irq1_ints_rxnempti": 5, "irq1_ints_txnful": 5, "irq1_ints_sm": 5}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ae": 0, "regist": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10], "list": [0, 1, 2, 5, 6, 7, 8, 9, 10], "aes_sfr_crfunc": 0, "aes_sfr_ar": 0, "aes_sfr_srmfsm": 0, "aes_sfr_fr": 0, "aes_sfr_opt": 0, "aes_sfr_opt1": 0, "aes_reserved6": 0, "aes_reserved7": 0, "aes_reserved8": 0, "aes_reserved9": 0, "aes_reserved10": 0, "aes_reserved11": 0, "aes_sfr_segptr_ptrid_iv": 0, "aes_sfr_segptr_ptrid_akei": 0, "aes_sfr_segptr_ptrid_aib": 0, "aes_sfr_segptr_ptrid_aob": 0, "alu": 1, "alu_reserved0": 1, "combohash": 2, "combohash_sfr_crfunc": 2, "combohash_sfr_ar": 2, "combohash_sfr_srmfsm": 2, "combohash_sfr_fr": 2, "combohash_sfr_opt1": 2, "combohash_sfr_opt2": 2, "combohash_reserved6": 2, "combohash_reserved7": 2, "combohash_sfr_segptr_segid_lkei": 2, "combohash_sfr_segptr_segid_kei": 2, "combohash_reserved10": 2, "combohash_sfr_segptr_segid_scrt": 2, "combohash_sfr_segptr_segid_msg": 2, "combohash_sfr_segptr_segid_hout": 2, "combohash_sfr_segptr_segid_sob": 2, "document": 3, "cramium": 3, "sce": 3, "modul": 3, "group": 3, "indic": 3, "tabl": 3, "interrupt": 4, "control": 4, "assign": 4, "pio_wrap": 6, "pio_wrap_sfr_ctrl": 6, "pio_wrap_sfr_fstat": 6, "pio_wrap_sfr_fdebug": 6, "pio_wrap_sfr_flevel": 6, "pio_wrap_sfr_txf0": 6, "pio_wrap_sfr_txf1": 6, "pio_wrap_sfr_txf2": 6, "pio_wrap_reserved7": 6, "pio_wrap_sfr_rxf0": 6, "pio_wrap_sfr_rxf1": 6, "pio_wrap_sfr_rxf2": 6, "pio_wrap_sfr_txf3": 6, "pio_wrap_sfr_irq": 6, "pio_wrap_sfr_irq_forc": 6, "pio_wrap_sfr_sync_bypass": 6, "pio_wrap_sfr_dbg_padout": 6, "pio_wrap_sfr_dbg_pado": 6, "pio_wrap_sfr_dbg_cfginfo": 6, "pio_wrap_sfr_instr_mem0": 6, "pio_wrap_sfr_instr_mem1": 6, "pio_wrap_sfr_instr_mem2": 6, "pio_wrap_sfr_instr_mem3": 6, "pio_wrap_sfr_instr_mem4": 6, "pio_wrap_sfr_instr_mem5": 6, "pio_wrap_sfr_instr_mem6": 6, "pio_wrap_sfr_instr_mem7": 6, "pio_wrap_sfr_instr_mem8": 6, "pio_wrap_sfr_instr_mem9": 6, "pio_wrap_sfr_instr_mem10": 6, "pio_wrap_sfr_instr_mem11": 6, "pio_wrap_sfr_instr_mem12": 6, "pio_wrap_sfr_instr_mem13": 6, "pio_wrap_sfr_instr_mem14": 6, "pio_wrap_sfr_instr_mem15": 6, "pio_wrap_sfr_instr_mem16": 6, "pio_wrap_sfr_instr_mem17": 6, "pio_wrap_sfr_instr_mem18": 6, "pio_wrap_sfr_instr_mem19": 6, "pio_wrap_sfr_instr_mem20": 6, "pio_wrap_sfr_instr_mem21": 6, "pio_wrap_sfr_instr_mem22": 6, "pio_wrap_sfr_instr_mem23": 6, "pio_wrap_sfr_instr_mem24": 6, "pio_wrap_sfr_instr_mem25": 6, "pio_wrap_sfr_instr_mem26": 6, "pio_wrap_sfr_instr_mem27": 6, "pio_wrap_sfr_instr_mem28": 6, "pio_wrap_sfr_instr_mem29": 6, "pio_wrap_sfr_instr_mem30": 6, "pio_wrap_sfr_instr_mem31": 6, "pio_wrap_sfr_sm0_clkdiv": 6, "pio_wrap_sfr_sm0_execctrl": 6, "pio_wrap_sfr_sm0_shiftctrl": 6, "pio_wrap_sfr_sm0_addr": 6, "pio_wrap_sfr_sm0_instr": 6, "pio_wrap_sfr_sm0_pinctrl": 6, "pio_wrap_sfr_sm1_clkdiv": 6, "pio_wrap_sfr_sm1_execctrl": 6, "pio_wrap_sfr_sm1_shiftctrl": 6, "pio_wrap_sfr_sm1_addr": 6, "pio_wrap_sfr_sm1_instr": 6, "pio_wrap_sfr_sm1_pinctrl": 6, "pio_wrap_sfr_sm2_clkdiv": 6, "pio_wrap_sfr_sm2_execctrl": 6, "pio_wrap_sfr_sm2_shiftctrl": 6, "pio_wrap_sfr_sm2_addr": 6, "pio_wrap_sfr_sm2_instr": 6, "pio_wrap_sfr_sm2_pinctrl": 6, "pio_wrap_sfr_sm3_clkdiv": 6, "pio_wrap_sfr_sm3_execctrl": 6, "pio_wrap_sfr_sm3_shiftctrl": 6, "pio_wrap_sfr_sm3_addr": 6, "pio_wrap_sfr_sm3_instr": 6, "pio_wrap_sfr_sm3_pinctrl": 6, "pio_wrap_sfr_intr": 6, "pio_wrap_sfr_irq0_int": 6, "pio_wrap_sfr_irq0_intf": 6, "pio_wrap_sfr_irq1_int": 6, "pio_wrap_sfr_irq1_intf": 6, "pke": 7, "pke_sfr_crfunc": 7, "pke_sfr_ar": 7, "pke_sfr_srmfsm": 7, "pke_sfr_fr": 7, "pke_sfr_optnw": 7, "pke_sfr_optew": 7, "pke_reserved6": 7, "pke_reserved7": 7, "pke_sfr_optmask": 7, "pke_reserved9": 7, "pke_reserved10": 7, "pke_reserved11": 7, "pke_sfr_segptr_ptrid_pcon": 7, "pke_sfr_segptr_ptrid_pib0": 7, "pke_sfr_segptr_ptrid_pib1": 7, "pke_sfr_segptr_ptrid_pkb": 7, "pke_sfr_segptr_ptrid_pob": 7, "sce_glbsfr": 8, "sce_glbsfr_sfr_scemod": 8, "sce_glbsfr_sfr_suben": 8, "sce_glbsfr_sfr_ahb": 8, "sce_glbsfr_reserved3": 8, "sce_glbsfr_sfr_srbusi": 8, "sce_glbsfr_sfr_frdon": 8, "sce_glbsfr_sfr_frerr": 8, "sce_glbsfr_sfr_arclr": 8, "sce_glbsfr_reserved8": 8, "sce_glbsfr_reserved9": 8, "sce_glbsfr_reserved10": 8, "sce_glbsfr_reserved11": 8, "sce_glbsfr_sfr_ffen": 8, "sce_glbsfr_sfr_ffclr": 8, "sce_glbsfr_reserved14": 8, "sce_glbsfr_reserved15": 8, "sce_glbsfr_sfr_ffcnt_sr_ff0": 8, "sce_glbsfr_sfr_ffcnt_sr_ff1": 8, "sce_glbsfr_sfr_ffcnt_sr_ff2": 8, "sce_glbsfr_sfr_ffcnt_sr_ff3": 8, "sce_glbsfr_sfr_ffcnt_sr_ff4": 8, "sce_glbsfr_sfr_ffcnt_sr_ff5": 8, "scedma": 9, "scedma_sfr_schstart_ar": 9, "scedma_reserved1": 9, "scedma_reserved2": 9, "scedma_reserved3": 9, "scedma_sfr_xch_func": 9, "scedma_sfr_xch_opt": 9, "scedma_sfr_xch_axstart": 9, "scedma_sfr_xch_segid": 9, "scedma_sfr_xch_segstart": 9, "scedma_sfr_xch_trans": 9, "scedma_reserved10": 9, "scedma_reserved11": 9, "scedma_sfr_sch_func": 9, "scedma_sfr_sch_opt": 9, "scedma_sfr_sch_axstart": 9, "scedma_sfr_sch_segid": 9, "scedma_sfr_sch_segstart": 9, "scedma_sfr_sch_trans": 9, "scedma_reserved18": 9, "scedma_reserved19": 9, "scedma_sfr_ich_opt": 9, "scedma_sfr_ich_segid": 9, "scedma_sfr_ich_rpstart": 9, "scedma_sfr_ich_wpstart": 9, "scedma_sfr_ich_trans": 9, "trng": 10, "trng_reserved0": 10, "pio": 5, "pio_sfr_ctrl": 5, "pio_sfr_fstat": 5, "pio_sfr_fdebug": 5, "pio_sfr_flevel": 5, "pio_sfr_txf0": 5, "pio_sfr_txf1": 5, "pio_sfr_txf2": 5, "pio_reserved7": 5, "pio_sfr_rxf0": 5, "pio_sfr_rxf1": 5, "pio_sfr_rxf2": 5, "pio_sfr_txf3": 5, "pio_sfr_irq": 5, "pio_sfr_irq_forc": 5, "pio_sfr_sync_bypass": 5, "pio_sfr_dbg_padout": 5, "pio_sfr_dbg_pado": 5, "pio_sfr_dbg_cfginfo": 5, "pio_sfr_instr_mem0": 5, "pio_sfr_instr_mem1": 5, "pio_sfr_instr_mem2": 5, "pio_sfr_instr_mem3": 5, "pio_sfr_instr_mem4": 5, "pio_sfr_instr_mem5": 5, "pio_sfr_instr_mem6": 5, "pio_sfr_instr_mem7": 5, "pio_sfr_instr_mem8": 5, "pio_sfr_instr_mem9": 5, "pio_sfr_instr_mem10": 5, "pio_sfr_instr_mem11": 5, "pio_sfr_instr_mem12": 5, "pio_sfr_instr_mem13": 5, "pio_sfr_instr_mem14": 5, "pio_sfr_instr_mem15": 5, "pio_sfr_instr_mem16": 5, "pio_sfr_instr_mem17": 5, "pio_sfr_instr_mem18": 5, "pio_sfr_instr_mem19": 5, "pio_sfr_instr_mem20": 5, "pio_sfr_instr_mem21": 5, "pio_sfr_instr_mem22": 5, "pio_sfr_instr_mem23": 5, "pio_sfr_instr_mem24": 5, "pio_sfr_instr_mem25": 5, "pio_sfr_instr_mem26": 5, "pio_sfr_instr_mem27": 5, "pio_sfr_instr_mem28": 5, "pio_sfr_instr_mem29": 5, "pio_sfr_instr_mem30": 5, "pio_sfr_instr_mem31": 5, "pio_sfr_sm0_clkdiv": 5, "pio_sfr_sm0_execctrl": 5, "pio_sfr_sm0_shiftctrl": 5, "pio_sfr_sm0_addr": 5, "pio_sfr_sm0_instr": 5, "pio_sfr_sm0_pinctrl": 5, "pio_sfr_sm1_clkdiv": 5, "pio_sfr_sm1_execctrl": 5, "pio_sfr_sm1_shiftctrl": 5, "pio_sfr_sm1_addr": 5, "pio_sfr_sm1_instr": 5, "pio_sfr_sm1_pinctrl": 5, "pio_sfr_sm2_clkdiv": 5, "pio_sfr_sm2_execctrl": 5, "pio_sfr_sm2_shiftctrl": 5, "pio_sfr_sm2_addr": 5, "pio_sfr_sm2_instr": 5, "pio_sfr_sm2_pinctrl": 5, "pio_sfr_sm3_clkdiv": 5, "pio_sfr_sm3_execctrl": 5, "pio_sfr_sm3_shiftctrl": 5, "pio_sfr_sm3_addr": 5, "pio_sfr_sm3_instr": 5, "pio_sfr_sm3_pinctrl": 5, "pio_sfr_intr": 5, "pio_sfr_irq0_int": 5, "pio_sfr_irq0_intf": 5, "pio_sfr_irq1_int": 5, "pio_sfr_irq1_intf": 5}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"AES": [[0, "aes"]], "Register Listing for AES": [[0, "register-listing-for-aes"]], "AES_SFR_CRFUNC": [[0, "aes-sfr-crfunc"]], "AES_SFR_AR": [[0, "aes-sfr-ar"]], "AES_SFR_SRMFSM": [[0, "aes-sfr-srmfsm"]], "AES_SFR_FR": [[0, "aes-sfr-fr"]], "AES_SFR_OPT": [[0, "aes-sfr-opt"]], "AES_SFR_OPT1": [[0, "aes-sfr-opt1"]], "AES_RESERVED6": [[0, "aes-reserved6"]], "AES_RESERVED7": [[0, "aes-reserved7"]], "AES_RESERVED8": [[0, "aes-reserved8"]], "AES_RESERVED9": [[0, "aes-reserved9"]], "AES_RESERVED10": [[0, "aes-reserved10"]], "AES_RESERVED11": [[0, "aes-reserved11"]], "AES_SFR_SEGPTR_PTRID_IV": [[0, "aes-sfr-segptr-ptrid-iv"]], "AES_SFR_SEGPTR_PTRID_AKEY": [[0, "aes-sfr-segptr-ptrid-akey"]], "AES_SFR_SEGPTR_PTRID_AIB": [[0, "aes-sfr-segptr-ptrid-aib"]], "AES_SFR_SEGPTR_PTRID_AOB": [[0, "aes-sfr-segptr-ptrid-aob"]], "ALU": [[1, "alu"]], "Register Listing for ALU": [[1, "register-listing-for-alu"]], "ALU_RESERVED0": [[1, "alu-reserved0"]], "COMBOHASH": [[2, "combohash"]], "Register Listing for COMBOHASH": [[2, "register-listing-for-combohash"]], "COMBOHASH_SFR_CRFUNC": [[2, "combohash-sfr-crfunc"]], "COMBOHASH_SFR_AR": [[2, "combohash-sfr-ar"]], "COMBOHASH_SFR_SRMFSM": [[2, "combohash-sfr-srmfsm"]], "COMBOHASH_SFR_FR": [[2, "combohash-sfr-fr"]], "COMBOHASH_SFR_OPT1": [[2, "combohash-sfr-opt1"]], "COMBOHASH_SFR_OPT2": [[2, "combohash-sfr-opt2"]], "COMBOHASH_RESERVED6": [[2, "combohash-reserved6"]], "COMBOHASH_RESERVED7": [[2, "combohash-reserved7"]], "COMBOHASH_SFR_SEGPTR_SEGID_LKEY": [[2, "combohash-sfr-segptr-segid-lkey"]], "COMBOHASH_SFR_SEGPTR_SEGID_KEY": [[2, "combohash-sfr-segptr-segid-key"]], "COMBOHASH_RESERVED10": [[2, "combohash-reserved10"]], "COMBOHASH_SFR_SEGPTR_SEGID_SCRT": [[2, "combohash-sfr-segptr-segid-scrt"]], "COMBOHASH_SFR_SEGPTR_SEGID_MSG": [[2, "combohash-sfr-segptr-segid-msg"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT": [[2, "combohash-sfr-segptr-segid-hout"]], "COMBOHASH_SFR_SEGPTR_SEGID_SOB": [[2, "combohash-sfr-segptr-segid-sob"]], "PKE": [[7, "pke"]], "Register Listing for PKE": [[7, "register-listing-for-pke"]], "PKE_SFR_CRFUNC": [[7, "pke-sfr-crfunc"]], "PKE_SFR_AR": [[7, "pke-sfr-ar"]], "PKE_SFR_SRMFSM": [[7, "pke-sfr-srmfsm"]], "PKE_SFR_FR": [[7, "pke-sfr-fr"]], "PKE_SFR_OPTNW": [[7, "pke-sfr-optnw"]], "PKE_SFR_OPTEW": [[7, "pke-sfr-optew"]], "PKE_RESERVED6": [[7, "pke-reserved6"]], "PKE_RESERVED7": [[7, "pke-reserved7"]], "PKE_SFR_OPTMASK": [[7, "pke-sfr-optmask"]], "PKE_RESERVED9": [[7, "pke-reserved9"]], "PKE_RESERVED10": [[7, "pke-reserved10"]], "PKE_RESERVED11": [[7, "pke-reserved11"]], "PKE_SFR_SEGPTR_PTRID_PCON": [[7, "pke-sfr-segptr-ptrid-pcon"]], "PKE_SFR_SEGPTR_PTRID_PIB0": [[7, "pke-sfr-segptr-ptrid-pib0"]], "PKE_SFR_SEGPTR_PTRID_PIB1": [[7, "pke-sfr-segptr-ptrid-pib1"]], "PKE_SFR_SEGPTR_PTRID_PKB": [[7, "pke-sfr-segptr-ptrid-pkb"]], "PKE_SFR_SEGPTR_PTRID_POB": [[7, "pke-sfr-segptr-ptrid-pob"]], "SCE_GLBSFR": [[8, "sce-glbsfr"]], "Register Listing for SCE_GLBSFR": [[8, "register-listing-for-sce-glbsfr"]], "SCE_GLBSFR_SFR_SCEMODE": [[8, "sce-glbsfr-sfr-scemode"]], "SCE_GLBSFR_SFR_SUBEN": [[8, "sce-glbsfr-sfr-suben"]], "SCE_GLBSFR_SFR_AHBS": [[8, "sce-glbsfr-sfr-ahbs"]], "SCE_GLBSFR_RESERVED3": [[8, "sce-glbsfr-reserved3"]], "SCE_GLBSFR_SFR_SRBUSY": [[8, "sce-glbsfr-sfr-srbusy"]], "SCE_GLBSFR_SFR_FRDONE": [[8, "sce-glbsfr-sfr-frdone"]], "SCE_GLBSFR_SFR_FRERR": [[8, "sce-glbsfr-sfr-frerr"]], "SCE_GLBSFR_SFR_ARCLR": [[8, "sce-glbsfr-sfr-arclr"]], "SCE_GLBSFR_RESERVED8": [[8, "sce-glbsfr-reserved8"]], "SCE_GLBSFR_RESERVED9": [[8, "sce-glbsfr-reserved9"]], "SCE_GLBSFR_RESERVED10": [[8, "sce-glbsfr-reserved10"]], "SCE_GLBSFR_RESERVED11": [[8, "sce-glbsfr-reserved11"]], "SCE_GLBSFR_SFR_FFEN": [[8, "sce-glbsfr-sfr-ffen"]], "SCE_GLBSFR_SFR_FFCLR": [[8, "sce-glbsfr-sfr-ffclr"]], "SCE_GLBSFR_RESERVED14": [[8, "sce-glbsfr-reserved14"]], "SCE_GLBSFR_RESERVED15": [[8, "sce-glbsfr-reserved15"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF0": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff0"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF1": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff1"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF2": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff2"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF3": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff3"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF4": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff4"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF5": [[8, "sce-glbsfr-sfr-ffcnt-sr-ff5"]], "SCEDMA": [[9, "scedma"]], "Register Listing for SCEDMA": [[9, "register-listing-for-scedma"]], "SCEDMA_SFR_SCHSTART_AR": [[9, "scedma-sfr-schstart-ar"]], "SCEDMA_RESERVED1": [[9, "scedma-reserved1"]], "SCEDMA_RESERVED2": [[9, "scedma-reserved2"]], "SCEDMA_RESERVED3": [[9, "scedma-reserved3"]], "SCEDMA_SFR_XCH_FUNC": [[9, "scedma-sfr-xch-func"]], "SCEDMA_SFR_XCH_OPT": [[9, "scedma-sfr-xch-opt"]], "SCEDMA_SFR_XCH_AXSTART": [[9, "scedma-sfr-xch-axstart"]], "SCEDMA_SFR_XCH_SEGID": [[9, "scedma-sfr-xch-segid"]], "SCEDMA_SFR_XCH_SEGSTART": [[9, "scedma-sfr-xch-segstart"]], "SCEDMA_SFR_XCH_TRANSIZE": [[9, "scedma-sfr-xch-transize"]], "SCEDMA_RESERVED10": [[9, "scedma-reserved10"]], "SCEDMA_RESERVED11": [[9, "scedma-reserved11"]], "SCEDMA_SFR_SCH_FUNC": [[9, "scedma-sfr-sch-func"]], "SCEDMA_SFR_SCH_OPT": [[9, "scedma-sfr-sch-opt"]], "SCEDMA_SFR_SCH_AXSTART": [[9, "scedma-sfr-sch-axstart"]], "SCEDMA_SFR_SCH_SEGID": [[9, "scedma-sfr-sch-segid"]], "SCEDMA_SFR_SCH_SEGSTART": [[9, "scedma-sfr-sch-segstart"]], "SCEDMA_SFR_SCH_TRANSIZE": [[9, "scedma-sfr-sch-transize"]], "SCEDMA_RESERVED18": [[9, "scedma-reserved18"]], "SCEDMA_RESERVED19": [[9, "scedma-reserved19"]], "SCEDMA_SFR_ICH_OPT": [[9, "scedma-sfr-ich-opt"]], "SCEDMA_SFR_ICH_SEGID": [[9, "scedma-sfr-ich-segid"]], "SCEDMA_SFR_ICH_RPSTART": [[9, "scedma-sfr-ich-rpstart"]], "SCEDMA_SFR_ICH_WPSTART": [[9, "scedma-sfr-ich-wpstart"]], "SCEDMA_SFR_ICH_TRANSIZE": [[9, "scedma-sfr-ich-transize"]], "TRNG": [[10, "trng"]], "Register Listing for TRNG": [[10, "register-listing-for-trng"]], "TRNG_RESERVED0": [[10, "trng-reserved0"]], "PIO_WRAP": [[6, "pio-wrap"]], "Register Listing for PIO_WRAP": [[6, "register-listing-for-pio-wrap"]], "PIO_WRAP_SFR_CTRL": [[6, "pio-wrap-sfr-ctrl"]], "PIO_WRAP_SFR_FSTAT": [[6, "pio-wrap-sfr-fstat"]], "PIO_WRAP_SFR_FDEBUG": [[6, "pio-wrap-sfr-fdebug"]], "PIO_WRAP_SFR_FLEVEL": [[6, "pio-wrap-sfr-flevel"]], "PIO_WRAP_SFR_TXF0": [[6, "pio-wrap-sfr-txf0"]], "PIO_WRAP_SFR_TXF1": [[6, "pio-wrap-sfr-txf1"]], "PIO_WRAP_SFR_TXF2": [[6, "pio-wrap-sfr-txf2"]], "PIO_WRAP_RESERVED7": [[6, "pio-wrap-reserved7"]], "PIO_WRAP_SFR_RXF0": [[6, "pio-wrap-sfr-rxf0"]], "PIO_WRAP_SFR_RXF1": [[6, "pio-wrap-sfr-rxf1"]], "PIO_WRAP_SFR_RXF2": [[6, "pio-wrap-sfr-rxf2"]], "PIO_WRAP_SFR_TXF3": [[6, "pio-wrap-sfr-txf3"]], "PIO_WRAP_SFR_IRQ": [[6, "pio-wrap-sfr-irq"]], "PIO_WRAP_SFR_IRQ_FORCE": [[6, "pio-wrap-sfr-irq-force"]], "PIO_WRAP_SFR_SYNC_BYPASS": [[6, "pio-wrap-sfr-sync-bypass"]], "PIO_WRAP_SFR_DBG_PADOUT": [[6, "pio-wrap-sfr-dbg-padout"]], "PIO_WRAP_SFR_DBG_PADOE": [[6, "pio-wrap-sfr-dbg-padoe"]], "PIO_WRAP_SFR_DBG_CFGINFO": [[6, "pio-wrap-sfr-dbg-cfginfo"]], "PIO_WRAP_SFR_INSTR_MEM0": [[6, "pio-wrap-sfr-instr-mem0"]], "PIO_WRAP_SFR_INSTR_MEM1": [[6, "pio-wrap-sfr-instr-mem1"]], "PIO_WRAP_SFR_INSTR_MEM2": [[6, "pio-wrap-sfr-instr-mem2"]], "PIO_WRAP_SFR_INSTR_MEM3": [[6, "pio-wrap-sfr-instr-mem3"]], "PIO_WRAP_SFR_INSTR_MEM4": [[6, "pio-wrap-sfr-instr-mem4"]], "PIO_WRAP_SFR_INSTR_MEM5": [[6, "pio-wrap-sfr-instr-mem5"]], "PIO_WRAP_SFR_INSTR_MEM6": [[6, "pio-wrap-sfr-instr-mem6"]], "PIO_WRAP_SFR_INSTR_MEM7": [[6, "pio-wrap-sfr-instr-mem7"]], "PIO_WRAP_SFR_INSTR_MEM8": [[6, "pio-wrap-sfr-instr-mem8"]], "PIO_WRAP_SFR_INSTR_MEM9": [[6, "pio-wrap-sfr-instr-mem9"]], "PIO_WRAP_SFR_INSTR_MEM10": [[6, "pio-wrap-sfr-instr-mem10"]], "PIO_WRAP_SFR_INSTR_MEM11": [[6, "pio-wrap-sfr-instr-mem11"]], "PIO_WRAP_SFR_INSTR_MEM12": [[6, "pio-wrap-sfr-instr-mem12"]], "PIO_WRAP_SFR_INSTR_MEM13": [[6, "pio-wrap-sfr-instr-mem13"]], "PIO_WRAP_SFR_INSTR_MEM14": [[6, "pio-wrap-sfr-instr-mem14"]], "PIO_WRAP_SFR_INSTR_MEM15": [[6, "pio-wrap-sfr-instr-mem15"]], "PIO_WRAP_SFR_INSTR_MEM16": [[6, "pio-wrap-sfr-instr-mem16"]], "PIO_WRAP_SFR_INSTR_MEM17": [[6, "pio-wrap-sfr-instr-mem17"]], "PIO_WRAP_SFR_INSTR_MEM18": [[6, "pio-wrap-sfr-instr-mem18"]], "PIO_WRAP_SFR_INSTR_MEM19": [[6, "pio-wrap-sfr-instr-mem19"]], "PIO_WRAP_SFR_INSTR_MEM20": [[6, "pio-wrap-sfr-instr-mem20"]], "PIO_WRAP_SFR_INSTR_MEM21": [[6, "pio-wrap-sfr-instr-mem21"]], "PIO_WRAP_SFR_INSTR_MEM22": [[6, "pio-wrap-sfr-instr-mem22"]], "PIO_WRAP_SFR_INSTR_MEM23": [[6, "pio-wrap-sfr-instr-mem23"]], "PIO_WRAP_SFR_INSTR_MEM24": [[6, "pio-wrap-sfr-instr-mem24"]], "PIO_WRAP_SFR_INSTR_MEM25": [[6, "pio-wrap-sfr-instr-mem25"]], "PIO_WRAP_SFR_INSTR_MEM26": [[6, "pio-wrap-sfr-instr-mem26"]], "PIO_WRAP_SFR_INSTR_MEM27": [[6, "pio-wrap-sfr-instr-mem27"]], "PIO_WRAP_SFR_INSTR_MEM28": [[6, "pio-wrap-sfr-instr-mem28"]], "PIO_WRAP_SFR_INSTR_MEM29": [[6, "pio-wrap-sfr-instr-mem29"]], "PIO_WRAP_SFR_INSTR_MEM30": [[6, "pio-wrap-sfr-instr-mem30"]], "PIO_WRAP_SFR_INSTR_MEM31": [[6, "pio-wrap-sfr-instr-mem31"]], "PIO_WRAP_SFR_SM0_CLKDIV": [[6, "pio-wrap-sfr-sm0-clkdiv"]], "PIO_WRAP_SFR_SM0_EXECCTRL": [[6, "pio-wrap-sfr-sm0-execctrl"]], "PIO_WRAP_SFR_SM0_SHIFTCTRL": [[6, "pio-wrap-sfr-sm0-shiftctrl"]], "PIO_WRAP_SFR_SM0_ADDR": [[6, "pio-wrap-sfr-sm0-addr"]], "PIO_WRAP_SFR_SM0_INSTR": [[6, "pio-wrap-sfr-sm0-instr"]], "PIO_WRAP_SFR_SM0_PINCTRL": [[6, "pio-wrap-sfr-sm0-pinctrl"]], "PIO_WRAP_SFR_SM1_CLKDIV": [[6, "pio-wrap-sfr-sm1-clkdiv"]], "PIO_WRAP_SFR_SM1_EXECCTRL": [[6, "pio-wrap-sfr-sm1-execctrl"]], "PIO_WRAP_SFR_SM1_SHIFTCTRL": [[6, "pio-wrap-sfr-sm1-shiftctrl"]], "PIO_WRAP_SFR_SM1_ADDR": [[6, "pio-wrap-sfr-sm1-addr"]], "PIO_WRAP_SFR_SM1_INSTR": [[6, "pio-wrap-sfr-sm1-instr"]], "PIO_WRAP_SFR_SM1_PINCTRL": [[6, "pio-wrap-sfr-sm1-pinctrl"]], "PIO_WRAP_SFR_SM2_CLKDIV": [[6, "pio-wrap-sfr-sm2-clkdiv"]], "PIO_WRAP_SFR_SM2_EXECCTRL": [[6, "pio-wrap-sfr-sm2-execctrl"]], "PIO_WRAP_SFR_SM2_SHIFTCTRL": [[6, "pio-wrap-sfr-sm2-shiftctrl"]], "PIO_WRAP_SFR_SM2_ADDR": [[6, "pio-wrap-sfr-sm2-addr"]], "PIO_WRAP_SFR_SM2_INSTR": [[6, "pio-wrap-sfr-sm2-instr"]], "PIO_WRAP_SFR_SM2_PINCTRL": [[6, "pio-wrap-sfr-sm2-pinctrl"]], "PIO_WRAP_SFR_SM3_CLKDIV": [[6, "pio-wrap-sfr-sm3-clkdiv"]], "PIO_WRAP_SFR_SM3_EXECCTRL": [[6, "pio-wrap-sfr-sm3-execctrl"]], "PIO_WRAP_SFR_SM3_SHIFTCTRL": [[6, "pio-wrap-sfr-sm3-shiftctrl"]], "PIO_WRAP_SFR_SM3_ADDR": [[6, "pio-wrap-sfr-sm3-addr"]], "PIO_WRAP_SFR_SM3_INSTR": [[6, "pio-wrap-sfr-sm3-instr"]], "PIO_WRAP_SFR_SM3_PINCTRL": [[6, "pio-wrap-sfr-sm3-pinctrl"]], "PIO_WRAP_SFR_INTR": [[6, "pio-wrap-sfr-intr"]], "PIO_WRAP_SFR_IRQ0_INTE": [[6, "pio-wrap-sfr-irq0-inte"]], "PIO_WRAP_SFR_IRQ0_INTF": [[6, "pio-wrap-sfr-irq0-intf"]], "PIO_WRAP_SFR_IRQ0_INTS": [[6, "pio-wrap-sfr-irq0-ints"]], "PIO_WRAP_SFR_IRQ1_INTE": [[6, "pio-wrap-sfr-irq1-inte"]], "PIO_WRAP_SFR_IRQ1_INTF": [[6, "pio-wrap-sfr-irq1-intf"]], "PIO_WRAP_SFR_IRQ1_INTS": [[6, "pio-wrap-sfr-irq1-ints"]], "Documentation for Cramium SCE module": [[3, "documentation-for-cramium-sce-module"]], "Modules": [[3, "modules"]], "Register Groups": [[3, "register-groups"]], "Indices and tables": [[3, "indices-and-tables"]], "Interrupt Controller": [[4, "interrupt-controller"]], "Assigned Interrupts": [[4, "assigned-interrupts"]], "PIO": [[5, "pio"]], "Register Listing for PIO": [[5, "register-listing-for-pio"]], "PIO_SFR_CTRL": [[5, "pio-sfr-ctrl"]], "PIO_SFR_FSTAT": [[5, "pio-sfr-fstat"]], "PIO_SFR_FDEBUG": [[5, "pio-sfr-fdebug"]], "PIO_SFR_FLEVEL": [[5, "pio-sfr-flevel"]], "PIO_SFR_TXF0": [[5, "pio-sfr-txf0"]], "PIO_SFR_TXF1": [[5, "pio-sfr-txf1"]], "PIO_SFR_TXF2": [[5, "pio-sfr-txf2"]], "PIO_RESERVED7": [[5, "pio-reserved7"]], "PIO_SFR_RXF0": [[5, "pio-sfr-rxf0"]], "PIO_SFR_RXF1": [[5, "pio-sfr-rxf1"]], "PIO_SFR_RXF2": [[5, "pio-sfr-rxf2"]], "PIO_SFR_TXF3": [[5, "pio-sfr-txf3"]], "PIO_SFR_IRQ": [[5, "pio-sfr-irq"]], "PIO_SFR_IRQ_FORCE": [[5, "pio-sfr-irq-force"]], "PIO_SFR_SYNC_BYPASS": [[5, "pio-sfr-sync-bypass"]], "PIO_SFR_DBG_PADOUT": [[5, "pio-sfr-dbg-padout"]], "PIO_SFR_DBG_PADOE": [[5, "pio-sfr-dbg-padoe"]], "PIO_SFR_DBG_CFGINFO": [[5, "pio-sfr-dbg-cfginfo"]], "PIO_SFR_INSTR_MEM0": [[5, "pio-sfr-instr-mem0"]], "PIO_SFR_INSTR_MEM1": [[5, "pio-sfr-instr-mem1"]], "PIO_SFR_INSTR_MEM2": [[5, "pio-sfr-instr-mem2"]], "PIO_SFR_INSTR_MEM3": [[5, "pio-sfr-instr-mem3"]], "PIO_SFR_INSTR_MEM4": [[5, "pio-sfr-instr-mem4"]], "PIO_SFR_INSTR_MEM5": [[5, "pio-sfr-instr-mem5"]], "PIO_SFR_INSTR_MEM6": [[5, "pio-sfr-instr-mem6"]], "PIO_SFR_INSTR_MEM7": [[5, "pio-sfr-instr-mem7"]], "PIO_SFR_INSTR_MEM8": [[5, "pio-sfr-instr-mem8"]], "PIO_SFR_INSTR_MEM9": [[5, "pio-sfr-instr-mem9"]], "PIO_SFR_INSTR_MEM10": [[5, "pio-sfr-instr-mem10"]], "PIO_SFR_INSTR_MEM11": [[5, "pio-sfr-instr-mem11"]], "PIO_SFR_INSTR_MEM12": [[5, "pio-sfr-instr-mem12"]], "PIO_SFR_INSTR_MEM13": [[5, "pio-sfr-instr-mem13"]], "PIO_SFR_INSTR_MEM14": [[5, "pio-sfr-instr-mem14"]], "PIO_SFR_INSTR_MEM15": [[5, "pio-sfr-instr-mem15"]], "PIO_SFR_INSTR_MEM16": [[5, "pio-sfr-instr-mem16"]], "PIO_SFR_INSTR_MEM17": [[5, "pio-sfr-instr-mem17"]], "PIO_SFR_INSTR_MEM18": [[5, "pio-sfr-instr-mem18"]], "PIO_SFR_INSTR_MEM19": [[5, "pio-sfr-instr-mem19"]], "PIO_SFR_INSTR_MEM20": [[5, "pio-sfr-instr-mem20"]], "PIO_SFR_INSTR_MEM21": [[5, "pio-sfr-instr-mem21"]], "PIO_SFR_INSTR_MEM22": [[5, "pio-sfr-instr-mem22"]], "PIO_SFR_INSTR_MEM23": [[5, "pio-sfr-instr-mem23"]], "PIO_SFR_INSTR_MEM24": [[5, "pio-sfr-instr-mem24"]], "PIO_SFR_INSTR_MEM25": [[5, "pio-sfr-instr-mem25"]], "PIO_SFR_INSTR_MEM26": [[5, "pio-sfr-instr-mem26"]], "PIO_SFR_INSTR_MEM27": [[5, "pio-sfr-instr-mem27"]], "PIO_SFR_INSTR_MEM28": [[5, "pio-sfr-instr-mem28"]], "PIO_SFR_INSTR_MEM29": [[5, "pio-sfr-instr-mem29"]], "PIO_SFR_INSTR_MEM30": [[5, "pio-sfr-instr-mem30"]], "PIO_SFR_INSTR_MEM31": [[5, "pio-sfr-instr-mem31"]], "PIO_SFR_SM0_CLKDIV": [[5, "pio-sfr-sm0-clkdiv"]], "PIO_SFR_SM0_EXECCTRL": [[5, "pio-sfr-sm0-execctrl"]], "PIO_SFR_SM0_SHIFTCTRL": [[5, "pio-sfr-sm0-shiftctrl"]], "PIO_SFR_SM0_ADDR": [[5, "pio-sfr-sm0-addr"]], "PIO_SFR_SM0_INSTR": [[5, "pio-sfr-sm0-instr"]], "PIO_SFR_SM0_PINCTRL": [[5, "pio-sfr-sm0-pinctrl"]], "PIO_SFR_SM1_CLKDIV": [[5, "pio-sfr-sm1-clkdiv"]], "PIO_SFR_SM1_EXECCTRL": [[5, "pio-sfr-sm1-execctrl"]], "PIO_SFR_SM1_SHIFTCTRL": [[5, "pio-sfr-sm1-shiftctrl"]], "PIO_SFR_SM1_ADDR": [[5, "pio-sfr-sm1-addr"]], "PIO_SFR_SM1_INSTR": [[5, "pio-sfr-sm1-instr"]], "PIO_SFR_SM1_PINCTRL": [[5, "pio-sfr-sm1-pinctrl"]], "PIO_SFR_SM2_CLKDIV": [[5, "pio-sfr-sm2-clkdiv"]], "PIO_SFR_SM2_EXECCTRL": [[5, "pio-sfr-sm2-execctrl"]], "PIO_SFR_SM2_SHIFTCTRL": [[5, "pio-sfr-sm2-shiftctrl"]], "PIO_SFR_SM2_ADDR": [[5, "pio-sfr-sm2-addr"]], "PIO_SFR_SM2_INSTR": [[5, "pio-sfr-sm2-instr"]], "PIO_SFR_SM2_PINCTRL": [[5, "pio-sfr-sm2-pinctrl"]], "PIO_SFR_SM3_CLKDIV": [[5, "pio-sfr-sm3-clkdiv"]], "PIO_SFR_SM3_EXECCTRL": [[5, "pio-sfr-sm3-execctrl"]], "PIO_SFR_SM3_SHIFTCTRL": [[5, "pio-sfr-sm3-shiftctrl"]], "PIO_SFR_SM3_ADDR": [[5, "pio-sfr-sm3-addr"]], "PIO_SFR_SM3_INSTR": [[5, "pio-sfr-sm3-instr"]], "PIO_SFR_SM3_PINCTRL": [[5, "pio-sfr-sm3-pinctrl"]], "PIO_SFR_INTR": [[5, "pio-sfr-intr"]], "PIO_SFR_IRQ0_INTE": [[5, "pio-sfr-irq0-inte"]], "PIO_SFR_IRQ0_INTF": [[5, "pio-sfr-irq0-intf"]], "PIO_SFR_IRQ0_INTS": [[5, "pio-sfr-irq0-ints"]], "PIO_SFR_IRQ1_INTE": [[5, "pio-sfr-irq1-inte"]], "PIO_SFR_IRQ1_INTF": [[5, "pio-sfr-irq1-intf"]], "PIO_SFR_IRQ1_INTS": [[5, "pio-sfr-irq1-ints"]]}, "indexentries": {}})