Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov 19 11:54:46 2024
| Host         : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   734 |
|    Minimum number of control sets                        |   734 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1941 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   734 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    86 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |   108 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |    22 |
| >= 16              |   380 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             979 |          328 |
| No           | No                    | Yes                    |              56 |           13 |
| No           | Yes                   | No                     |            1044 |          378 |
| Yes          | No                    | No                     |           38707 |        10025 |
| Yes          | No                    | Yes                    |              80 |           17 |
| Yes          | Yes                   | No                     |            5673 |         1529 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/kernel_bias_fp_1_V_U/yolo_acc_top_kernel_bias_fp_0_V_ram_U/ap_enable_reg_pp1_iter0_reg                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/ap_block_pp0_stage0_subdone                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_1_reg_7080                                                                                                                                                                                                     | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_1_reg_708                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_6720                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/row_idx_0_reg_420                                                                                                                                                                                                            | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                    | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter0_reg_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                    | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                    | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/kernel_bias_fp_1_V_U/yolo_acc_top_kernel_bias_fp_0_V_ram_U/ap_CS_fsm_reg[1]                                                                                                                                                     | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/int_fold_input_ch_V[3]_i_1_n_0                                                                                                                                                                    | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/line_buff_group_0_va_ce0                                                                                                                                   | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[9][0]                                                                                                                                                                              | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_9_reg_15572_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/select_ln1598_9_reg_15572_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                  |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_fold_input_ch_V[3]_i_1_n_0                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_fold_output_ch_V[3]_i_1_n_0                                                                                                                                                                 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                   | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/rdata[8]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_fold_ch_V[3]_i_1_n_0                                                                                                                                                          | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[1]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[2]                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/p_3_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_id_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/i_op_assign_reg_216[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_id_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_id_V_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_id_V_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_id_V_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_id_V_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_id_V_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                             | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten_reg_453[4]                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_id_V_1_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/and_ln96_reg_15519_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr_reg[5]_0[0]                                                                                                                                                                               | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_id_V_0_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_id_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_id_V_0_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/int_ap_start_reg_0                                                                                                                                                                              | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_CS_fsm_reg[0]_1                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_id_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr_reg[2]_0[0]                                                                                                                                                                               | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_NS_fsm[5]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_dest_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_dest_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_dest_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_dest_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_output_ch_V[5]_i_1_n_0                                                                                                                                                                      | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_input_ch_V[5]_i_1_n_0                                                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_dest_V_0_load_B                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_dest_V_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_dest_V_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_dest_V_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_dest_V_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_dest_V_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                     | design_1_i/yolo_max_pool_top_0/inst/select_ln36_1_reg_2676                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_dest_V_0_load_A                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_dest_V_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                              | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                         | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/indvar_flatten_reg_227[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_keep_V_0_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_keep_V_0_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_strb_V_0_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_strb_V_1_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/add_ln154_3_reg_25091_reg0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_strb_V_0_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_strb_V_1_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_strb_V_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_strb_V_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten136_reg_3870                                                                                                                                                                                                   | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten27_reg_409[4]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_strb_V_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_strb_V_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_strb_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_strb_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_strb_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_strb_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                             | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_strb_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_sel2                                                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/indvar_flatten_reg_10692[2]                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_strb_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_strb_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_strb_V_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_strb_V_0_load_B                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_strb_V_0_load_A                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_strb_V_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_strb_V_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[6][0]                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/int_input_h_V[8]_i_1_n_0                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                             |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_11500/ap_port_reg_conv_count0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                      |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/i_op_assign_1_reg_381[8]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/i_op_assign_reg_359[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/yolo_acc_top_0/inst/i_op_assign_2_reg_392[3]_i_1_n_0                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_5[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                                                      |                9 |              9 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_4[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                                                      |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/add_ln319_reg_15810                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                             |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                             |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_2[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_input_h_V[8]_i_1_n_0                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                            | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_real_input_h_V[8]_i_1_n_0                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_enable_reg_pp0_iter10                                                                                                                             | design_1_i/yolo_max_pool_top_0/inst/add_ln36_reg_2548[9]_i_1_n_0                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_h_V[8]_i_1_n_0                                                                                                                                                                | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_output_h_V[8]_i_1_n_0                                                                                                                                                               | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_output_w_V[8]_i_1_n_0                                                                                                                                                               | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_3[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                                                      |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg[0]                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                            | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                             |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_NS_fsm1383_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                           | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                                                        |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0]                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0]                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0]                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0]                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_9[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                        |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_8[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                                                        |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_7[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                        |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_6[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                        |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                               |                9 |             10 |         1.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                          | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/zext_ln1598_9_reg_2756_reg0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_14_reg_156290                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/line_buff_group_0_va_4_reg_156590                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_sel0                                                                                                                                                                                                        | design_1_i/yolo_acc_top_0/inst/indvar_flatten_reg_370[2]                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/i_op_assign_1_reg_107030                                                                                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/i_op_assign_1_reg_10703                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                     |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln81_reg_15539_reg[0][0]                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/SS[0]                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/CEP                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln85_1_reg_25086[12]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                  |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo             |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11459/ap_ce_reg                                                                                                                                                                                            | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11302/ap_return_int_reg[14]_i_1__6_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11236/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11236/ap_return_int_reg[14]_i_1_n_0                                                                                                                                                                                          |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11459/ap_ce_reg                                                                                                                                                                                            | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11324/ap_return_int_reg[14]_i_1__5_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11236/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11280/ap_return_int_reg[14]_i_1__0_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11236/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11346/ap_return_int_reg[14]_i_1__1_n_0                                                                                                                                                                                       |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11368/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11214/ap_return_int_reg[14]_i_1__4_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11368/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11258/ap_return_int_reg[14]_i_1__3_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11368/ap_ce_reg                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11368/ap_return_int_reg[14]_i_1__2_n_0                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                     | design_1_i/yolo_max_pool_top_0/inst/select_ln33_1_reg_2681                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/p_Val2_s_reg_224[14]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/p_Val2_s_reg_224[14]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/p_Val2_s_reg_224[14]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/p_Val2_s_reg_224[14]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_2_V_reg_1356[15]_i_2_n_0                                                                                                                                                                                             | design_1_i/yolo_acc_top_0/inst/output_acc_2_V_reg_1356                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_6                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_5                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_7                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_8                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/ap_CS_fsm_reg[17]_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/grp_out_stream_merge_fu_11390_out_stream_group_19_V_V_read                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp0_iter0_empty_55_reg_11695_out                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[24]                                                                                                                                                                                | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[24]_0                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/grp_out_stream_merge_fu_11390_ap_ready                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp0_iter1_empty_56_reg_1180                                                                                                                                                                            |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_3_V_reg_1361[15]_i_2_n_0                                                                                                                                                                                             | design_1_i/yolo_acc_top_0/inst/output_acc_3_V_reg_1361                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp1_iter1_p_09_23_reg_109380                                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_0[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1_n_0                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_1_V_reg_1351[15]_i_2_n_0                                                                                                                                                                                             | design_1_i/yolo_acc_top_0/inst/output_acc_1_V_reg_1351                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_1346[15]_i_2_n_0                                                                                                                                                                                             | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_1346                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_3_reg_9330                                                                                                                                                                                                         | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/activated_output_V_reg_380                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_421/activated_output_V_reg_380                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_412/activated_output_V_reg_380                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                          | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_403/activated_output_V_reg_380                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_reg_9180                                                                                                                                                                                                           | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_2_reg_9280                                                                                                                                                                                                         | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__0_n_0                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__1_n_0                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__2_n_0                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_1_reg_9230                                                                                                                                                                                                         | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/E[0]                                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp0_iter0_empty_53_reg_11469_out                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/CEP                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                         | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                            |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                     | design_1_i/yolo_max_pool_top_0/inst/select_ln30_1_reg_2686                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_15_reg_15633_pp1_iter1_reg_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/tmp_dest_V_1_load_reg_27894_pp1_iter2_reg0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[7][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_sel2                                                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/i_op_assign_2_reg_10714                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/last_V_read_reg_16850                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/tmp_keep_V_reg_1321[7]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_condition_556                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter0_reg_4                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             22 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/p_14_in                                                                                                                                                                                                                    | design_1_i/yolo_max_pool_top_0/inst/select_ln1598_36_reg_2704                                                                                                                                                                                                                   |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten136_reg_3870                                                                                                                                                                                                   | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                          |                9 |             23 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/icmp_ln30_reg_24780                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                          |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/add_ln27_reg_25530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                           | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_sel0                                                                                                                                                                                                        | design_1_i/yolo_acc_top_0/inst/i_op_assign_2_reg_392[3]_i_1_n_0                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/tmp_dest_V_load_reg_28640                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/inStream_V_data_0_state_reg[0]                                                                                  | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                       |                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/WEA[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln203_reg_150230                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_1[0]                                                                                                                                     | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter3_reg_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/internal_full_n_reg_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_1_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                  | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                                     | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/internal_full_n_reg_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                    | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_21_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/ap_CS_fsm_reg[17]_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_1[0]                                                                                                                                    | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/int_activate_en_V[31]_i_1_n_0                                                                                                                                                                   | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                                    | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_15_reg_15633_pp1_iter3_reg_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11448/val_output_2_V_reg_284990                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter3_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter2_reg_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11459/val_output_16_V_reg_284030                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                                    | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter10                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_22_reg_10926                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_2                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_0_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_10_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_12_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_13_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_15_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_16_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_17_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_5_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_0[0]                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_27_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_29_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_2_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                             |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_3_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_9_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_7_s_fifo_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_7_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_6_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                  | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                    | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                  | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/ap_CS_fsm_reg[18]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_23_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/select_ln1598_14_reg_15629_pp1_iter2_reg_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/U_fifo_w16_d2_A_ram/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[9][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/col_stride_reg_26480                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               14 |             37 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               13 |             39 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_3_reg_16078_pp1_iter1_reg0                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               16 |             41 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/kernel_bias_fp_1_V_U/yolo_acc_top_kernel_bias_fp_0_V_ram_U/ap_enable_reg_pp1_iter0_reg                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                              |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               16 |             42 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                       |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             42 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                    |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                            |                                                                                                                                                                                                                                                                                 |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             46 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                7 |             46 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                            | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                        |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             48 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_29_reg_11178                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_1                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_26_reg_11142                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_4                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             48 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/tmp_V_100_reg_17820                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               19 |             48 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln81_reg_15539_pp1_iter1_reg_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/add_ln140_2_reg_28890                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/select_ln1598_14_reg_15629_pp1_iter1_reg_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               18 |             48 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             50 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg[0]                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_4[0]                                                                                                                                                                                  |               17 |             58 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                        | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |               15 |             59 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                              |               11 |             59 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                              |               13 |             59 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             60 |         5.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               15 |             60 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             60 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               17 |             61 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter12_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_condition_1020                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter13_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter8_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter9_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter10_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter27_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter29_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter14_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter25_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter30_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter16_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter18_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter21_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_b_V_data_0_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_b_V_data_0_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter20_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter22_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter24_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter26_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter28_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter19_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/ap_phi_reg_pp0_iter3_curr_output_data_sub_3_reg_5160                                                                                                                                                                         | design_1_i/yolo_upsamp_top_0/inst/ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_s_reg_486[15]_i_1_n_0                                                                                                                                                                                |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/op_V_assign_2_0_22_reg_285210                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/window_0_val_1_V_0_reg_29090                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/reg_8060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter11_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter15_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter17_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter23_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/reg_821                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/call_ln112_write_output_fu_778_ap_start_reg0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             66 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               15 |             66 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               23 |             69 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |               26 |             71 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               12 |             73 |         6.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |               29 |             73 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                             |                                                                                                                                                                                                                                                                                 |               40 |             73 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |               36 |             73 |         2.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               21 |             73 |         3.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               17 |             73 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               20 |             73 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_enable_reg_pp0_iter10                                                                                                                             |                                                                                                                                                                                                                                                                                 |               20 |             74 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/inStream_V_data_0_state_reg[0]                                                                                  |                                                                                                                                                                                                                                                                                 |               18 |             76 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |               29 |             76 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               27 |             78 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               27 |             78 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_sel2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               29 |             78 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               25 |             78 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_20_reg_11118                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0]_3                                                                                                                                                                                   |               14 |             80 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/select_ln1598_14_reg_15629_pp1_iter1_reg_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               21 |             80 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_14_reg_15629_pp1_iter1_reg_reg[0]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               20 |             80 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |               36 |             81 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[93]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                                                                 |               36 |             81 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |               24 |             83 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[93]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                 |               24 |             83 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_6720                                                                                                                                                                                                     | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_672                                                                                                                                                                                                                       |               26 |             86 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/grp_post_process_unit_fu_403_ap_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               21 |             87 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               28 |             87 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_pp1_stage4                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_11500/grp_slide_window_fu_11500_ap_ready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/icmp_ln81_reg_15539_pp1_iter1_reg_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               15 |             96 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_9_reg_10986                                                                                                                                                            | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[18]                                                                                                                                                                                                 |               17 |             96 |         5.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/p_Result_s_reg_887[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               34 |             98 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/p_329_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               30 |             99 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_phi_reg_pp1_iter1_p_09_6_reg_10902                                                                                                                                                            | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[17]                                                                                                                                                                                                 |               24 |            112 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[11]_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               28 |            128 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/ap_CS_fsm_reg[14]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               27 |            128 |         4.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11280/op_V_assign_0_19_reg_279390                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_14_reg_15629_pp1_iter1_reg_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               24 |            128 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/select_ln1598_14_reg_15629_pp1_iter1_reg_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               37 |            128 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/ap_CS_fsm_reg[15]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               26 |            128 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/U_fifo_w16_d2_A_ram/ap_CS_fsm_reg[15]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               73 |            144 |         1.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               70 |            163 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter1_reg_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               51 |            256 |         5.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               63 |            260 |         4.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter31                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               80 |            288 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_7_s_fifo_U/tmp_7_reg_28367_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               70 |            320 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11346/local_mem_group_0_d_504_reg_247260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              195 |            576 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              110 |            576 |         5.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter3_reg_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              191 |            576 |         3.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |              120 |            576 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              114 |            576 |         5.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              157 |            576 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              154 |            576 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_14_reg_15629_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              129 |            576 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              161 |            576 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/internal_full_n_reg_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              159 |            576 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              145 |            576 |         3.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/icmp_ln879_2_reg_15337_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              180 |            576 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_513_reg_247710                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              162 |            576 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter3_reg_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              183 |            640 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/ap_enable_reg_pp1_iter2_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              223 |            720 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_14_reg_15629_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |              231 |            848 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11459/ap_ce_reg                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              183 |            908 |         4.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              329 |            980 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11236/ap_ce_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              205 |           1023 |         4.99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11368/ap_ce_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              211 |           1023 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter0_reg_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              353 |           1152 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/select_ln1598_9_reg_15572_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              270 |           1152 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/internal_full_n_reg_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              325 |           1152 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_342_reg_179020                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              328 |           1152 |         3.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              318 |           1152 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_enable_reg_pp1_iter3_reg_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              308 |           1216 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              336 |           1296 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              302 |           1296 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11390/ap_CS_fsm_reg[13][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              540 |           1476 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                 |                                                                                                                                                                                                                                                                                 |              616 |           2984 |         4.84 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


