 
****************************************
Report : qor
Design : sar_adc_controller
Version: L-2016.03-SP5-5
Date   : Mon Jul 19 16:02:25 2021
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.30
  Critical Path Slack:           9.58
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.54
  Critical Path Slack:          19.46
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.92
  Critical Path Slack:          18.96
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:          4
  Leaf Cell Count:                 84
  Buf/Inv Cell Count:              12
  Buf Cell Count:                   0
  Inv Cell Count:                  12
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        63
  Sequential Cell Count:           21
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      307.795197
  Noncombinational Area:   419.151987
  Buf/Inv Area:             45.043199
  Total Buffer Area:             0.00
  Total Inverter Area:          45.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :         755.18
  Net YLength        :         573.39
  -----------------------------------
  Cell Area:               726.947184
  Design Area:             726.947184
  Net Length        :         1328.57


  Design Rules
  -----------------------------------
  Total Number of Nets:            89
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caddy13

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.77
  Mapping Optimization:                8.04
  -----------------------------------------
  Overall Compile Time:               18.57
  Overall Compile Wall Clock Time:    13.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
