// Seed: 1225207955
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri id_11,
    input tri id_12,
    output supply0 id_13,
    output wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    output supply0 id_17,
    output uwire id_18
);
  logic [-1 'b0 +  1 : ""] id_20;
  assign id_15 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri0 id_11,
    inout tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output tri1 id_18,
    output supply1 id_19,
    output wire id_20
);
  logic id_22, id_23, id_24;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_13,
      id_13,
      id_16,
      id_16,
      id_0,
      id_10,
      id_8,
      id_9,
      id_2,
      id_9,
      id_8,
      id_19,
      id_18,
      id_18,
      id_18,
      id_4,
      id_18
  );
  assign modCall_1.id_6 = 0;
  wire id_25;
  assign id_18 = id_0;
endmodule
