<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___f_p_u" xml:lang="en-US">
<title>Floating Point Unit (FPU)</title>
<indexterm><primary>Floating Point Unit (FPU)</primary></indexterm>
<para>

<para>Type definitions for the Floating Point Unit (FPU) </para>
 
</para>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___core_debug">Core Debug Registers (CoreDebug)</link></para>

<para>Type definitions for the Core Debug Registers. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_f_p_u___type">FPU_Type</link></para>

<para>Structure type to access the Floating Point Unit (FPU). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>   31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>   30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>   29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>   27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>   22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>   20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>   12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>   31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>   30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>   29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>   27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>   22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>   20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>   12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>   31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>   30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>   22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>   20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>   12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>   31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>   30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>   22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>   20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>   12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>   28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Floating Point Unit (FPU) </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga517d89370c81325c5387b9c3085ac554"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos   3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos   3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos   3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf45377b7e45be8517ddbcf2028b80ae7"/>    <section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos   3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c"/>    <section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c"/>    <section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c"/>    <section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga309886ff6bbd25cb13c061c6683c6c0c"/>    <section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b"/>    <section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos   31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b"/>    <section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos   31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b"/>    <section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos   31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4228a923ddf665f868e56b4b9e9bff7b"/>    <section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos   31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2"/>    <section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2"/>    <section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2"/>    <section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad349eb1323d8399d54a04c0bfd520cb2"/>    <section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17"/>    <section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos   6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17"/>    <section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos   6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17"/>    <section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos   6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga6d633920f92c3ce4133d769701619b17"/>    <section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos   6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedc12ec237657721a613c6f47abed6f"/>    <section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedc12ec237657721a613c6f47abed6f"/>    <section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104"/>    <section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos   28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0b97b2fdac794f4fddab1e4342e0c104"/>    <section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos   28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga103d932807c15250d96711952878eeb2"/>    <section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga103d932807c15250d96711952878eeb2"/>    <section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/>    <section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos   27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/>    <section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos   27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1"/>    <section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1"/>    <section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1"/>    <section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4beaa279abff34828344bd594fff8a1"/>    <section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6"/>    <section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos   4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6"/>    <section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos   4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6"/>    <section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos   4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab12733991487acc2da41ca300fe36fb6"/>    <section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos   4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/>    <section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/>    <section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/>    <section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/>    <section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed"/>    <section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos   0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed"/>    <section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos   0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed"/>    <section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos   0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga803bf3f6d15b04deaad0801bee5b35ed"/>    <section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos   0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9"/>    <section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9"/>    <section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9"/>    <section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf4ab19de45df6522dd882bc116f938e9"/>    <section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1"/>    <section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos   30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1"/>    <section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos   30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1"/>    <section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos   30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac7d70e051fe759ad8fed83bf5b5aebc1"/>    <section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos   30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga73afcf0fe09c69e9625e11035cabb1c0"/>    <section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga73afcf0fe09c69e9625e11035cabb1c0"/>    <section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/>    <section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos   29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/>    <section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos   29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4"/>    <section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4"/>    <section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4"/>    <section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadedfaec9fdd07261573e823a4dcfb5c4"/>    <section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1"/>    <section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos   5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1"/>    <section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos   5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1"/>    <section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos   5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaccdb481211629f9440431439231187f1"/>    <section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos   5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1"/>    <section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1"/>    <section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1"/>    <section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga42067729a887081cf56b8fe1029be7a1"/>    <section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba"/>    <section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos   8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba"/>    <section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos   8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba"/>    <section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos   8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae0a4effc79209d821ded517c2be326ba"/>    <section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos   8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga47d3d3b29514c7d7581cfcc304368cea"/>    <section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga47d3d3b29514c7d7581cfcc304368cea"/>    <section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e"/>    <section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos   2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga4123d3881e5342251f559cec19e23b4e"/>    <section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos   2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga419a1e5609bbedf94f518c72214bddbc"/>    <section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga419a1e5609bbedf94f518c72214bddbc"/>    <section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d"/>    <section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos   7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga571354f040a9372c0ad0cb87e296ea7d"/>    <section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos   7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa5e511cae62f922a9a91af0972f7a5e6"/>    <section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa5e511cae62f922a9a91af0972f7a5e6"/>    <section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0"/>    <section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos   9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac90e551e3cfda27c089bf381acba5aa0"/>    <section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos   9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700"/>    <section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700"/>    <section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700"/>    <section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga8d18cd88336d63d4b1810383aa8da700"/>    <section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26"/>    <section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos   3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26"/>    <section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos   3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26"/>    <section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos   3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga0937d64c42374200af44b22e5b49fd26"/>    <section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos   3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/>    <section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/>    <section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1"/>    <section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos   26U</computeroutput></para>
<para>FPCCR: TS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga624474f408fde177df519460775a74a1"/>    <section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos   26U</computeroutput></para>
<para>FPCCR: TS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga97c610927aab580cac3fb166f080b6a6"/>    <section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga97c610927aab580cac3fb166f080b6a6"/>    <section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4"/>    <section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos   10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac48b42e143b93411977dcb9086a5e4e4"/>    <section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos   10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4"/>    <section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4"/>    <section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4"/>    <section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga2eb70427eeaa7344196219cf5a8620a4"/>    <section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d"/>    <section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos   1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d"/>    <section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos   1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d"/>    <section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos   1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaea663104375ce6be15470e3db294c92d"/>    <section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos   1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be"/>    <section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be"/>    <section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be"/>    <section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab2789cebebda5fda8c4e9d87e24f32be"/>    <section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29"/>    <section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos   26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29"/>    <section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos   26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29"/>    <section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos   26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga138f54bc002629ab3e4de814c58abb29"/>    <section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos   26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6"/>    <section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6"/>    <section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6"/>    <section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga40c2d4a297ca2ceffe174703a4ad17f6"/>    <section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2"/>    <section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos   25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2"/>    <section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos   25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2"/>    <section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos   25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga41776b80fa450ef2ea6d3fee89aa35f2"/>    <section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos   25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9"/>    <section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9"/>    <section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9"/>    <section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaae7d901442d4af97c6d22939cffc8ad9"/>    <section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575"/>    <section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos   24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575"/>    <section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos   24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575"/>    <section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos   24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gab3c2fc96e312ba47b902d5f80d9b8575"/>    <section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos   24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741"/>    <section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741"/>    <section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741"/>    <section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga449beb50211f8e97df6b2640c82c4741"/>    <section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk   (3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed"/>    <section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos   22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed"/>    <section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos   22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed"/>    <section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos   22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7aeedf36be8f170dd3e276028e8e29ed"/>    <section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos   22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga118f13f9562805356e92b5ad52573021"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos   0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos   0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos   0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaa1de44af3e3162c8c176a57564611618"/>    <section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos   0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2"/>    <section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2"/>    <section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2"/>    <section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaeb7370768c6cdf06f8a15c86c6102ed2"/>    <section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396"/>    <section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos   16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396"/>    <section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos   16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396"/>    <section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos   16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga167be203091e6cc7d00ad40ca48c4396"/>    <section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos   16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901"/>    <section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901"/>    <section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901"/>    <section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3f2c8c6c759ffe70f548a165602ea901"/>    <section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84"/>    <section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos   8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84"/>    <section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos   8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84"/>    <section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos   8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga461e26147be0c39402a78cb6249e8f84"/>    <section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos   8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga29bbddd679e821e050699fda23e6c85e"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos   12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos   12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos   12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/>    <section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos   12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae6dc9339ac72227d5d54360bb9fbef1b"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos   28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos   28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos   28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1ebcc9076f08013f0ea814540df03e82"/>    <section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos   28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabf261a72023fdfc64f32c6b21d55c5b9"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos   24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos   24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos   24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gabbf83a918536ebf10889cee71a0404c7"/>    <section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos   24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44"/>    <section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44"/>    <section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44"/>    <section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga95008f205c9d25e4ffebdbdc50d5ae44"/>    <section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571"/>    <section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos   4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571"/>    <section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos   4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571"/>    <section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos   4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga1b4e9fe31992b1495c7a158747d42571"/>    <section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos   4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d"/>    <section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d"/>    <section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d"/>    <section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3ec0bfec1640bdaf9dff027f275b446d"/>    <section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344"/>    <section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos   20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344"/>    <section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos   20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344"/>    <section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos   20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga176c85453ba03257bf263adec05f7344"/>    <section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos   20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gad6af7c4632dba5a417307d456fe9b8a7"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos   4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos   4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos   4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/>    <section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos   4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf5129ab18948ff573a1ab29f0be47bc2"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos   28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos   28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos   28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga68c53771f02f4c73122a7b40796549cc"/>    <section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos   28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gafe29dd327ed3b723b3f01759568e116d"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos   24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos   24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos   24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga02ceac0abcbdc8670633056bec005bfd"/>    <section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos   24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1gac566bde39a7afcceffbb21d830c269c1"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos   0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos   0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos   0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga7faa5bfa85036f8511793234cbbc2409"/>    <section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos   0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
</section>
</section>
</section>
