

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_ReRAM # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
946d83661dcffab52d175729df4aea02  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_avUR9r"
Parsing file _cuobjdump_complete_output_avUR9r
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kHC5yj"
Running: cat _ptx_kHC5yj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EHzmYa
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EHzmYa --output-file  /dev/null 2> _ptx_kHC5yjinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kHC5yj _ptx2_EHzmYa _ptx_kHC5yjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uPYrI2"
Running: cat _ptx_uPYrI2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_YmGbtU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_YmGbtU --output-file  /dev/null 2> _ptx_uPYrI2info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uPYrI2 _ptx2_YmGbtU _ptx_uPYrI2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_795tpM"
Running: cat _ptx_795tpM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4uGdmE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4uGdmE --output-file  /dev/null 2> _ptx_795tpMinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_795tpM _ptx2_4uGdmE _ptx_795tpMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_I8S1Aw"
Running: cat _ptx_I8S1Aw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ED4hQo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ED4hQo --output-file  /dev/null 2> _ptx_I8S1Awinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_I8S1Aw _ptx2_ED4hQo _ptx_I8S1Awinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yuafmh"
Running: cat _ptx_yuafmh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rFQeS9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rFQeS9 --output-file  /dev/null 2> _ptx_yuafmhinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yuafmh _ptx2_rFQeS9 _ptx_yuafmhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 5024 (ipc=10.0) sim_rate=5024 (inst/sec) elapsed = 0:0:00:01 / Sat Jul 28 12:47:42 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6249,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8481
gpu_sim_insn = 314944
gpu_ipc =      37.1352
gpu_tot_sim_cycle = 8481
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      37.1352
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=314944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:7194	W0_Scoreboard:10236	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 289 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8480 
mrq_lat_table:320 	64 	333 	85 	88 	41 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	464 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	370 	125 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15 	4 	6 	7 	0 	0 	0 	0 	148 	299 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      2544      2768      2258      2231         0         0         0         0         0         0         0         0 
dram[1]:       183         0         0         0      2556      2747      2263      2237         0         0         0         0         0         0         0         0 
dram[2]:       417         0         0         0      2522      2460      2211      2241         0         0         0         0         0         0         0         0 
dram[3]:      1372         0         0         0      2580      2514      2216      2242         0         0         0         0         0         0         0         0 
dram[4]:       904         0         0         0      2446      2480      3405      2249         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      2736      2538      2227      2253         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        430    none      none      none         109       108       111       112    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         114       109       110       110    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         107       107       117       111    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         111       106       115       112    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         108       106       110       111    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         106       111       114       115    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        216         0         0         0       241       247       287       272         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       289       257       287       278         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       227       240       254       279         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       254       234       270       277         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       232       232       219       281         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       231       248       264       280         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6146 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1637 dram_eff=0.3739
bk0: 2a 6447i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6255i bk5: 20a 6269i bk6: 60a 5886i bk7: 56a 5849i bk8: 0a 6453i bk9: 0a 6455i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6456i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.113056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6146 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1619 dram_eff=0.378
bk0: 2a 6448i bk1: 0a 6459i bk2: 0a 6460i bk3: 0a 6460i bk4: 20a 6248i bk5: 20a 6265i bk6: 60a 5882i bk7: 56a 5873i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6455i bk11: 0a 6455i bk12: 0a 6455i bk13: 0a 6456i bk14: 0a 6457i bk15: 0a 6458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.115534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6136 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09788
n_activity=1687 dram_eff=0.3746
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6260i bk5: 24a 6210i bk6: 60a 5835i bk7: 56a 5877i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6457i bk12: 0a 6457i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.118011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f61146a8d50 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8479), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6137 n_act=5 n_pre=0 n_req=158 n_rd=163 n_write=152 bw_util=0.09757
n_activity=1668 dram_eff=0.3777
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6262i bk5: 24a 6221i bk6: 59a 5840i bk7: 56a 5876i bk8: 0a 6454i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6457i bk12: 0a 6457i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.113056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6136 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09788
n_activity=1634 dram_eff=0.3868
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6458i bk3: 0a 6460i bk4: 20a 6237i bk5: 24a 6187i bk6: 60a 5896i bk7: 56a 5812i bk8: 0a 6454i bk9: 0a 6455i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0782097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6147 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1609 dram_eff=0.3804
bk0: 0a 6458i bk1: 0a 6459i bk2: 0a 6460i bk3: 0a 6460i bk4: 20a 6260i bk5: 24a 6209i bk6: 58a 5853i bk7: 56a 5822i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.16184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.49395
	minimum = 6
	maximum = 73
Network latency average = 9.03629
	minimum = 6
	maximum = 73
Slowest packet = 78
Flit latency average = 7.57201
	minimum = 6
	maximum = 69
Slowest flit = 234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00433212
	minimum = 0 (at node 0)
	maximum = 0.0508195 (at node 1)
Accepted packet rate average = 0.00433212
	minimum = 0 (at node 0)
	maximum = 0.0508195 (at node 1)
Injected flit rate average = 0.0129789
	minimum = 0 (at node 0)
	maximum = 0.239476 (at node 1)
Accepted flit rate average= 0.0129789
	minimum = 0 (at node 0)
	maximum = 0.0652046 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.49395 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Network latency average = 9.03629 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Flit latency average = 7.57201 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00433212 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0508195 (1 samples)
Accepted packet rate average = 0.00433212 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0508195 (1 samples)
Injected flit rate average = 0.0129789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.239476 (1 samples)
Accepted flit rate average = 0.0129789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0652046 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 314944 (inst/sec)
gpgpu_simulation_rate = 8481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8481)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 8981  inst.: 413088 (ipc=196.3) sim_rate=206544 (inst/sec) elapsed = 0:0:00:02 / Sat Jul 28 12:47:43 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,23,0) tid=(7,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,33,0) tid=(7,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,36,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 10481  inst.: 651552 (ipc=168.3) sim_rate=217184 (inst/sec) elapsed = 0:0:00:03 / Sat Jul 28 12:47:44 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,15,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12481  inst.: 850704 (ipc=133.9) sim_rate=212676 (inst/sec) elapsed = 0:0:00:04 / Sat Jul 28 12:47:45 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,12,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 13981  inst.: 1015696 (ipc=127.4) sim_rate=203139 (inst/sec) elapsed = 0:0:00:05 / Sat Jul 28 12:47:46 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,28,0) tid=(7,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,13,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15981  inst.: 1230480 (ipc=122.1) sim_rate=205080 (inst/sec) elapsed = 0:0:00:06 / Sat Jul 28 12:47:47 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,29,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 17481  inst.: 1393536 (ipc=119.8) sim_rate=199076 (inst/sec) elapsed = 0:0:00:07 / Sat Jul 28 12:47:48 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,9,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9571,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9572,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9751,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9752,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9846,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9847,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9993,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9994,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10094,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10095,8481)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,38,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10198,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10199,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10213,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10214,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10290,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10291,8481)
GPGPU-Sim uArch: cycles simulated: 18981  inst.: 1559584 (ipc=118.5) sim_rate=194948 (inst/sec) elapsed = 0:0:00:08 / Sat Jul 28 12:47:49 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10520,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10521,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10704,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10705,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10758,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10759,8481)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,41,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11060,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11061,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11491,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11492,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11722,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11723,8481)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,21,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12111,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12112,8481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12195,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12196,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12260,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12261,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12272,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12273,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12292,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12293,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12386,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12387,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12423,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12424,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12470,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12471,8481)
GPGPU-Sim uArch: cycles simulated: 20981  inst.: 1813680 (ipc=119.9) sim_rate=201520 (inst/sec) elapsed = 0:0:00:09 / Sat Jul 28 12:47:50 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,45,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12604,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12605,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12688,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12689,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12751,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12752,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12786,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12787,8481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12828,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12829,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12882,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12883,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12888,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12889,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12926,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12927,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13033,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13034,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13036,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13037,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13091,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13092,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13097,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13098,8481)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,26,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13243,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13244,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13277,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13278,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13316,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13317,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13345,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13346,8481)
GPGPU-Sim uArch: cycles simulated: 21981  inst.: 1968208 (ipc=122.5) sim_rate=196820 (inst/sec) elapsed = 0:0:00:10 / Sat Jul 28 12:47:51 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13638,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13639,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13662,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13663,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13685,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13686,8481)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,43,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13812,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13813,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13891,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13892,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13948,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13949,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13975,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13976,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13997,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13998,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14135,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14136,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14165,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14166,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14167,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14168,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14354,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14355,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14403,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14404,8481)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14682,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14683,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14704,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14705,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14886,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14887,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14918,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14919,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14983,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14984,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14984,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14985,8481)
GPGPU-Sim uArch: cycles simulated: 23481  inst.: 2189936 (ipc=125.0) sim_rate=199085 (inst/sec) elapsed = 0:0:00:11 / Sat Jul 28 12:47:52 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,52,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15210,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15211,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15232,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15233,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15245,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15246,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (15474,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(15475,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15539,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15540,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15547,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15548,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15639,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15640,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15651,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15652,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15751,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15752,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15802,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15803,8481)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15903,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15904,8481)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16047,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16048,8481)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,25,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16518,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16519,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16555,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16556,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16620,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16621,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16873,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16874,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16983,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16984,8481)
GPGPU-Sim uArch: cycles simulated: 25481  inst.: 2478464 (ipc=127.3) sim_rate=206538 (inst/sec) elapsed = 0:0:00:12 / Sat Jul 28 12:47:53 2018
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17037,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17038,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (17062,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(17063,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17145,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17146,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17147,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17148,8481)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17269,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17270,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17304,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17305,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17308,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17309,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (17467,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(17468,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17506,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17507,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17590,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17591,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17618,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17619,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17638,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17639,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17653,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17654,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (17726,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(17727,8481)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,62,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17770,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17771,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17839,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17840,8481)
GPGPU-Sim uArch: cycles simulated: 26481  inst.: 2644192 (ipc=129.4) sim_rate=203399 (inst/sec) elapsed = 0:0:00:13 / Sat Jul 28 12:47:54 2018
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18051,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18052,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18083,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18084,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18325,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18326,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18371,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18372,8481)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18488,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18489,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18617,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18618,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18694,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (18776,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18942,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19002,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19022,8481), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,63,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19159,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19164,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19195,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19250,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19278,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19389,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19408,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19414,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19465,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19551,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19625,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (19658,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19703,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19748,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19786,8481), 5 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,66,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19871,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19924,8481), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 28481  inst.: 2926256 (ipc=130.6) sim_rate=209018 (inst/sec) elapsed = 0:0:00:14 / Sat Jul 28 12:47:55 2018
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20157,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20263,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20279,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20369,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (20424,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20501,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20502,8481), 6 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,68,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (20669,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20731,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20872,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20972,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20988,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20997,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21018,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21080,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21100,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21144,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21219,8481), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21343,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21405,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21453,8481), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 29981  inst.: 3131120 (ipc=131.0) sim_rate=208741 (inst/sec) elapsed = 0:0:00:15 / Sat Jul 28 12:47:56 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21525,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21905,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21907,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21948,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22009,8481), 4 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,52,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22112,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22266,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22309,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22429,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22438,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22739,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22761,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22782,8481), 5 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,69,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22837,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22875,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22887,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22932,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22963,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22974,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22995,8481), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31481  inst.: 3329280 (ipc=131.1) sim_rate=208080 (inst/sec) elapsed = 0:0:00:16 / Sat Jul 28 12:47:57 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23049,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23089,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23106,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23120,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23182,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23187,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23194,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23278,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23286,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23292,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23328,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23359,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23412,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (23448,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23453,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23473,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23547,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23565,8481), 1 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,64,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23605,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23613,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23613,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23632,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23655,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23739,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23746,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23764,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23767,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23844,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23854,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23892,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23910,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (23919,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23925,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23937,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24003,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24037,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24056,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24058,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24065,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24075,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24087,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24116,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (24123,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24240,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24297,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24314,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (24456,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24472,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24532,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24615,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24617,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24636,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (24677,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24713,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24798,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24974,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25075,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25076
gpu_sim_insn = 3147264
gpu_ipc =     125.5090
gpu_tot_sim_cycle = 33557
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     103.1739
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2972
gpu_stall_icnt2sh    = 20148
gpu_total_sim_rate=216388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71447
	L1I_total_cache_misses = 965
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4868, Miss = 2411, Miss_rate = 0.495, Pending_hits = 57, Reservation_fails = 16279
	L1D_cache_core[1]: Access = 6501, Miss = 2910, Miss_rate = 0.448, Pending_hits = 67, Reservation_fails = 17767
	L1D_cache_core[2]: Access = 5148, Miss = 2472, Miss_rate = 0.480, Pending_hits = 51, Reservation_fails = 16949
	L1D_cache_core[3]: Access = 4814, Miss = 2456, Miss_rate = 0.510, Pending_hits = 68, Reservation_fails = 17357
	L1D_cache_core[4]: Access = 4836, Miss = 2447, Miss_rate = 0.506, Pending_hits = 88, Reservation_fails = 17797
	L1D_cache_core[5]: Access = 5370, Miss = 2619, Miss_rate = 0.488, Pending_hits = 89, Reservation_fails = 17872
	L1D_cache_core[6]: Access = 5584, Miss = 2941, Miss_rate = 0.527, Pending_hits = 98, Reservation_fails = 17908
	L1D_cache_core[7]: Access = 5200, Miss = 2761, Miss_rate = 0.531, Pending_hits = 98, Reservation_fails = 16840
	L1D_cache_core[8]: Access = 5392, Miss = 2752, Miss_rate = 0.510, Pending_hits = 118, Reservation_fails = 16775
	L1D_cache_core[9]: Access = 5252, Miss = 2678, Miss_rate = 0.510, Pending_hits = 70, Reservation_fails = 17365
	L1D_cache_core[10]: Access = 5242, Miss = 2573, Miss_rate = 0.491, Pending_hits = 70, Reservation_fails = 16706
	L1D_cache_core[11]: Access = 5338, Miss = 2597, Miss_rate = 0.487, Pending_hits = 98, Reservation_fails = 16825
	L1D_cache_core[12]: Access = 5596, Miss = 2452, Miss_rate = 0.438, Pending_hits = 97, Reservation_fails = 16483
	L1D_cache_core[13]: Access = 5636, Miss = 2467, Miss_rate = 0.438, Pending_hits = 101, Reservation_fails = 16192
	L1D_cache_core[14]: Access = 6160, Miss = 2659, Miss_rate = 0.432, Pending_hits = 101, Reservation_fails = 16647
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39195
	L1D_total_cache_miss_rate = 0.4843
	L1D_total_cache_pending_hits = 1271
	L1D_total_cache_reservation_fails = 255762
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 965
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 302967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9274
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 302967
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:472136	W0_Idle:60843	W0_Scoreboard:90373	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74192 {8:9274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1261264 {136:9274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 237 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 33556 
mrq_lat_table:777 	173 	431 	124 	121 	82 	47 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29905 	10254 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1656 	2136 	4653 	25634 	6211 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3024 	4832 	1393 	40 	0 	0 	0 	0 	148 	299 	7547 	22789 	267 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       183         0         0      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:       183       510         0         0      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671         0 
dram[2]:       417      1138         0         0      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664         0 
dram[3]:      1372         0         0         0      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665         0 
dram[4]:       904         0         0         0      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571         0 
dram[5]:         0         0         0         0      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2263         0    none      none         109       108       111       112     16793     21800     18630     20253      3912      2644      8905     10246
dram[1]:          0         0    none      none         114       109       110       110     23895     17460     18713     18773      5105      2657      9198    none  
dram[2]:          0         0    none      none         107       107       117       111     17072     23044     19556     16669      2264      3603     10936    none  
dram[3]:          0    none      none      none         111       106       115       112     23649     17834     17634     17909      3054      4123      9694    none  
dram[4]:          0    none      none      none         108       106       110       111     18617     21917     17632     18769      4639      2571      8281    none  
dram[5]:     none      none      none      none         106       111       114       115     19953     22330     17410     18998      4833      3384      5620    none  
maximum mf latency per bank:
dram[0]:        216         0         0         0       241       247       287       272       348       385       592       534       483       558       310       340
dram[1]:          0         0         0         0       289       257       287       278       424       642       604       403       483       618       304         0
dram[2]:          0         0         0         0       227       240       254       279       365       645       664       512       519       626       311         0
dram[3]:          0         0         0         0       254       234       270       277       475       592       526       572       574       648       354         0
dram[4]:          0         0         0         0       232       232       219       281       470       583       540       580       592       631       306         0
dram[5]:          0         0         0         0       231       248       264       280       359       636       510       724       550       682       305         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24952 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.04571
n_activity=2631 dram_eff=0.4439
bk0: 2a 25538i bk1: 2a 25538i bk2: 0a 25548i bk3: 0a 25550i bk4: 20a 25348i bk5: 20a 25362i bk6: 60a 24981i bk7: 56a 24944i bk8: 4a 25532i bk9: 8a 25516i bk10: 64a 25356i bk11: 64a 25295i bk12: 64a 25262i bk13: 64a 25274i bk14: 4a 25535i bk15: 4a 25535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0747162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24955 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04556
n_activity=2596 dram_eff=0.4484
bk0: 2a 25538i bk1: 4a 25536i bk2: 0a 25552i bk3: 0a 25552i bk4: 20a 25342i bk5: 20a 25359i bk6: 60a 24976i bk7: 56a 24968i bk8: 4a 25532i bk9: 8a 25520i bk10: 64a 25359i bk11: 64a 25263i bk12: 64a 25241i bk13: 64a 25331i bk14: 4a 25534i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0578082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24943 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0465
n_activity=2675 dram_eff=0.4441
bk0: 4a 25534i bk1: 2a 25531i bk2: 0a 25549i bk3: 0a 25551i bk4: 20a 25353i bk5: 24a 25303i bk6: 60a 24929i bk7: 56a 24971i bk8: 8a 25521i bk9: 8a 25519i bk10: 64a 25338i bk11: 64a 25335i bk12: 64a 25275i bk13: 64a 25324i bk14: 4a 25533i bk15: 0a 25546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0569863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24946 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04634
n_activity=2642 dram_eff=0.4481
bk0: 4a 25535i bk1: 0a 25549i bk2: 0a 25550i bk3: 0a 25551i bk4: 20a 25353i bk5: 24a 25315i bk6: 60a 24932i bk7: 56a 24973i bk8: 8a 25505i bk9: 8a 25508i bk10: 64a 25335i bk11: 64a 25266i bk12: 64a 25387i bk13: 64a 25261i bk14: 4a 25533i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0821918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24946 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04634
n_activity=2597 dram_eff=0.4559
bk0: 4a 25536i bk1: 0a 25550i bk2: 0a 25550i bk3: 0a 25553i bk4: 20a 25330i bk5: 24a 25282i bk6: 60a 24991i bk7: 56a 24908i bk8: 8a 25516i bk9: 8a 25499i bk10: 64a 25319i bk11: 64a 25246i bk12: 64a 25242i bk13: 64a 25217i bk14: 4a 25533i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0994912
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24957 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04556
n_activity=2592 dram_eff=0.4491
bk0: 0a 25547i bk1: 0a 25548i bk2: 0a 25552i bk3: 0a 25552i bk4: 20a 25353i bk5: 24a 25303i bk6: 58a 24949i bk7: 56a 24918i bk8: 8a 25513i bk9: 8a 25516i bk10: 64a 25324i bk11: 64a 25300i bk12: 64a 25290i bk13: 64a 25306i bk14: 4a 25533i bk15: 0a 25546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0645793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3364, Miss = 109, Miss_rate = 0.032, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 3502, Miss = 109, Miss_rate = 0.031, Pending_hits = 38, Reservation_fails = 65
L2_cache_bank[2]: Access = 3490, Miss = 109, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[3]: Access = 3315, Miss = 108, Miss_rate = 0.033, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 3363, Miss = 112, Miss_rate = 0.033, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 3226, Miss = 109, Miss_rate = 0.034, Pending_hits = 46, Reservation_fails = 47
L2_cache_bank[6]: Access = 3292, Miss = 112, Miss_rate = 0.034, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[7]: Access = 3332, Miss = 108, Miss_rate = 0.032, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[8]: Access = 3431, Miss = 112, Miss_rate = 0.033, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 3302, Miss = 108, Miss_rate = 0.033, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 3485, Miss = 109, Miss_rate = 0.031, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 3311, Miss = 108, Miss_rate = 0.033, Pending_hits = 45, Reservation_fails = 40
L2_total_cache_accesses = 40413
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 510
L2_total_cache_reservation_fails = 152
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77835
icnt_total_pkts_simt_to_mem=134013
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.7902
	minimum = 6
	maximum = 487
Network latency average = 18.1785
	minimum = 6
	maximum = 468
Slowest packet = 3093
Flit latency average = 16.7459
	minimum = 6
	maximum = 464
Slowest flit = 8625
Fragmentation average = 0.00831726
	minimum = 0
	maximum = 370
Injected packet rate average = 0.117914
	minimum = 0.0991386 (at node 0)
	maximum = 0.13814 (at node 16)
Accepted packet rate average = 0.117914
	minimum = 0.0991386 (at node 0)
	maximum = 0.13814 (at node 16)
Injected flit rate average = 0.308508
	minimum = 0.228505 (at node 20)
	maximum = 0.382517 (at node 14)
Accepted flit rate average= 0.308508
	minimum = 0.155647 (at node 12)
	maximum = 0.443213 (at node 16)
Injected packet length average = 2.61638
Accepted packet length average = 2.61638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6421 (2 samples)
	minimum = 6 (2 samples)
	maximum = 280 (2 samples)
Network latency average = 13.6074 (2 samples)
	minimum = 6 (2 samples)
	maximum = 270.5 (2 samples)
Flit latency average = 12.159 (2 samples)
	minimum = 6 (2 samples)
	maximum = 266.5 (2 samples)
Fragmentation average = 0.00415863 (2 samples)
	minimum = 0 (2 samples)
	maximum = 185 (2 samples)
Injected packet rate average = 0.0611231 (2 samples)
	minimum = 0.0495693 (2 samples)
	maximum = 0.0944798 (2 samples)
Accepted packet rate average = 0.0611231 (2 samples)
	minimum = 0.0495693 (2 samples)
	maximum = 0.0944798 (2 samples)
Injected flit rate average = 0.160743 (2 samples)
	minimum = 0.114253 (2 samples)
	maximum = 0.310997 (2 samples)
Accepted flit rate average = 0.160743 (2 samples)
	minimum = 0.0778234 (2 samples)
	maximum = 0.254209 (2 samples)
Injected packet size average = 2.62983 (2 samples)
Accepted packet size average = 2.62983 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 216388 (inst/sec)
gpgpu_simulation_rate = 2097 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,33557)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,35,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 34057  inst.: 3539008 (ipc=153.6) sim_rate=208176 (inst/sec) elapsed = 0:0:00:17 / Sat Jul 28 12:47:58 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,17,0) tid=(7,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,34,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1524,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1525,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1529,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1530,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1552,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1553,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1558,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1559,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1576,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1577,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1614,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1614,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1615,33557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1615,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1627,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1628,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1645,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1646,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1649,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1650,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1657,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1658,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1671,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1671,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1672,33557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1672,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1680,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1681,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1689,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1690,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1690,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1691,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1696,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1697,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1700,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1701,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1701,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1702,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1712,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1713,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1723,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1724,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1724,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1725,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1726,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1727,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1727,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1728,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1730,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1731,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1732,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1733,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1734,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1735,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1744,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1745,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1750,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1751,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1756,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1757,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1759,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1760,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1761,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1762,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1764,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1765,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1765,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1765,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1766,33557)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1766,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1774,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1775,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1776,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1777,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1779,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1780,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1785,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1786,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1794,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1795,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1795,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1796,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1801,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1802,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1802,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1803,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1817,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1817,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1818,33557)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1818,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1828,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1829,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1838,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1838,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(1839,33557)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1839,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1841,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1842,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1844,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1845,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1846,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1847,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1849,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1850,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (1852,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(1853,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1859,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1859,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1860,33557)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1860,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1863,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1864,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1864,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1865,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1865,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1866,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1866,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1867,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1880,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1880,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1881,33557)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1881,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1881,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1882,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1883,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1884,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1884,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1885,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1888,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1889,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1894,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1895,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1897,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1898,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1898,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1899,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1900,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1901,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1902,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1903,33557)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,56,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1911,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1912,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1917,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1918,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1920,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1921,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1925,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1926,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1933,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1934,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1934,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1935,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1935,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1936,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1936,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1937,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1937,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1938,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1941,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1942,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1943,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1944,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1946,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1946,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1947,33557)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1947,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1953,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1954,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1955,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1956,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1960,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1960,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1961,33557)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(1961,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1965,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1966,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1971,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1972,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1977,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1978,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1979,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1980,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1982,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1983,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1984,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1985,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1995,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1996,33557)
GPGPU-Sim uArch: cycles simulated: 35557  inst.: 3836624 (ipc=187.2) sim_rate=213145 (inst/sec) elapsed = 0:0:00:18 / Sat Jul 28 12:47:59 2018
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2002,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(2003,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2007,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2008,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2009,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2011,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2011,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2014,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2022,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2023,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2026,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2027,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2029,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2033,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2057,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2066,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2069,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2089,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2095,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2097,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2101,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2115,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2127,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2135,33557), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,49,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2221,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2235,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2235,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2241,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2241,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2247,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2251,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2273,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2275,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2275,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2293,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2309,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2357,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2365,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2377,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2387,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2445,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2447,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2449,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2451,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2457,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2463,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2471,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2471,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2473,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2473,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2475,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2477,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2481,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2495,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2499,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2501,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2503,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2507,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2509,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2517,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2517,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2519,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2519,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2521,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2523,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2523,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2525,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2525,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2529,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2531,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2531,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2533,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2535,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2537,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2539,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2541,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2545,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2547,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2551,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2551,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2553,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2557,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2576,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2580,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2586,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2588,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2594,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2594,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2596,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2603,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2608,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2611,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2613,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2615,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2617,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2617,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2619,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2626,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2632,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2632,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2632,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2636,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2638,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2644,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2651,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2654,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2656,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2658,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2666,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2667,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2676,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2684,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2686,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2690,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2690,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2693,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2699,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2701,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2706,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2711,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2719,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2723,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2724,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2747,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 5.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2748
gpu_sim_insn = 440064
gpu_ipc =     160.1397
gpu_tot_sim_cycle = 36305
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     107.4858
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3799
gpu_stall_icnt2sh    = 26890
gpu_total_sim_rate=216792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79943
	L1I_total_cache_misses = 1685
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16950
	L1D_cache_core[1]: Access = 6627, Miss = 2965, Miss_rate = 0.447, Pending_hits = 74, Reservation_fails = 18629
	L1D_cache_core[2]: Access = 5344, Miss = 2557, Miss_rate = 0.478, Pending_hits = 66, Reservation_fails = 17678
	L1D_cache_core[3]: Access = 4996, Miss = 2535, Miss_rate = 0.507, Pending_hits = 84, Reservation_fails = 18077
	L1D_cache_core[4]: Access = 4990, Miss = 2514, Miss_rate = 0.504, Pending_hits = 97, Reservation_fails = 18624
	L1D_cache_core[5]: Access = 5580, Miss = 2710, Miss_rate = 0.486, Pending_hits = 106, Reservation_fails = 18750
	L1D_cache_core[6]: Access = 5766, Miss = 3020, Miss_rate = 0.524, Pending_hits = 114, Reservation_fails = 18674
	L1D_cache_core[7]: Access = 5410, Miss = 2852, Miss_rate = 0.527, Pending_hits = 116, Reservation_fails = 17478
	L1D_cache_core[8]: Access = 5616, Miss = 2849, Miss_rate = 0.507, Pending_hits = 135, Reservation_fails = 17435
	L1D_cache_core[9]: Access = 5476, Miss = 2775, Miss_rate = 0.507, Pending_hits = 96, Reservation_fails = 17977
	L1D_cache_core[10]: Access = 5466, Miss = 2670, Miss_rate = 0.488, Pending_hits = 82, Reservation_fails = 17387
	L1D_cache_core[11]: Access = 5562, Miss = 2694, Miss_rate = 0.484, Pending_hits = 116, Reservation_fails = 17429
	L1D_cache_core[12]: Access = 5820, Miss = 2549, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 17135
	L1D_cache_core[13]: Access = 5846, Miss = 2558, Miss_rate = 0.438, Pending_hits = 112, Reservation_fails = 16957
	L1D_cache_core[14]: Access = 6370, Miss = 2750, Miss_rate = 0.432, Pending_hits = 116, Reservation_fails = 17392
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40506
	L1D_total_cache_miss_rate = 0.4824
	L1D_total_cache_pending_hits = 1505
	L1D_total_cache_reservation_fails = 266572
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151393
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1685
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 315505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10432
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 315505
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:487373	W0_Idle:88608	W0_Scoreboard:112265	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83456 {8:10432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1418752 {136:10432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 238 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 36304 
mrq_lat_table:922 	202 	473 	149 	159 	128 	87 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31418 	11182 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2160 	2683 	5280 	26373 	6290 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3123 	5609 	1670 	45 	0 	0 	0 	0 	148 	299 	7547 	22789 	1563 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1        11         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       472       183      1013      1059      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:       183       510      1020      1066      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671         0 
dram[2]:       417      1138      1017      1081      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664         0 
dram[3]:      1372         0      1031      1085      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665         0 
dram[4]:       904      1034      1050      1089      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571         0 
dram[5]:         0       830      1047      1021      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577         0 
average row accesses per activate:
dram[0]:  3.000000  1.000000 30.000000 30.000000 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000 30.000000 30.000000 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000  1.000000 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan  1.500000 10.333333 28.000000 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 2128/92 = 23.130434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1        30        30        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2        30        30        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1        30        30        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0        30        30        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         1        30        30        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         3        31        28        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1678
min_bank_accesses = 0!
chip skew: 281/277 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        754         0      1633      1744       109       108       111       112     16793     21800     18630     20253      3912      2644      8905     10246
dram[1]:          0         0      1668      1837       114       109       110       110     23895     17460     18713     18773      5105      2657      9198    none  
dram[2]:          0         0      1617      1787       107       107       117       111     17072     23044     19556     16669      2264      3603     10936    none  
dram[3]:          0    none        1653      1757       111       106       115       112     23649     17834     17634     17909      3054      4123      9694    none  
dram[4]:          0       410      1689      1788       108       106       110       111     18617     21917     17632     18769      4639      2571      8281    none  
dram[5]:     none         810      1938      1856       106       111       114       115     19953     22330     17410     18998      4833      3384      5620    none  
maximum mf latency per bank:
dram[0]:        216         0       424       515       241       247       287       272       348       385       592       534       483       558       310       340
dram[1]:          0         0       450       493       289       257       287       278       424       642       604       403       483       618       304         0
dram[2]:          0         0       414       495       227       240       254       279       365       645       664       512       519       626       311         0
dram[3]:          0         0       467       500       254       234       270       277       475       592       526       572       574       648       354         0
dram[4]:          0       223       478       505       232       232       219       281       470       583       540       580       592       631       306         0
dram[5]:          0       247       553       458       231       248       264       280       359       636       510       724       550       682       305         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26916 n_act=17 n_pre=1 n_req=354 n_rd=560 n_write=148 bw_util=0.05123
n_activity=3053 dram_eff=0.4638
bk0: 6a 27616i bk1: 2a 27630i bk2: 60a 27477i bk3: 60a 27389i bk4: 20a 27439i bk5: 20a 27453i bk6: 60a 27072i bk7: 56a 27035i bk8: 4a 27623i bk9: 8a 27608i bk10: 64a 27448i bk11: 64a 27387i bk12: 64a 27354i bk13: 64a 27366i bk14: 4a 27627i bk15: 4a 27628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0891759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26925 n_act=15 n_pre=0 n_req=351 n_rd=554 n_write=148 bw_util=0.05079
n_activity=3002 dram_eff=0.4677
bk0: 2a 27631i bk1: 4a 27629i bk2: 60a 27480i bk3: 60a 27432i bk4: 20a 27433i bk5: 20a 27450i bk6: 60a 27067i bk7: 56a 27059i bk8: 4a 27623i bk9: 8a 27612i bk10: 64a 27451i bk11: 64a 27355i bk12: 64a 27333i bk13: 64a 27423i bk14: 4a 27626i bk15: 0a 27641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0835323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26913 n_act=15 n_pre=0 n_req=357 n_rd=562 n_write=152 bw_util=0.05166
n_activity=3076 dram_eff=0.4642
bk0: 4a 27628i bk1: 2a 27625i bk2: 60a 27480i bk3: 60a 27444i bk4: 20a 27443i bk5: 24a 27393i bk6: 60a 27019i bk7: 56a 27061i bk8: 8a 27611i bk9: 8a 27610i bk10: 64a 27429i bk11: 64a 27427i bk12: 64a 27367i bk13: 64a 27418i bk14: 4a 27627i bk15: 0a 27640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0803487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26916 n_act=14 n_pre=0 n_req=356 n_rd=560 n_write=152 bw_util=0.05152
n_activity=3048 dram_eff=0.4672
bk0: 4a 27629i bk1: 0a 27643i bk2: 60a 27484i bk3: 60a 27435i bk4: 20a 27443i bk5: 24a 27405i bk6: 60a 27022i bk7: 56a 27063i bk8: 8a 27595i bk9: 8a 27599i bk10: 64a 27427i bk11: 64a 27358i bk12: 64a 27479i bk13: 64a 27354i bk14: 4a 27627i bk15: 0a 27642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.108856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26913 n_act=15 n_pre=0 n_req=357 n_rd=562 n_write=152 bw_util=0.05166
n_activity=3014 dram_eff=0.4738
bk0: 4a 27630i bk1: 2a 27633i bk2: 60a 27478i bk3: 60a 27405i bk4: 20a 27420i bk5: 24a 27372i bk6: 60a 27081i bk7: 56a 26999i bk8: 8a 27608i bk9: 8a 27591i bk10: 64a 27411i bk11: 64a 27338i bk12: 64a 27334i bk13: 64a 27310i bk14: 4a 27626i bk15: 0a 27641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27642 n_nop=26916 n_act=17 n_pre=3 n_req=353 n_rd=558 n_write=148 bw_util=0.05108
n_activity=3016 dram_eff=0.4682
bk0: 0a 27643i bk1: 6a 27615i bk2: 62a 27452i bk3: 56a 27397i bk4: 20a 27440i bk5: 24a 27391i bk6: 58a 27038i bk7: 56a 27010i bk8: 8a 27605i bk9: 8a 27608i bk10: 64a 27416i bk11: 64a 27392i bk12: 64a 27382i bk13: 64a 27398i bk14: 4a 27626i bk15: 0a 27642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0808552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3598, Miss = 141, Miss_rate = 0.039, Pending_hits = 94, Reservation_fails = 93
L2_cache_bank[1]: Access = 3705, Miss = 139, Miss_rate = 0.038, Pending_hits = 90, Reservation_fails = 65
L2_cache_bank[2]: Access = 3694, Miss = 139, Miss_rate = 0.038, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[3]: Access = 3519, Miss = 138, Miss_rate = 0.039, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[4]: Access = 3562, Miss = 142, Miss_rate = 0.040, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[5]: Access = 3431, Miss = 139, Miss_rate = 0.041, Pending_hits = 99, Reservation_fails = 47
L2_cache_bank[6]: Access = 3495, Miss = 142, Miss_rate = 0.041, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[7]: Access = 3536, Miss = 138, Miss_rate = 0.039, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[8]: Access = 3632, Miss = 142, Miss_rate = 0.039, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 3506, Miss = 139, Miss_rate = 0.040, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[10]: Access = 3702, Miss = 140, Miss_rate = 0.038, Pending_hits = 86, Reservation_fails = 48
L2_cache_bank[11]: Access = 3532, Miss = 139, Miss_rate = 0.039, Pending_hits = 100, Reservation_fails = 105
L2_total_cache_accesses = 42912
L2_total_cache_misses = 1678
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 1128
L2_total_cache_reservation_fails = 358
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 270
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=85146
icnt_total_pkts_simt_to_mem=140040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.5914
	minimum = 6
	maximum = 102
Network latency average = 17.7679
	minimum = 6
	maximum = 85
Slowest packet = 80832
Flit latency average = 15.0472
	minimum = 6
	maximum = 81
Slowest flit = 218598
Fragmentation average = 0.0164066
	minimum = 0
	maximum = 61
Injected packet rate average = 0.0673621
	minimum = 0.0407569 (at node 1)
	maximum = 0.0851528 (at node 15)
Accepted packet rate average = 0.0673621
	minimum = 0.0407569 (at node 1)
	maximum = 0.0851528 (at node 15)
Injected flit rate average = 0.179767
	minimum = 0.0997089 (at node 1)
	maximum = 0.268559 (at node 15)
Accepted flit rate average= 0.179767
	minimum = 0.125182 (at node 1)
	maximum = 0.207787 (at node 10)
Injected packet length average = 2.66867
Accepted packet length average = 2.66867
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9585 (3 samples)
	minimum = 6 (3 samples)
	maximum = 220.667 (3 samples)
Network latency average = 14.9942 (3 samples)
	minimum = 6 (3 samples)
	maximum = 208.667 (3 samples)
Flit latency average = 13.1217 (3 samples)
	minimum = 6 (3 samples)
	maximum = 204.667 (3 samples)
Fragmentation average = 0.00824127 (3 samples)
	minimum = 0 (3 samples)
	maximum = 143.667 (3 samples)
Injected packet rate average = 0.0632028 (3 samples)
	minimum = 0.0466318 (3 samples)
	maximum = 0.0913708 (3 samples)
Accepted packet rate average = 0.0632028 (3 samples)
	minimum = 0.0466318 (3 samples)
	maximum = 0.0913708 (3 samples)
Injected flit rate average = 0.167085 (3 samples)
	minimum = 0.109405 (3 samples)
	maximum = 0.296851 (3 samples)
Accepted flit rate average = 0.167085 (3 samples)
	minimum = 0.0936096 (3 samples)
	maximum = 0.238735 (3 samples)
Injected packet size average = 2.64363 (3 samples)
Accepted packet size average = 2.64363 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 216792 (inst/sec)
gpgpu_simulation_rate = 2016 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,36305)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,36305)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,36305)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,36305)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,36305)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,36305)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 37805  inst.: 4030624 (ipc=85.6) sim_rate=212138 (inst/sec) elapsed = 0:0:00:19 / Sat Jul 28 12:48:00 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,0,0) tid=(292,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3030,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3432,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3435,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3506,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3554,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3583,36305), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 6.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3584
gpu_sim_insn = 334884
gpu_ipc =      93.4386
gpu_tot_sim_cycle = 39889
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     106.2237
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3799
gpu_stall_icnt2sh    = 30040
gpu_total_sim_rate=223008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86596
	L1I_total_cache_misses = 2182
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16950
	L1D_cache_core[1]: Access = 6627, Miss = 2965, Miss_rate = 0.447, Pending_hits = 74, Reservation_fails = 18629
	L1D_cache_core[2]: Access = 5344, Miss = 2557, Miss_rate = 0.478, Pending_hits = 66, Reservation_fails = 17678
	L1D_cache_core[3]: Access = 4996, Miss = 2535, Miss_rate = 0.507, Pending_hits = 84, Reservation_fails = 18077
	L1D_cache_core[4]: Access = 4990, Miss = 2514, Miss_rate = 0.504, Pending_hits = 97, Reservation_fails = 18624
	L1D_cache_core[5]: Access = 5580, Miss = 2710, Miss_rate = 0.486, Pending_hits = 106, Reservation_fails = 18750
	L1D_cache_core[6]: Access = 6096, Miss = 3117, Miss_rate = 0.511, Pending_hits = 122, Reservation_fails = 19103
	L1D_cache_core[7]: Access = 5742, Miss = 2950, Miss_rate = 0.514, Pending_hits = 125, Reservation_fails = 17944
	L1D_cache_core[8]: Access = 5946, Miss = 2946, Miss_rate = 0.495, Pending_hits = 145, Reservation_fails = 17881
	L1D_cache_core[9]: Access = 5806, Miss = 2872, Miss_rate = 0.495, Pending_hits = 106, Reservation_fails = 18470
	L1D_cache_core[10]: Access = 5798, Miss = 2768, Miss_rate = 0.477, Pending_hits = 91, Reservation_fails = 17800
	L1D_cache_core[11]: Access = 5768, Miss = 2755, Miss_rate = 0.478, Pending_hits = 122, Reservation_fails = 17653
	L1D_cache_core[12]: Access = 5820, Miss = 2549, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 17135
	L1D_cache_core[13]: Access = 5846, Miss = 2558, Miss_rate = 0.438, Pending_hits = 112, Reservation_fails = 16957
	L1D_cache_core[14]: Access = 6370, Miss = 2750, Miss_rate = 0.432, Pending_hits = 116, Reservation_fails = 17392
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41054
	L1D_total_cache_miss_rate = 0.4784
	L1D_total_cache_pending_hits = 1557
	L1D_total_cache_reservation_fails = 269043
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151393
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2182
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 319296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10800
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490341	W0_Idle:101340	W0_Scoreboard:125921	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86400 {8:10800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1468800 {136:10800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 239 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 39888 
mrq_lat_table:1123 	261 	556 	213 	256 	211 	181 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31636 	11506 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2453 	2862 	5392 	26373 	6290 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3153 	5700 	1835 	127 	0 	0 	0 	0 	148 	299 	7547 	22789 	1743 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         2        11         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1668      1981      1013      1059      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      1950      1669      1020      1066      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1712      1138      1017      1081      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664      2149 
dram[3]:      1372      2122      1031      1085      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665      2144 
dram[4]:      1279      1084      1050      1089      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571      2140 
dram[5]:      2170      1961      1047      1021      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577      2179 
average row accesses per activate:
dram[0]: 14.500000 11.500000 30.000000 30.000000 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 13.500000 12.000000 30.000000 30.000000 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 11.000000 11.500000 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 11.000000 22.000000 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 11.000000 11.500000 30.000000 30.000000 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 22.000000  6.750000 10.333333 28.000000 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 2854/110 = 25.945454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        15        30        30        10        10        30        28         2         4        32        32        32        32        32        32 
dram[1]:        19        16        30        30        10        10        30        28         2         4        32        32        32        32        32        30 
dram[2]:        16        15        30        30        10        12        30        28         4         4        32        32        32        32        32        32 
dram[3]:        16        14        30        30        10        12        30        28         4         4        32        32        32        32        32        32 
dram[4]:        16        15        30        30        10        12        30        28         4         4        32        32        32        32        32        32 
dram[5]:        14        19        31        28        10        12        29        28         4         4        32        32        32        32        32        32 
total reads: 2224
bank skew: 32/2 = 16.00
chip skew: 372/369 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        205       182      1633      1744       109       108       111       112     16793     21800     18630     20253      3912      2644       641       779
dram[1]:        158       175      1668      1837       114       109       110       110     23895     17460     18713     18773      5105      2657       684       254
dram[2]:        174       179      1617      1787       107       107       117       111     17072     23044     19556     16669      2264      3603       769       267
dram[3]:        160       187      1653      1757       111       106       115       112     23649     17834     17634     17909      3054      4123       682       309
dram[4]:        167       174      1689      1788       108       106       110       111     18617     21917     17632     18769      4639      2571       621       294
dram[5]:        186       229      1938      1856       106       111       114       115     19953     22330     17410     18998      4833      3384       517       255
maximum mf latency per bank:
dram[0]:        280       378       424       515       241       247       287       272       348       385       592       534       483       558       318       507
dram[1]:        346       346       450       493       289       257       287       278       424       642       604       403       483       618       426       448
dram[2]:        371       345       414       495       227       240       254       279       365       645       664       512       519       626       442       464
dram[3]:        362       431       467       500       254       234       270       277       475       592       526       572       574       648       425       573
dram[4]:        374       398       478       505       232       232       219       281       470       583       540       580       592       631       433       550
dram[5]:        389       320       553       458       231       248       264       280       359       636       510       724       550       682       445       486

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80043080, atomic=0 1 entries : 0x7f61164a1ef0 :  mf: uid=447690, sid06:w15, part=0, addr=0x80043080, load , size=128, unknown  status = IN_PARTITION_DRAM (39888), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29398 n_act=19 n_pre=3 n_req=476 n_rd=743 n_write=208 bw_util=0.06263
n_activity=3884 dram_eff=0.4897
bk0: 41a 30095i bk1: 30a 29994i bk2: 60a 30203i bk3: 60a 30117i bk4: 20a 30167i bk5: 20a 30181i bk6: 60a 29801i bk7: 56a 29764i bk8: 4a 30352i bk9: 8a 30337i bk10: 64a 30177i bk11: 64a 30116i bk12: 64a 30083i bk13: 64a 30095i bk14: 64a 30011i bk15: 64a 29911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.17734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29405 n_act=18 n_pre=2 n_req=473 n_rd=738 n_write=208 bw_util=0.0623
n_activity=3830 dram_eff=0.494
bk0: 38a 30066i bk1: 32a 30036i bk2: 60a 30206i bk3: 60a 30158i bk4: 20a 30160i bk5: 20a 30178i bk6: 60a 29795i bk7: 56a 29788i bk8: 4a 30352i bk9: 8a 30342i bk10: 64a 30181i bk11: 64a 30085i bk12: 64a 30063i bk13: 64a 30154i bk14: 64a 29986i bk15: 60a 30008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.150242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29397 n_act=18 n_pre=2 n_req=477 n_rd=742 n_write=212 bw_util=0.06282
n_activity=3883 dram_eff=0.4914
bk0: 32a 30115i bk1: 30a 30013i bk2: 60a 30206i bk3: 60a 30171i bk4: 20a 30171i bk5: 24a 30121i bk6: 60a 29747i bk7: 56a 29789i bk8: 8a 30340i bk9: 8a 30339i bk10: 64a 30158i bk11: 64a 30156i bk12: 64a 30097i bk13: 64a 30149i bk14: 64a 29964i bk15: 64a 29874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.165981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80034f80, atomic=0 1 entries : 0x7f611734dbd0 :  mf: uid=447689, sid06:w15, part=3, addr=0x80034f80, load , size=128, unknown  status = IN_PARTITION_DRAM (39884), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29401 n_act=17 n_pre=1 n_req=476 n_rd=740 n_write=212 bw_util=0.06269
n_activity=3879 dram_eff=0.4908
bk0: 32a 30166i bk1: 28a 30027i bk2: 60a 30210i bk3: 60a 30161i bk4: 20a 30170i bk5: 24a 30132i bk6: 60a 29749i bk7: 56a 29790i bk8: 8a 30323i bk9: 8a 30328i bk10: 64a 30157i bk11: 64a 30089i bk12: 64a 30211i bk13: 64a 30086i bk14: 64a 29961i bk15: 64a 29849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.196207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29397 n_act=18 n_pre=2 n_req=477 n_rd=742 n_write=212 bw_util=0.06282
n_activity=3820 dram_eff=0.4995
bk0: 32a 30135i bk1: 30a 30086i bk2: 60a 30204i bk3: 60a 30131i bk4: 20a 30147i bk5: 24a 30099i bk6: 60a 29808i bk7: 56a 29726i bk8: 8a 30336i bk9: 8a 30320i bk10: 64a 30141i bk11: 64a 30069i bk12: 64a 30066i bk13: 64a 30042i bk14: 64a 30010i bk15: 64a 29865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.222712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30371 n_nop=29395 n_act=21 n_pre=5 n_req=475 n_rd=742 n_write=208 bw_util=0.06256
n_activity=3857 dram_eff=0.4926
bk0: 28a 30074i bk1: 38a 30037i bk2: 62a 30177i bk3: 56a 30123i bk4: 20a 30167i bk5: 24a 30118i bk6: 58a 29766i bk7: 56a 29739i bk8: 8a 30334i bk9: 8a 30337i bk10: 64a 30145i bk11: 64a 30122i bk12: 64a 30112i bk13: 64a 30129i bk14: 64a 30057i bk15: 64a 29905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.166771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3658, Miss = 189, Miss_rate = 0.052, Pending_hits = 100, Reservation_fails = 182
L2_cache_bank[1]: Access = 3749, Miss = 183, Miss_rate = 0.049, Pending_hits = 90, Reservation_fails = 65
L2_cache_bank[2]: Access = 3754, Miss = 187, Miss_rate = 0.050, Pending_hits = 92, Reservation_fails = 30
L2_cache_bank[3]: Access = 3563, Miss = 182, Miss_rate = 0.051, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[4]: Access = 3606, Miss = 186, Miss_rate = 0.052, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[5]: Access = 3479, Miss = 185, Miss_rate = 0.053, Pending_hits = 99, Reservation_fails = 47
L2_cache_bank[6]: Access = 3539, Miss = 186, Miss_rate = 0.053, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[7]: Access = 3584, Miss = 184, Miss_rate = 0.051, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[8]: Access = 3676, Miss = 186, Miss_rate = 0.051, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 3552, Miss = 185, Miss_rate = 0.052, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[10]: Access = 3746, Miss = 184, Miss_rate = 0.049, Pending_hits = 86, Reservation_fails = 48
L2_cache_bank[11]: Access = 3590, Miss = 187, Miss_rate = 0.052, Pending_hits = 106, Reservation_fails = 216
L2_total_cache_accesses = 43496
L2_total_cache_misses = 2224
L2_total_cache_miss_rate = 0.0511
L2_total_cache_pending_hits = 1143
L2_total_cache_reservation_fails = 588
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.268
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=87346
icnt_total_pkts_simt_to_mem=141344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8836
	minimum = 6
	maximum = 110
Network latency average = 17.5043
	minimum = 6
	maximum = 87
Slowest packet = 86280
Flit latency average = 17.1347
	minimum = 6
	maximum = 83
Slowest flit = 226278
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0120701
	minimum = 0 (at node 0)
	maximum = 0.0290179 (at node 7)
Accepted packet rate average = 0.0120701
	minimum = 0 (at node 0)
	maximum = 0.0290179 (at node 7)
Injected flit rate average = 0.0362103
	minimum = 0 (at node 0)
	maximum = 0.0658482 (at node 15)
Accepted flit rate average= 0.0362103
	minimum = 0 (at node 0)
	maximum = 0.109375 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6898 (4 samples)
	minimum = 6 (4 samples)
	maximum = 193 (4 samples)
Network latency average = 15.6217 (4 samples)
	minimum = 6 (4 samples)
	maximum = 178.25 (4 samples)
Flit latency average = 14.1249 (4 samples)
	minimum = 6 (4 samples)
	maximum = 174.25 (4 samples)
Fragmentation average = 0.00618096 (4 samples)
	minimum = 0 (4 samples)
	maximum = 107.75 (4 samples)
Injected packet rate average = 0.0504196 (4 samples)
	minimum = 0.0349739 (4 samples)
	maximum = 0.0757826 (4 samples)
Accepted packet rate average = 0.0504196 (4 samples)
	minimum = 0.0349739 (4 samples)
	maximum = 0.0757826 (4 samples)
Injected flit rate average = 0.134366 (4 samples)
	minimum = 0.0820536 (4 samples)
	maximum = 0.2391 (4 samples)
Accepted flit rate average = 0.134366 (4 samples)
	minimum = 0.0702072 (4 samples)
	maximum = 0.206395 (4 samples)
Injected packet size average = 2.66496 (4 samples)
Accepted packet size average = 2.66496 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 223008 (inst/sec)
gpgpu_simulation_rate = 2099 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39889)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39889)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39889)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,0,0) tid=(503,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 42389  inst.: 4417092 (ipc=72.0) sim_rate=220854 (inst/sec) elapsed = 0:0:00:20 / Sat Jul 28 12:48:01 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5550,39889), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 46889  inst.: 4917604 (ipc=97.2) sim_rate=234171 (inst/sec) elapsed = 0:0:00:21 / Sat Jul 28 12:48:02 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7653,39889), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7667,39889), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 12.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7668
gpu_sim_insn = 692480
gpu_ipc =      90.3078
gpu_tot_sim_cycle = 47557
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     103.6574
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3799
gpu_stall_icnt2sh    = 30219
gpu_total_sim_rate=234744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101289
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0244
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16950
	L1D_cache_core[1]: Access = 6627, Miss = 2965, Miss_rate = 0.447, Pending_hits = 74, Reservation_fails = 18629
	L1D_cache_core[2]: Access = 5344, Miss = 2557, Miss_rate = 0.478, Pending_hits = 66, Reservation_fails = 17678
	L1D_cache_core[3]: Access = 4996, Miss = 2535, Miss_rate = 0.507, Pending_hits = 84, Reservation_fails = 18077
	L1D_cache_core[4]: Access = 4990, Miss = 2514, Miss_rate = 0.504, Pending_hits = 97, Reservation_fails = 18624
	L1D_cache_core[5]: Access = 5580, Miss = 2710, Miss_rate = 0.486, Pending_hits = 106, Reservation_fails = 18750
	L1D_cache_core[6]: Access = 6096, Miss = 3117, Miss_rate = 0.511, Pending_hits = 122, Reservation_fails = 19103
	L1D_cache_core[7]: Access = 5742, Miss = 2950, Miss_rate = 0.514, Pending_hits = 125, Reservation_fails = 17944
	L1D_cache_core[8]: Access = 5946, Miss = 2946, Miss_rate = 0.495, Pending_hits = 145, Reservation_fails = 17881
	L1D_cache_core[9]: Access = 5806, Miss = 2872, Miss_rate = 0.495, Pending_hits = 106, Reservation_fails = 18470
	L1D_cache_core[10]: Access = 5798, Miss = 2768, Miss_rate = 0.477, Pending_hits = 91, Reservation_fails = 17800
	L1D_cache_core[11]: Access = 5768, Miss = 2755, Miss_rate = 0.478, Pending_hits = 122, Reservation_fails = 17653
	L1D_cache_core[12]: Access = 7124, Miss = 2985, Miss_rate = 0.419, Pending_hits = 119, Reservation_fails = 17135
	L1D_cache_core[13]: Access = 7150, Miss = 2994, Miss_rate = 0.419, Pending_hits = 116, Reservation_fails = 16957
	L1D_cache_core[14]: Access = 7022, Miss = 2968, Miss_rate = 0.423, Pending_hits = 118, Reservation_fails = 17392
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42144
	L1D_total_cache_miss_rate = 0.4731
	L1D_total_cache_pending_hits = 1567
	L1D_total_cache_reservation_fails = 269043
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151393
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 320556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10890
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490873	W0_Idle:106393	W0_Scoreboard:136106	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87120 {8:10890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1481040 {136:10890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 238 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 47556 
mrq_lat_table:1714 	394 	1020 	420 	563 	500 	278 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32556 	11676 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3275 	3151 	5392 	26373 	6290 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3180 	5716 	1858 	151 	0 	0 	0 	0 	148 	299 	7547 	22789 	2743 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1        30        30        20        20        58        54         0         0         0         0         0         0         0         0 
dram[1]:         3         2        30        30        20        20        58        54         0         0         0         0         0         0         0         0 
dram[2]:         2         1        30        30        20        24        58        54         0         0         0         0         0         0         0         0 
dram[3]:         2         0        30        30        20        24        58        54         0         0         0         0         0         0         0         0 
dram[4]:         2         1        30        30        20        24        58        54         0         0         0         0         0         0         0         0 
dram[5]:         0         2        19        28        20        24        55        54         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1668      1981      1013      2009      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      1950      1669      1020      1066      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1712      1138      1227      1081      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664      2149 
dram[3]:      1372      2122      1399      1085      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665      2144 
dram[4]:      1279      1084      1565      1089      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571      2140 
dram[5]:      2170      1961      1502      1021      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577      2179 
average row accesses per activate:
dram[0]: 30.500000 29.500000 47.000000 47.000000 42.000000 42.000000 35.000000 33.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 29.500000 30.000000 47.000000 47.000000 42.000000 42.000000 35.000000 32.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 29.000000 29.500000 47.000000 47.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 29.000000 58.000000 47.000000 47.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 29.000000 29.500000 47.000000 47.000000 42.000000 44.000000 35.000000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 58.000000 15.750000 23.750000 46.000000 42.000000 44.000000 33.500000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 4944/146 = 33.863014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        33        62        62        42        42        40        38         2         4        32        32        32        32        32        32 
dram[1]:        35        34        62        62        42        42        40        36         2         4        32        32        32        32        32        30 
dram[2]:        34        33        62        62        42        44        40        36         4         4        32        32        32        32        32        32 
dram[3]:        34        32        62        62        42        44        40        36         4         4        32        32        32        32        32        32 
dram[4]:        34        33        62        62        42        44        40        36         4         4        32        32        32        32        32        32 
dram[5]:        32        37        63        60        42        44        39        36         4         4        32        32        32        32        32        32 
total reads: 3314
bank skew: 63/2 = 31.50
chip skew: 554/549 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        153       138       597       635       111       112       129       129     16793     21800     18630     20253      3912      2644       641       779
dram[1]:        131       137       610       665       116       111       127       128     23895     17460     18713     18773      5105      2657       684       254
dram[2]:        134       137       593       647       113       113       131       125     17072     23044     19556     16669      2264      3603       769       267
dram[3]:        129       137       603       639       116       110       134       127     23649     17834     17634     17909      3054      4123       682       309
dram[4]:        131       134       615       646       112       111       123       131     18617     21917     17632     18769      4639      2571       621       294
dram[5]:        139       159       710       646       109       114       131       130     19953     22330     17410     18998      4833      3384       517       255
maximum mf latency per bank:
dram[0]:        280       378       424       515       266       269       345       285       348       385       592       534       483       558       318       507
dram[1]:        346       346       450       493       318       325       304       348       424       642       604       403       483       618       426       448
dram[2]:        371       345       414       495       322       367       309       299       365       645       664       512       519       626       442       464
dram[3]:        362       431       467       500       313       293       342       341       475       592       526       572       574       648       425       573
dram[4]:        374       398       478       505       289       295       256       344       470       583       540       580       592       631       433       550
dram[5]:        389       320       553       458       296       323       311       280       359       636       510       724       550       682       445       486

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34527 n_act=25 n_pre=9 n_req=824 n_rd=1108 n_write=540 bw_util=0.09103
n_activity=7096 dram_eff=0.4645
bk0: 74a 35561i bk1: 66a 35310i bk2: 124a 35028i bk3: 124a 35004i bk4: 84a 35092i bk5: 84a 35057i bk6: 80a 35534i bk7: 76a 35433i bk8: 4a 36185i bk9: 8a 36172i bk10: 64a 36014i bk11: 64a 35953i bk12: 64a 35921i bk13: 64a 35934i bk14: 64a 35851i bk15: 64a 35751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.25038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34539 n_act=24 n_pre=8 n_req=819 n_rd=1098 n_write=540 bw_util=0.09047
n_activity=7027 dram_eff=0.4662
bk0: 70a 35497i bk1: 68a 35392i bk2: 124a 34989i bk3: 124a 34984i bk4: 84a 35064i bk5: 84a 35096i bk6: 80a 35517i bk7: 72a 35490i bk8: 4a 36186i bk9: 8a 36176i bk10: 64a 36016i bk11: 64a 35921i bk12: 64a 35901i bk13: 64a 35992i bk14: 64a 35824i bk15: 60a 35848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.242647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34523 n_act=24 n_pre=8 n_req=827 n_rd=1106 n_write=548 bw_util=0.09136
n_activity=7088 dram_eff=0.4667
bk0: 68a 35468i bk1: 66a 35336i bk2: 124a 34990i bk3: 124a 35045i bk4: 84a 35103i bk5: 88a 34948i bk6: 80a 35477i bk7: 72a 35517i bk8: 8a 36174i bk9: 8a 36173i bk10: 64a 35994i bk11: 64a 35993i bk12: 64a 35934i bk13: 64a 35986i bk14: 64a 35803i bk15: 64a 35713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.253804
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7f6117847d60 :  mf: uid=467051, sid12:w15, part=3, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (47555), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34528 n_act=23 n_pre=7 n_req=826 n_rd=1103 n_write=548 bw_util=0.09119
n_activity=7114 dram_eff=0.4642
bk0: 68a 35485i bk1: 64a 35403i bk2: 124a 35107i bk3: 123a 34949i bk4: 84a 35103i bk5: 88a 35029i bk6: 80a 35474i bk7: 72a 35484i bk8: 8a 36156i bk9: 8a 36161i bk10: 64a 35990i bk11: 64a 35924i bk12: 64a 36048i bk13: 64a 35924i bk14: 64a 35800i bk15: 64a 35690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.279157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34527 n_act=24 n_pre=8 n_req=825 n_rd=1106 n_write=544 bw_util=0.09114
n_activity=7082 dram_eff=0.466
bk0: 68a 35483i bk1: 66a 35480i bk2: 124a 35108i bk3: 124a 34994i bk4: 84a 35138i bk5: 88a 34912i bk6: 80a 35536i bk7: 72a 35487i bk8: 8a 36171i bk9: 8a 36155i bk10: 64a 35977i bk11: 64a 35905i bk12: 64a 35903i bk13: 64a 35879i bk14: 64a 35847i bk15: 64a 35703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.282637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36209 n_nop=34525 n_act=27 n_pre=11 n_req=823 n_rd=1106 n_write=540 bw_util=0.09092
n_activity=7052 dram_eff=0.4668
bk0: 64a 35361i bk1: 74a 35433i bk2: 126a 34954i bk3: 120a 34893i bk4: 84a 35160i bk5: 88a 34939i bk6: 78a 35461i bk7: 72a 35509i bk8: 8a 36168i bk9: 8a 36172i bk10: 64a 35980i bk11: 64a 35960i bk12: 64a 35950i bk13: 64a 35967i bk14: 64a 35895i bk15: 64a 35744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.253528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3748, Miss = 279, Miss_rate = 0.074, Pending_hits = 100, Reservation_fails = 182
L2_cache_bank[1]: Access = 3841, Miss = 275, Miss_rate = 0.072, Pending_hits = 90, Reservation_fails = 65
L2_cache_bank[2]: Access = 3847, Miss = 277, Miss_rate = 0.072, Pending_hits = 92, Reservation_fails = 30
L2_cache_bank[3]: Access = 3653, Miss = 272, Miss_rate = 0.074, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[4]: Access = 3704, Miss = 278, Miss_rate = 0.075, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[5]: Access = 3569, Miss = 275, Miss_rate = 0.077, Pending_hits = 99, Reservation_fails = 47
L2_cache_bank[6]: Access = 3637, Miss = 278, Miss_rate = 0.076, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[7]: Access = 3674, Miss = 274, Miss_rate = 0.075, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[8]: Access = 3774, Miss = 278, Miss_rate = 0.074, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 3642, Miss = 275, Miss_rate = 0.076, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[10]: Access = 3838, Miss = 276, Miss_rate = 0.072, Pending_hits = 86, Reservation_fails = 48
L2_cache_bank[11]: Access = 3680, Miss = 277, Miss_rate = 0.075, Pending_hits = 106, Reservation_fails = 216
L2_total_cache_accesses = 44607
L2_total_cache_misses = 3314
L2_total_cache_miss_rate = 0.0743
L2_total_cache_pending_hits = 1143
L2_total_cache_reservation_fails = 588
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.225
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=88901
icnt_total_pkts_simt_to_mem=146455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2106
	minimum = 6
	maximum = 108
Network latency average = 9.65887
	minimum = 6
	maximum = 108
Slowest packet = 87155
Flit latency average = 8.15452
	minimum = 6
	maximum = 104
Slowest flit = 229141
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107324
	minimum = 0 (at node 0)
	maximum = 0.0577726 (at node 12)
Accepted packet rate average = 0.0107324
	minimum = 0 (at node 0)
	maximum = 0.0577726 (at node 12)
Injected flit rate average = 0.0321973
	minimum = 0 (at node 0)
	maximum = 0.266432 (at node 12)
Accepted flit rate average= 0.0321973
	minimum = 0 (at node 0)
	maximum = 0.0802034 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.594 (5 samples)
	minimum = 6 (5 samples)
	maximum = 176 (5 samples)
Network latency average = 14.4292 (5 samples)
	minimum = 6 (5 samples)
	maximum = 164.2 (5 samples)
Flit latency average = 12.9309 (5 samples)
	minimum = 6 (5 samples)
	maximum = 160.2 (5 samples)
Fragmentation average = 0.00494476 (5 samples)
	minimum = 0 (5 samples)
	maximum = 86.2 (5 samples)
Injected packet rate average = 0.0424822 (5 samples)
	minimum = 0.0279791 (5 samples)
	maximum = 0.0721806 (5 samples)
Accepted packet rate average = 0.0424822 (5 samples)
	minimum = 0.0279791 (5 samples)
	maximum = 0.0721806 (5 samples)
Injected flit rate average = 0.113932 (5 samples)
	minimum = 0.0656428 (5 samples)
	maximum = 0.244567 (5 samples)
Accepted flit rate average = 0.113932 (5 samples)
	minimum = 0.0561658 (5 samples)
	maximum = 0.181157 (5 samples)
Injected packet size average = 2.68189 (5 samples)
Accepted packet size average = 2.68189 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 234744 (inst/sec)
gpgpu_simulation_rate = 2264 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,47557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,47557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,47557)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,47557)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,47557)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 49057  inst.: 5143212 (ipc=142.4) sim_rate=233782 (inst/sec) elapsed = 0:0:00:22 / Sat Jul 28 12:48:03 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 51057  inst.: 5332516 (ipc=115.1) sim_rate=231848 (inst/sec) elapsed = 0:0:00:23 / Sat Jul 28 12:48:04 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 53057  inst.: 5515620 (ipc=106.5) sim_rate=229817 (inst/sec) elapsed = 0:0:00:24 / Sat Jul 28 12:48:05 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 55057  inst.: 5699004 (ipc=102.6) sim_rate=227960 (inst/sec) elapsed = 0:0:00:25 / Sat Jul 28 12:48:06 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 56557  inst.: 5834564 (ipc=100.5) sim_rate=224406 (inst/sec) elapsed = 0:0:00:26 / Sat Jul 28 12:48:07 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 58557  inst.: 6022588 (ipc=99.4) sim_rate=223058 (inst/sec) elapsed = 0:0:00:27 / Sat Jul 28 12:48:08 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 60557  inst.: 6206092 (ipc=98.2) sim_rate=221646 (inst/sec) elapsed = 0:0:00:28 / Sat Jul 28 12:48:09 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 62557  inst.: 6386964 (ipc=97.2) sim_rate=220240 (inst/sec) elapsed = 0:0:00:29 / Sat Jul 28 12:48:10 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 64557  inst.: 6571100 (ipc=96.6) sim_rate=219036 (inst/sec) elapsed = 0:0:00:30 / Sat Jul 28 12:48:11 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66557  inst.: 6756524 (ipc=96.2) sim_rate=217952 (inst/sec) elapsed = 0:0:00:31 / Sat Jul 28 12:48:12 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 68057  inst.: 6887372 (ipc=95.5) sim_rate=215230 (inst/sec) elapsed = 0:0:00:32 / Sat Jul 28 12:48:13 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 70057  inst.: 7074348 (ipc=95.3) sim_rate=214374 (inst/sec) elapsed = 0:0:00:33 / Sat Jul 28 12:48:14 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 72057  inst.: 7260820 (ipc=95.2) sim_rate=213553 (inst/sec) elapsed = 0:0:00:34 / Sat Jul 28 12:48:15 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 73557  inst.: 7398900 (ipc=95.0) sim_rate=211397 (inst/sec) elapsed = 0:0:00:35 / Sat Jul 28 12:48:16 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 75557  inst.: 7581380 (ipc=94.7) sim_rate=210593 (inst/sec) elapsed = 0:0:00:36 / Sat Jul 28 12:48:17 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 77557  inst.: 7768812 (ipc=94.6) sim_rate=209967 (inst/sec) elapsed = 0:0:00:37 / Sat Jul 28 12:48:18 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 79557  inst.: 7952044 (ipc=94.5) sim_rate=209264 (inst/sec) elapsed = 0:0:00:38 / Sat Jul 28 12:48:19 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 81557  inst.: 8134684 (ipc=94.3) sim_rate=208581 (inst/sec) elapsed = 0:0:00:39 / Sat Jul 28 12:48:20 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 83057  inst.: 8269148 (ipc=94.1) sim_rate=206728 (inst/sec) elapsed = 0:0:00:40 / Sat Jul 28 12:48:21 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 85057  inst.: 8449572 (ipc=93.9) sim_rate=206087 (inst/sec) elapsed = 0:0:00:41 / Sat Jul 28 12:48:22 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 87057  inst.: 8636148 (ipc=93.8) sim_rate=205622 (inst/sec) elapsed = 0:0:00:42 / Sat Jul 28 12:48:23 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 88557  inst.: 8775972 (ipc=93.8) sim_rate=204092 (inst/sec) elapsed = 0:0:00:43 / Sat Jul 28 12:48:24 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 90557  inst.: 8959316 (ipc=93.7) sim_rate=203620 (inst/sec) elapsed = 0:0:00:44 / Sat Jul 28 12:48:25 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 92557  inst.: 9141068 (ipc=93.6) sim_rate=203134 (inst/sec) elapsed = 0:0:00:45 / Sat Jul 28 12:48:26 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 94057  inst.: 9278084 (ipc=93.5) sim_rate=201697 (inst/sec) elapsed = 0:0:00:46 / Sat Jul 28 12:48:27 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 96057  inst.: 9468468 (ipc=93.6) sim_rate=201456 (inst/sec) elapsed = 0:0:00:47 / Sat Jul 28 12:48:28 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 98057  inst.: 9651892 (ipc=93.5) sim_rate=201081 (inst/sec) elapsed = 0:0:00:48 / Sat Jul 28 12:48:29 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 100057  inst.: 9837116 (ipc=93.5) sim_rate=200757 (inst/sec) elapsed = 0:0:00:49 / Sat Jul 28 12:48:30 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 102057  inst.: 10025668 (ipc=93.5) sim_rate=200513 (inst/sec) elapsed = 0:0:00:50 / Sat Jul 28 12:48:31 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 104057  inst.: 10205004 (ipc=93.4) sim_rate=200098 (inst/sec) elapsed = 0:0:00:51 / Sat Jul 28 12:48:32 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 105557  inst.: 10354164 (ipc=93.5) sim_rate=199118 (inst/sec) elapsed = 0:0:00:52 / Sat Jul 28 12:48:33 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 107057  inst.: 10489340 (ipc=93.4) sim_rate=197912 (inst/sec) elapsed = 0:0:00:53 / Sat Jul 28 12:48:34 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 109057  inst.: 10677020 (ipc=93.5) sim_rate=197722 (inst/sec) elapsed = 0:0:00:54 / Sat Jul 28 12:48:35 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 111057  inst.: 10862428 (ipc=93.4) sim_rate=197498 (inst/sec) elapsed = 0:0:00:55 / Sat Jul 28 12:48:36 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 113057  inst.: 11048540 (ipc=93.4) sim_rate=197295 (inst/sec) elapsed = 0:0:00:56 / Sat Jul 28 12:48:37 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 115057  inst.: 11233284 (ipc=93.4) sim_rate=197075 (inst/sec) elapsed = 0:0:00:57 / Sat Jul 28 12:48:38 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 117057  inst.: 11418436 (ipc=93.4) sim_rate=196869 (inst/sec) elapsed = 0:0:00:58 / Sat Jul 28 12:48:39 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 119057  inst.: 11600716 (ipc=93.3) sim_rate=196622 (inst/sec) elapsed = 0:0:00:59 / Sat Jul 28 12:48:40 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 121057  inst.: 11785668 (ipc=93.3) sim_rate=196427 (inst/sec) elapsed = 0:0:01:00 / Sat Jul 28 12:48:41 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 123057  inst.: 11967244 (ipc=93.2) sim_rate=196184 (inst/sec) elapsed = 0:0:01:01 / Sat Jul 28 12:48:42 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 125057  inst.: 12157196 (ipc=93.3) sim_rate=196083 (inst/sec) elapsed = 0:0:01:02 / Sat Jul 28 12:48:43 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 127057  inst.: 12338780 (ipc=93.2) sim_rate=195853 (inst/sec) elapsed = 0:0:01:03 / Sat Jul 28 12:48:44 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 128557  inst.: 12476644 (ipc=93.2) sim_rate=194947 (inst/sec) elapsed = 0:0:01:04 / Sat Jul 28 12:48:45 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 130557  inst.: 12662724 (ipc=93.2) sim_rate=194811 (inst/sec) elapsed = 0:0:01:05 / Sat Jul 28 12:48:46 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 132557  inst.: 12850580 (ipc=93.2) sim_rate=194705 (inst/sec) elapsed = 0:0:01:06 / Sat Jul 28 12:48:47 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 134557  inst.: 13031540 (ipc=93.1) sim_rate=194500 (inst/sec) elapsed = 0:0:01:07 / Sat Jul 28 12:48:48 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 136557  inst.: 13216388 (ipc=93.1) sim_rate=194358 (inst/sec) elapsed = 0:0:01:08 / Sat Jul 28 12:48:49 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 138557  inst.: 13397772 (ipc=93.1) sim_rate=194170 (inst/sec) elapsed = 0:0:01:09 / Sat Jul 28 12:48:50 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 140557  inst.: 13588804 (ipc=93.1) sim_rate=194125 (inst/sec) elapsed = 0:0:01:10 / Sat Jul 28 12:48:51 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 142557  inst.: 13768900 (ipc=93.0) sim_rate=193928 (inst/sec) elapsed = 0:0:01:11 / Sat Jul 28 12:48:52 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 144557  inst.: 13958620 (ipc=93.1) sim_rate=193869 (inst/sec) elapsed = 0:0:01:12 / Sat Jul 28 12:48:53 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 146057  inst.: 14104172 (ipc=93.1) sim_rate=193207 (inst/sec) elapsed = 0:0:01:13 / Sat Jul 28 12:48:54 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 148057  inst.: 14285252 (ipc=93.1) sim_rate=193043 (inst/sec) elapsed = 0:0:01:14 / Sat Jul 28 12:48:55 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 150057  inst.: 14475164 (ipc=93.1) sim_rate=193002 (inst/sec) elapsed = 0:0:01:15 / Sat Jul 28 12:48:56 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 152057  inst.: 14663604 (ipc=93.1) sim_rate=192942 (inst/sec) elapsed = 0:0:01:16 / Sat Jul 28 12:48:57 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 154057  inst.: 14846388 (ipc=93.1) sim_rate=192810 (inst/sec) elapsed = 0:0:01:17 / Sat Jul 28 12:48:58 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 156057  inst.: 15030956 (ipc=93.1) sim_rate=192704 (inst/sec) elapsed = 0:0:01:18 / Sat Jul 28 12:48:59 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 158057  inst.: 15212300 (ipc=93.1) sim_rate=192560 (inst/sec) elapsed = 0:0:01:19 / Sat Jul 28 12:49:00 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 160057  inst.: 15396196 (ipc=93.0) sim_rate=192452 (inst/sec) elapsed = 0:0:01:20 / Sat Jul 28 12:49:01 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 162057  inst.: 15574988 (ipc=93.0) sim_rate=192283 (inst/sec) elapsed = 0:0:01:21 / Sat Jul 28 12:49:02 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 164057  inst.: 15763540 (ipc=93.0) sim_rate=192238 (inst/sec) elapsed = 0:0:01:22 / Sat Jul 28 12:49:03 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166057  inst.: 15945348 (ipc=93.0) sim_rate=192112 (inst/sec) elapsed = 0:0:01:23 / Sat Jul 28 12:49:04 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 168057  inst.: 16129236 (ipc=92.9) sim_rate=192014 (inst/sec) elapsed = 0:0:01:24 / Sat Jul 28 12:49:05 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 169557  inst.: 16267276 (ipc=92.9) sim_rate=191379 (inst/sec) elapsed = 0:0:01:25 / Sat Jul 28 12:49:06 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 171557  inst.: 16452564 (ipc=92.9) sim_rate=191308 (inst/sec) elapsed = 0:0:01:26 / Sat Jul 28 12:49:07 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 173557  inst.: 16637012 (ipc=92.9) sim_rate=191230 (inst/sec) elapsed = 0:0:01:27 / Sat Jul 28 12:49:08 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 175557  inst.: 16821172 (ipc=92.9) sim_rate=191149 (inst/sec) elapsed = 0:0:01:28 / Sat Jul 28 12:49:09 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 177557  inst.: 17004340 (ipc=92.9) sim_rate=191060 (inst/sec) elapsed = 0:0:01:29 / Sat Jul 28 12:49:10 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 179557  inst.: 17193404 (ipc=92.9) sim_rate=191037 (inst/sec) elapsed = 0:0:01:30 / Sat Jul 28 12:49:11 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 181557  inst.: 17376076 (ipc=92.9) sim_rate=190945 (inst/sec) elapsed = 0:0:01:31 / Sat Jul 28 12:49:12 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 183557  inst.: 17559348 (ipc=92.9) sim_rate=190862 (inst/sec) elapsed = 0:0:01:32 / Sat Jul 28 12:49:13 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 185057  inst.: 17700628 (ipc=92.9) sim_rate=190329 (inst/sec) elapsed = 0:0:01:33 / Sat Jul 28 12:49:14 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 187057  inst.: 17887852 (ipc=92.9) sim_rate=190296 (inst/sec) elapsed = 0:0:01:34 / Sat Jul 28 12:49:15 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 189057  inst.: 18073292 (ipc=92.9) sim_rate=190245 (inst/sec) elapsed = 0:0:01:35 / Sat Jul 28 12:49:16 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 191057  inst.: 18255764 (ipc=92.9) sim_rate=190164 (inst/sec) elapsed = 0:0:01:36 / Sat Jul 28 12:49:17 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 193057  inst.: 18440212 (ipc=92.9) sim_rate=190105 (inst/sec) elapsed = 0:0:01:37 / Sat Jul 28 12:49:18 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 195057  inst.: 18624084 (ipc=92.8) sim_rate=190041 (inst/sec) elapsed = 0:0:01:38 / Sat Jul 28 12:49:19 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 197057  inst.: 18813796 (ipc=92.9) sim_rate=190038 (inst/sec) elapsed = 0:0:01:39 / Sat Jul 28 12:49:20 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (149580,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (149617,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (149636,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (149636,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (149741,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (149768,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (149779,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (149816,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (149838,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (149850,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (149854,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (149949,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (150014,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (150034,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (150170,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150248,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (150273,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150331,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (151121,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (151170,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (151195,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (151275,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (151320,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (151484,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (151521,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (151534,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (151994,47557), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 199557  inst.: 18974324 (ipc=92.4) sim_rate=189743 (inst/sec) elapsed = 0:0:01:40 / Sat Jul 28 12:49:21 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (152184,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (152230,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (153270,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (153309,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (153341,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (153362,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154393,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154397,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154426,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154465,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (155997,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (156062,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (156084,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 204057  inst.: 19141636 (ipc=90.8) sim_rate=189521 (inst/sec) elapsed = 0:0:01:41 / Sat Jul 28 12:49:22 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 210557  inst.: 19312908 (ipc=88.2) sim_rate=189342 (inst/sec) elapsed = 0:0:01:42 / Sat Jul 28 12:49:23 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (167821,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (168016,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (168063,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (168078,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168709,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (168730,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168766,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (168790,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (169201,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (169252,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (169459,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (169471,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 217057  inst.: 19463580 (ipc=85.7) sim_rate=188966 (inst/sec) elapsed = 0:0:01:43 / Sat Jul 28 12:49:24 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (171731,47557), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (171782,47557), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (171803,47557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (171839,47557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 171840
gpu_sim_insn = 14548864
gpu_ipc =      84.6652
gpu_tot_sim_cycle = 219397
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.7820
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8479
gpu_stall_icnt2sh    = 39351
gpu_total_sim_rate=189111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383865
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44880, Miss = 22892, Miss_rate = 0.510, Pending_hits = 3212, Reservation_fails = 67080
	L1D_cache_core[1]: Access = 46415, Miss = 23358, Miss_rate = 0.503, Pending_hits = 3222, Reservation_fails = 69180
	L1D_cache_core[2]: Access = 45132, Miss = 22945, Miss_rate = 0.508, Pending_hits = 3235, Reservation_fails = 65885
	L1D_cache_core[3]: Access = 44097, Miss = 22418, Miss_rate = 0.508, Pending_hits = 3673, Reservation_fails = 63070
	L1D_cache_core[4]: Access = 44089, Miss = 22883, Miss_rate = 0.519, Pending_hits = 3622, Reservation_fails = 69738
	L1D_cache_core[5]: Access = 44182, Miss = 22490, Miss_rate = 0.509, Pending_hits = 3641, Reservation_fails = 70644
	L1D_cache_core[6]: Access = 44694, Miss = 23077, Miss_rate = 0.516, Pending_hits = 3522, Reservation_fails = 63681
	L1D_cache_core[7]: Access = 45530, Miss = 23363, Miss_rate = 0.513, Pending_hits = 3593, Reservation_fails = 62048
	L1D_cache_core[8]: Access = 45734, Miss = 23366, Miss_rate = 0.511, Pending_hits = 3277, Reservation_fails = 68293
	L1D_cache_core[9]: Access = 45594, Miss = 23292, Miss_rate = 0.511, Pending_hits = 3248, Reservation_fails = 68046
	L1D_cache_core[10]: Access = 44398, Miss = 22178, Miss_rate = 0.500, Pending_hits = 3677, Reservation_fails = 62145
	L1D_cache_core[11]: Access = 34170, Miss = 16915, Miss_rate = 0.495, Pending_hits = 2742, Reservation_fails = 44042
	L1D_cache_core[12]: Access = 36027, Miss = 17661, Miss_rate = 0.490, Pending_hits = 2739, Reservation_fails = 43975
	L1D_cache_core[13]: Access = 36554, Miss = 18150, Miss_rate = 0.497, Pending_hits = 2733, Reservation_fails = 34731
	L1D_cache_core[14]: Access = 37113, Miss = 18693, Miss_rate = 0.504, Pending_hits = 2769, Reservation_fails = 50525
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323681
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 48905
	L1D_total_cache_reservation_fails = 903083
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245969
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5161, 5161, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1336012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32928
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1336012
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1841354	W0_Idle:112998	W0_Scoreboard:2963946	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263424 {8:32928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4478208 {136:32928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 219396 
mrq_lat_table:3238 	683 	1038 	433 	576 	522 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310394 	15817 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15685 	33726 	101832 	167746 	7498 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16051 	14103 	2633 	156 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	122877 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	419 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1668      1981     38910     40051    111473    114282      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2619      1669     39230     41406    111757    114698      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1712      1138     39339     41833    112589    115000      2211      2241      1137      1225      1144      1235      1206      1290      4664      2149 
dram[3]:      1372      2122     39619     42202    112990    115312      2216      2242      1151      1186      1140      1181      1425      1206      5665      2144 
dram[4]:      1279      1084     39740     43018    113468    115560      3405      2249      1154      1201      1171      1169      1253      1197      6571      2140 
dram[5]:      2170      1961     39918     43229    113744    116086      2227      2253      1143      1196      1169      1168      1252      1147      7577      2179 
average row accesses per activate:
dram[0]: 31.000000 30.333334 42.000000 42.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 42.000000 42.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 42.000000 42.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 42.000000 42.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 30.333334 42.000000 42.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 19.000000 25.400000 41.333332 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 6826/218 = 31.311926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        94        94        58        58        40        38         2         4        44        46        64        64        64        64 
dram[1]:        67        66        94        94        58        58        40        36         2         4        44        46        64        64        64        62 
dram[2]:        66        65        94        94        58        60        40        36         4         4        44        46        64        64        64        64 
dram[3]:        66        64        94        94        58        58        40        36         4         4        44        46        64        64        64        64 
dram[4]:        66        65        94        94        58        58        40        36         4         4        46        46        64        64        64        64 
dram[5]:        64        69        95        92        58        58        39        36         4         4        46        46        64        64        64        64 
total reads: 5196
bank skew: 95/2 = 47.50
chip skew: 868/863 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1044      1313      1237      1269       589       591       129       129     16793     21800    102019    103004      3086      2149      1162      1126
dram[1]:       1082      1264      1251      1295       598       596       127       128     23895     17460    102105    101460      3567      2187      1203      1133
dram[2]:       1221      1037      1247      1284       589       565       131       125     17072     23044    103712    100527      1968      2867      1211       881
dram[3]:       1303      1068      1253      1273       596       522       134       127     23649     17834    109046    109356      2349      3104      1401       982
dram[4]:       1134      1222      1263      1280       585       522       123       131     18617     21917    122147    103151      3375      2062      1113       890
dram[5]:       1122      1189      1322      1292       586       521       131       130     19953     22330    116270     93065      3374      2518      1039      1156
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       318       325       304       348       424       642       604       564       502       618       483       502
dram[2]:        463       345       414       495       322       367       309       299       365       645       664       544       519       626       521       578
dram[3]:        458       431       467       500       313       304       342       341       475       592       526       581       574       648       425       573
dram[4]:        374       405       478       505       295       299       256       344       470       583       540       580       592       631       498       550
dram[5]:        389       320       553       458       296       324       311       280       359       636       566       724       550       682       559       486

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164719 n_act=37 n_pre=21 n_req=1138 n_rd=1736 n_write=540 bw_util=0.02725
n_activity=9586 dram_eff=0.4749
bk0: 138a 166262i bk1: 130a 166014i bk2: 188a 165735i bk3: 188a 165710i bk4: 116a 165862i bk5: 116a 165826i bk6: 80a 166376i bk7: 76a 166276i bk8: 4a 167030i bk9: 8a 167018i bk10: 88a 166793i bk11: 92a 166713i bk12: 128a 166619i bk13: 128a 166635i bk14: 128a 166553i bk15: 128a 166455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0551382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164731 n_act=36 n_pre=20 n_req=1133 n_rd=1726 n_write=540 bw_util=0.02713
n_activity=9503 dram_eff=0.4769
bk0: 134a 166202i bk1: 132a 166099i bk2: 188a 165689i bk3: 188a 165688i bk4: 116a 165834i bk5: 116a 165863i bk6: 80a 166357i bk7: 72a 166331i bk8: 4a 167029i bk9: 8a 167020i bk10: 88a 166800i bk11: 92a 166667i bk12: 128a 166604i bk13: 128a 166645i bk14: 128a 166526i bk15: 124a 166548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0539649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164715 n_act=36 n_pre=20 n_req=1141 n_rd=1734 n_write=548 bw_util=0.02732
n_activity=9575 dram_eff=0.4767
bk0: 132a 166166i bk1: 130a 166043i bk2: 188a 165699i bk3: 188a 165752i bk4: 116a 165874i bk5: 120a 165714i bk6: 80a 166318i bk7: 72a 166361i bk8: 8a 167018i bk9: 8a 167020i bk10: 88a 166752i bk11: 92a 166719i bk12: 128a 166630i bk13: 128a 166662i bk14: 128a 166503i bk15: 128a 166398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0569161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164723 n_act=35 n_pre=19 n_req=1138 n_rd=1728 n_write=548 bw_util=0.02725
n_activity=9590 dram_eff=0.4747
bk0: 132a 166188i bk1: 128a 166104i bk2: 188a 165815i bk3: 188a 165647i bk4: 116a 165872i bk5: 116a 165802i bk6: 80a 166313i bk7: 72a 166326i bk8: 8a 166998i bk9: 8a 167007i bk10: 88a 166771i bk11: 92a 166677i bk12: 128a 166731i bk13: 128a 166624i bk14: 128a 166480i bk15: 128a 166392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0616391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164719 n_act=36 n_pre=20 n_req=1139 n_rd=1734 n_write=544 bw_util=0.02727
n_activity=9578 dram_eff=0.4757
bk0: 132a 166186i bk1: 130a 166178i bk2: 188a 165816i bk3: 188a 165691i bk4: 116a 165908i bk5: 116a 165688i bk6: 80a 166375i bk7: 72a 166328i bk8: 8a 167013i bk9: 8a 167001i bk10: 92a 166738i bk11: 92a 166634i bk12: 128a 166566i bk13: 128a 166584i bk14: 128a 166550i bk15: 128a 166409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0625849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167053 n_nop=164717 n_act=39 n_pre=23 n_req=1137 n_rd=1734 n_write=540 bw_util=0.02722
n_activity=9539 dram_eff=0.4768
bk0: 128a 166062i bk1: 138a 166136i bk2: 190a 165655i bk3: 184a 165600i bk4: 116a 165929i bk5: 116a 165715i bk6: 78a 166303i bk7: 72a 166352i bk8: 8a 167012i bk9: 8a 167019i bk10: 92a 166745i bk11: 92a 166697i bk12: 128a 166636i bk13: 128a 166668i bk14: 128a 166601i bk15: 128a 166423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0556171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26582, Miss = 435, Miss_rate = 0.016, Pending_hits = 184, Reservation_fails = 312
L2_cache_bank[1]: Access = 27760, Miss = 433, Miss_rate = 0.016, Pending_hits = 175, Reservation_fails = 158
L2_cache_bank[2]: Access = 26669, Miss = 433, Miss_rate = 0.016, Pending_hits = 179, Reservation_fails = 142
L2_cache_bank[3]: Access = 27037, Miss = 430, Miss_rate = 0.016, Pending_hits = 174, Reservation_fails = 114
L2_cache_bank[4]: Access = 25513, Miss = 434, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 78
L2_cache_bank[5]: Access = 25856, Miss = 433, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 143
L2_cache_bank[6]: Access = 26555, Miss = 434, Miss_rate = 0.016, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[7]: Access = 27464, Miss = 430, Miss_rate = 0.016, Pending_hits = 160, Reservation_fails = 145
L2_cache_bank[8]: Access = 31114, Miss = 436, Miss_rate = 0.014, Pending_hits = 180, Reservation_fails = 87
L2_cache_bank[9]: Access = 26448, Miss = 431, Miss_rate = 0.016, Pending_hits = 152, Reservation_fails = 95
L2_cache_bank[10]: Access = 30601, Miss = 434, Miss_rate = 0.014, Pending_hits = 178, Reservation_fails = 119
L2_cache_bank[11]: Access = 25046, Miss = 433, Miss_rate = 0.017, Pending_hits = 198, Reservation_fails = 358
L2_total_cache_accesses = 326645
L2_total_cache_misses = 5196
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 2125
L2_total_cache_reservation_fails = 1751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1251
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459091
icnt_total_pkts_simt_to_mem=868493
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3397
	minimum = 6
	maximum = 281
Network latency average = 13.0724
	minimum = 6
	maximum = 231
Slowest packet = 90819
Flit latency average = 13.3978
	minimum = 6
	maximum = 227
Slowest flit = 240308
Fragmentation average = 0.000221601
	minimum = 0
	maximum = 45
Injected packet rate average = 0.121576
	minimum = 0.0825477 (at node 11)
	maximum = 0.159101 (at node 23)
Accepted packet rate average = 0.121576
	minimum = 0.0825477 (at node 11)
	maximum = 0.159101 (at node 23)
Injected flit rate average = 0.23541
	minimum = 0.167772 (at node 26)
	maximum = 0.316911 (at node 9)
Accepted flit rate average= 0.23541
	minimum = 0.110132 (at node 11)
	maximum = 0.412244 (at node 23)
Injected packet length average = 1.93631
Accepted packet length average = 1.93631
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7182 (6 samples)
	minimum = 6 (6 samples)
	maximum = 193.5 (6 samples)
Network latency average = 14.203 (6 samples)
	minimum = 6 (6 samples)
	maximum = 175.333 (6 samples)
Flit latency average = 13.0087 (6 samples)
	minimum = 6 (6 samples)
	maximum = 171.333 (6 samples)
Fragmentation average = 0.00415757 (6 samples)
	minimum = 0 (6 samples)
	maximum = 79.3333 (6 samples)
Injected packet rate average = 0.0556646 (6 samples)
	minimum = 0.0370739 (6 samples)
	maximum = 0.0866674 (6 samples)
Accepted packet rate average = 0.0556646 (6 samples)
	minimum = 0.0370739 (6 samples)
	maximum = 0.0866674 (6 samples)
Injected flit rate average = 0.134179 (6 samples)
	minimum = 0.0826644 (6 samples)
	maximum = 0.256624 (6 samples)
Accepted flit rate average = 0.134179 (6 samples)
	minimum = 0.0651601 (6 samples)
	maximum = 0.219671 (6 samples)
Injected packet size average = 2.41049 (6 samples)
Accepted packet size average = 2.41049 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 189111 (inst/sec)
gpgpu_simulation_rate = 2130 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,219397)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,219397)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,219397)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,219397)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,219397)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (882,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (901,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (904,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (928,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (937,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (947,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (953,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (954,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (962,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (970,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (975,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (977,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (977,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (977,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (979,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (981,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (985,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (989,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (991,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (993,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (997,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (997,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (999,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1001,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1001,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1005,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1011,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1013,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1019,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1022,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1042,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1043,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1052,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1062,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1062,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1070,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1074,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1079,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1091,219397), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1092,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1093,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1098,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1105,219397), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1115,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1117,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1122,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1128,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1134,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1135,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1155,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1170,219397), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1174,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1185,219397), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1186
gpu_sim_insn = 116864
gpu_ipc =      98.5363
gpu_tot_sim_cycle = 220583
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.8344
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 42918
gpu_total_sim_rate=190246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385881
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22931, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 46497, Miss = 23397, Miss_rate = 0.503, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45590, Miss = 23391, Miss_rate = 0.513, Pending_hits = 3598, Reservation_fails = 62084
	L1D_cache_core[8]: Access = 45792, Miss = 23394, Miss_rate = 0.511, Pending_hits = 3281, Reservation_fails = 68323
	L1D_cache_core[9]: Access = 45654, Miss = 23321, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36113, Miss = 17701, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324229
	L1D_total_cache_miss_rate = 0.5068
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906536
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248788
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1340297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33476
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1340297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1845764	W0_Idle:120516	W0_Scoreboard:2980774	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 267808 {8:33476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4552736 {136:33476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 220582 
mrq_lat_table:3272 	693 	1049 	448 	597 	534 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310952 	16276 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15760 	33890 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16070 	14470 	2791 	160 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123397 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	420 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1668      1981     38910     40051    111473    114282      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2619      1669     39230     41406    111757    114698      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1712      1138     39339     41833    112589    115000      2211      2241      1137      1225      1144      1235      1206      1290      4664      2149 
dram[3]:      1372      2122     39619     42202    112990    115312      2216      2242      1151      1186      1140      1181      1425      1206      5665      2144 
dram[4]:      1279      1084     39740     43018    113468    115560      3405      2249      1154      1201      1171      1169      1253      1197      6571      2140 
dram[5]:      2170      1961     39918     43229    113744    116086      2227      2253      1143      1196      1169      1168      1252      1147      7577      2179 
average row accesses per activate:
dram[0]: 23.750000 30.333334 42.000000 42.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.000000 
dram[1]: 30.333334 30.666666 42.000000 42.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 25.333334 
dram[2]: 30.000000 30.333334 42.000000 42.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.666666 
dram[3]: 30.000000 45.000000 42.000000 42.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.666666 
dram[4]: 30.000000 30.333334 42.000000 32.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 26.666666 27.000000 
dram[5]: 45.000000 19.000000 25.400000 41.333332 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 26.000000 27.333334 
average row locality = 6929/232 = 29.866379
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        71        65        94        94        58        58        40        38         2         4        44        46        64        64        72        72 
dram[1]:        67        66        94        94        58        58        40        36         2         4        44        46        64        64        72        70 
dram[2]:        66        65        94        94        58        60        40        36         4         4        44        46        64        64        72        72 
dram[3]:        66        64        94        94        58        58        40        36         4         4        44        46        64        64        72        72 
dram[4]:        66        65        94        96        58        58        40        36         4         4        46        46        64        64        72        73 
dram[5]:        64        69        95        92        58        58        39        36         4         4        46        46        64        64        72        74 
total reads: 5299
bank skew: 96/2 = 48.00
chip skew: 886/879 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1073      1313      1237      1269       589       591       129       129     16793     21800    102019    103004      3086      2149      1322      1300
dram[1]:       1082      1264      1251      1295       598       596       127       128     23895     17460    102105    101460      3567      2187      1383      1348
dram[2]:       1221      1037      1247      1284       589       565       131       125     17072     23044    103712    100527      1968      2867      1374      1076
dram[3]:       1303      1068      1253      1273       596       522       134       127     23649     17834    109046    109356      2349      3104      1542      1174
dram[4]:       1134      1222      1263      1367       585       522       123       131     18617     21917    122147    103151      3375      2062      1313      1124
dram[5]:       1122      1189      1322      1292       586       521       131       130     19953     22330    116270     93065      3374      2518      1223      1355
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       318       325       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       322       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       313       304       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       295       299       256       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       296       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165580 n_act=40 n_pre=24 n_req=1156 n_rd=1772 n_write=540 bw_util=0.02753
n_activity=9720 dram_eff=0.4757
bk0: 142a 167148i bk1: 130a 166916i bk2: 188a 166637i bk3: 188a 166613i bk4: 116a 166765i bk5: 116a 166729i bk6: 80a 167279i bk7: 76a 167179i bk8: 4a 167933i bk9: 8a 167921i bk10: 88a 167696i bk11: 92a 167616i bk12: 128a 167522i bk13: 128a 167538i bk14: 144a 167407i bk15: 144a 167275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0555205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165598 n_act=38 n_pre=22 n_req=1149 n_rd=1758 n_write=540 bw_util=0.02736
n_activity=9617 dram_eff=0.4779
bk0: 134a 167104i bk1: 132a 167002i bk2: 188a 166592i bk3: 188a 166591i bk4: 116a 166737i bk5: 116a 166766i bk6: 80a 167260i bk7: 72a 167234i bk8: 4a 167932i bk9: 8a 167923i bk10: 88a 167703i bk11: 92a 167570i bk12: 128a 167507i bk13: 128a 167548i bk14: 144a 167382i bk15: 140a 167379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0541213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165582 n_act=38 n_pre=22 n_req=1157 n_rd=1766 n_write=548 bw_util=0.02755
n_activity=9684 dram_eff=0.4779
bk0: 132a 167067i bk1: 130a 166946i bk2: 188a 166602i bk3: 188a 166655i bk4: 116a 166777i bk5: 120a 166617i bk6: 80a 167221i bk7: 72a 167264i bk8: 8a 167921i bk9: 8a 167923i bk10: 88a 167655i bk11: 92a 167622i bk12: 128a 167533i bk13: 128a 167566i bk14: 144a 167352i bk15: 144a 167204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0573424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165590 n_act=37 n_pre=21 n_req=1154 n_rd=1760 n_write=548 bw_util=0.02748
n_activity=9699 dram_eff=0.4759
bk0: 132a 167090i bk1: 128a 167006i bk2: 188a 166717i bk3: 188a 166550i bk4: 116a 166775i bk5: 116a 166705i bk6: 80a 167216i bk7: 72a 167229i bk8: 8a 167901i bk9: 8a 167910i bk10: 88a 167674i bk11: 92a 167581i bk12: 128a 167635i bk13: 128a 167528i bk14: 144a 167332i bk15: 144a 167207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0627783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165578 n_act=39 n_pre=23 n_req=1158 n_rd=1772 n_write=544 bw_util=0.02758
n_activity=9706 dram_eff=0.4772
bk0: 132a 167088i bk1: 130a 167081i bk2: 188a 166719i bk3: 192a 166575i bk4: 116a 166809i bk5: 116a 166590i bk6: 80a 167277i bk7: 72a 167230i bk8: 8a 167915i bk9: 8a 167903i bk10: 92a 167640i bk11: 92a 167537i bk12: 128a 167471i bk13: 128a 167490i bk14: 144a 167399i bk15: 146a 167222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0635643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167956 n_nop=165580 n_act=41 n_pre=25 n_req=1155 n_rd=1770 n_write=540 bw_util=0.02751
n_activity=9662 dram_eff=0.4782
bk0: 128a 166963i bk1: 138a 167038i bk2: 190a 166557i bk3: 184a 166502i bk4: 116a 166832i bk5: 116a 166618i bk6: 78a 167206i bk7: 72a 167255i bk8: 8a 167915i bk9: 8a 167922i bk10: 92a 167649i bk11: 92a 167601i bk12: 128a 167540i bk13: 128a 167572i bk14: 144a 167453i bk15: 148a 167244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0561576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26682, Miss = 445, Miss_rate = 0.017, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27842, Miss = 441, Miss_rate = 0.016, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26757, Miss = 441, Miss_rate = 0.016, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27125, Miss = 438, Miss_rate = 0.016, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 25593, Miss = 442, Miss_rate = 0.017, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 25940, Miss = 441, Miss_rate = 0.017, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26633, Miss = 442, Miss_rate = 0.017, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 27542, Miss = 438, Miss_rate = 0.016, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31202, Miss = 444, Miss_rate = 0.014, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26562, Miss = 442, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30687, Miss = 442, Miss_rate = 0.014, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25148, Miss = 443, Miss_rate = 0.018, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 327713
L2_total_cache_misses = 5299
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462351
icnt_total_pkts_simt_to_mem=870441
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.9789
	minimum = 6
	maximum = 216
Network latency average = 17.7243
	minimum = 6
	maximum = 216
Slowest packet = 653956
Flit latency average = 14.8998
	minimum = 6
	maximum = 216
Slowest flit = 1328798
Fragmentation average = 0.00655431
	minimum = 0
	maximum = 14
Injected packet rate average = 0.0667041
	minimum = 0.0455312 (at node 8)
	maximum = 0.0961214 (at node 24)
Accepted packet rate average = 0.0667041
	minimum = 0.0455312 (at node 8)
	maximum = 0.0961214 (at node 24)
Injected flit rate average = 0.162638
	minimum = 0.0817875 (at node 7)
	maximum = 0.335582 (at node 24)
Accepted flit rate average= 0.162638
	minimum = 0.117201 (at node 21)
	maximum = 0.200675 (at node 3)
Injected packet length average = 2.4382
Accepted packet length average = 2.4382
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7555 (7 samples)
	minimum = 6 (7 samples)
	maximum = 196.714 (7 samples)
Network latency average = 14.7061 (7 samples)
	minimum = 6 (7 samples)
	maximum = 181.143 (7 samples)
Flit latency average = 13.2788 (7 samples)
	minimum = 6 (7 samples)
	maximum = 177.714 (7 samples)
Fragmentation average = 0.00449996 (7 samples)
	minimum = 0 (7 samples)
	maximum = 70 (7 samples)
Injected packet rate average = 0.0572416 (7 samples)
	minimum = 0.0382821 (7 samples)
	maximum = 0.088018 (7 samples)
Accepted packet rate average = 0.0572416 (7 samples)
	minimum = 0.0382821 (7 samples)
	maximum = 0.088018 (7 samples)
Injected flit rate average = 0.138244 (7 samples)
	minimum = 0.0825392 (7 samples)
	maximum = 0.267904 (7 samples)
Accepted flit rate average = 0.138244 (7 samples)
	minimum = 0.0725944 (7 samples)
	maximum = 0.216957 (7 samples)
Injected packet size average = 2.4151 (7 samples)
Accepted packet size average = 2.4151 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 190246 (inst/sec)
gpgpu_simulation_rate = 2141 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220583)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220583)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 221083  inst.: 19624804 (ipc=58.9) sim_rate=188700 (inst/sec) elapsed = 0:0:01:44 / Sat Jul 28 12:49:25 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1857,220583), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2163,220583), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 7.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2164
gpu_sim_insn = 94721
gpu_ipc =      43.7713
gpu_tot_sim_cycle = 222747
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      88.3966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=189327

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387623
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22931, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 46497, Miss = 23397, Miss_rate = 0.503, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 45654, Miss = 23321, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36113, Miss = 17701, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324379
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1341025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33576
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846113	W0_Idle:121459	W0_Scoreboard:2984232	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268608 {8:33576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4566336 {136:33576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 222746 
mrq_lat_table:3354 	715 	1114 	466 	610 	534 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311067 	16311 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15879 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16112 	14483 	2809 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123447 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	423 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1668      1981     38910     40051    111473    114282      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2619      1669     39230     41406    111757    114698      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1712      1138     39339     41833    112589    115000      2211      2241      1137      1225      1144      1235      1206      1290      4664      2149 
dram[3]:      1372      2122     39619     42202    112990    115312      2216      2242      1151      1186      1140      1181      1425      1206      5665      2144 
dram[4]:      1279      1084     39740     43018    113468    115560      3405      2249      1154      1201      1171      1169      1253      1197      6571      2140 
dram[5]:      2170      1961     39918     43229    113744    116086      2227      2253      1143      1196      1169      1168      1252      1147      7577      2179 
average row accesses per activate:
dram[0]: 23.750000 30.333334 42.000000 42.000000 39.333332 38.666668 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.000000 
dram[1]: 30.333334 30.666666 42.000000 42.000000 39.333332 38.666668 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 25.333334 
dram[2]: 30.000000 30.333334 42.000000 42.000000 38.666668 40.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.666666 
dram[3]: 30.000000 45.000000 42.000000 42.000000 38.666668 39.333332 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 26.666666 26.666666 
dram[4]: 30.000000 30.333334 42.000000 32.000000 38.666668 40.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 26.666666 27.000000 
dram[5]: 45.000000 19.000000 25.400000 41.333332 38.666668 40.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 26.000000 27.333334 
average row locality = 7129/232 = 30.728449
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        71        65        94        94        72        70        40        38         2         4        44        46        64        64        72        72 
dram[1]:        67        66        94        94        71        70        40        36         2         4        44        46        64        64        72        70 
dram[2]:        66        65        94        94        70        72        40        36         4         4        44        46        64        64        72        72 
dram[3]:        66        64        94        94        70        70        40        36         4         4        44        46        64        64        72        72 
dram[4]:        66        65        94        96        70        71        40        36         4         4        46        46        64        64        72        73 
dram[5]:        64        69        95        92        70        72        39        36         4         4        46        46        64        64        72        74 
total reads: 5449
bank skew: 96/2 = 48.00
chip skew: 912/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1073      1313      1237      1269       525       532       129       129     16793     21800    102019    103004      3086      2149      1322      1300
dram[1]:       1082      1264      1251      1295       533       538       127       128     23895     17460    102105    101460      3567      2187      1383      1348
dram[2]:       1221      1037      1247      1284       533       513       131       125     17072     23044    103712    100527      1968      2867      1374      1076
dram[3]:       1303      1068      1253      1273       540       475       134       127     23649     17834    109046    109356      2349      3104      1542      1174
dram[4]:       1134      1222      1263      1367       528       470       123       131     18617     21917    122147    103151      3375      2062      1313      1124
dram[5]:       1122      1189      1322      1292       529       470       131       130     19953     22330    116270     93065      3374      2518      1223      1355
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       256       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167159 n_act=40 n_pre=24 n_req=1190 n_rd=1824 n_write=556 bw_util=0.02807
n_activity=10020 dram_eff=0.475
bk0: 142a 168795i bk1: 130a 168563i bk2: 188a 168284i bk3: 188a 168260i bk4: 144a 168287i bk5: 140a 168262i bk6: 80a 168926i bk7: 76a 168826i bk8: 4a 169580i bk9: 8a 169568i bk10: 88a 169343i bk11: 92a 169263i bk12: 128a 169169i bk13: 128a 169185i bk14: 144a 169054i bk15: 144a 168922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0553764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167177 n_act=38 n_pre=22 n_req=1183 n_rd=1808 n_write=558 bw_util=0.0279
n_activity=9912 dram_eff=0.4774
bk0: 134a 168751i bk1: 132a 168649i bk2: 188a 168239i bk3: 188a 168238i bk4: 142a 168241i bk5: 140a 168284i bk6: 80a 168907i bk7: 72a 168881i bk8: 4a 169579i bk9: 8a 169570i bk10: 88a 169350i bk11: 92a 169217i bk12: 128a 169154i bk13: 128a 169195i bk14: 144a 169029i bk15: 140a 169026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0541264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f611510a0c0 :  mf: uid=1943929, sid07:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (222745), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167166 n_act=38 n_pre=22 n_req=1189 n_rd=1813 n_write=564 bw_util=0.02803
n_activity=9957 dram_eff=0.4775
bk0: 132a 168714i bk1: 130a 168593i bk2: 188a 168249i bk3: 188a 168302i bk4: 140a 168302i bk5: 143a 168141i bk6: 80a 168868i bk7: 72a 168911i bk8: 8a 169568i bk9: 8a 169570i bk10: 88a 169302i bk11: 92a 169269i bk12: 128a 169180i bk13: 128a 169213i bk14: 144a 168999i bk15: 144a 168851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0572101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167173 n_act=37 n_pre=21 n_req=1186 n_rd=1808 n_write=564 bw_util=0.02797
n_activity=9981 dram_eff=0.4753
bk0: 132a 168737i bk1: 128a 168653i bk2: 188a 168364i bk3: 188a 168197i bk4: 140a 168306i bk5: 140a 168222i bk6: 80a 168863i bk7: 72a 168876i bk8: 8a 169548i bk9: 8a 169557i bk10: 88a 169321i bk11: 92a 169228i bk12: 128a 169282i bk13: 128a 169175i bk14: 144a 168979i bk15: 144a 168854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0627642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167157 n_act=39 n_pre=23 n_req=1192 n_rd=1822 n_write=562 bw_util=0.02811
n_activity=10007 dram_eff=0.4765
bk0: 132a 168735i bk1: 130a 168728i bk2: 188a 168366i bk3: 192a 168222i bk4: 140a 168343i bk5: 142a 168062i bk6: 80a 168924i bk7: 72a 168877i bk8: 8a 169562i bk9: 8a 169550i bk10: 92a 169287i bk11: 92a 169184i bk12: 128a 169118i bk13: 128a 169137i bk14: 144a 169046i bk15: 146a 168869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f611485da30 :  mf: uid=1943928, sid07:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (222744), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169603 n_nop=167159 n_act=41 n_pre=25 n_req=1189 n_rd=1822 n_write=556 bw_util=0.02804
n_activity=9958 dram_eff=0.4776
bk0: 128a 168610i bk1: 138a 168685i bk2: 190a 168204i bk3: 184a 168149i bk4: 140a 168368i bk5: 144a 168143i bk6: 78a 168853i bk7: 72a 168902i bk8: 8a 169562i bk9: 8a 169569i bk10: 92a 169296i bk11: 92a 169248i bk12: 128a 169187i bk13: 128a 169219i bk14: 144a 169100i bk15: 148a 168891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0559247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26696, Miss = 459, Miss_rate = 0.017, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27854, Miss = 453, Miss_rate = 0.016, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26770, Miss = 454, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27137, Miss = 450, Miss_rate = 0.017, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 25605, Miss = 454, Miss_rate = 0.018, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 25952, Miss = 453, Miss_rate = 0.017, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26645, Miss = 454, Miss_rate = 0.017, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 27554, Miss = 450, Miss_rate = 0.016, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31214, Miss = 456, Miss_rate = 0.015, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26575, Miss = 455, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30699, Miss = 454, Miss_rate = 0.015, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25162, Miss = 457, Miss_rate = 0.018, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 327863
L2_total_cache_misses = 5449
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462901
icnt_total_pkts_simt_to_mem=870791
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5267
	minimum = 6
	maximum = 117
Network latency average = 16.4633
	minimum = 6
	maximum = 93
Slowest packet = 655531
Flit latency average = 17.7278
	minimum = 6
	maximum = 89
Slowest flit = 1333161
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00513452
	minimum = 0 (at node 0)
	maximum = 0.0443623 (at node 7)
Accepted packet rate average = 0.00513452
	minimum = 0 (at node 0)
	maximum = 0.0443623 (at node 7)
Injected flit rate average = 0.0154036
	minimum = 0 (at node 0)
	maximum = 0.103512 (at node 7)
Accepted flit rate average= 0.0154036
	minimum = 0 (at node 0)
	maximum = 0.162662 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6019 (8 samples)
	minimum = 6 (8 samples)
	maximum = 186.75 (8 samples)
Network latency average = 14.9257 (8 samples)
	minimum = 6 (8 samples)
	maximum = 170.125 (8 samples)
Flit latency average = 13.835 (8 samples)
	minimum = 6 (8 samples)
	maximum = 166.625 (8 samples)
Fragmentation average = 0.00393747 (8 samples)
	minimum = 0 (8 samples)
	maximum = 61.25 (8 samples)
Injected packet rate average = 0.0507283 (8 samples)
	minimum = 0.0334968 (8 samples)
	maximum = 0.082561 (8 samples)
Accepted packet rate average = 0.0507283 (8 samples)
	minimum = 0.0334968 (8 samples)
	maximum = 0.082561 (8 samples)
Injected flit rate average = 0.122889 (8 samples)
	minimum = 0.0722218 (8 samples)
	maximum = 0.247355 (8 samples)
Accepted flit rate average = 0.122889 (8 samples)
	minimum = 0.0635201 (8 samples)
	maximum = 0.21017 (8 samples)
Injected packet size average = 2.4225 (8 samples)
Accepted packet size average = 2.4225 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 189327 (inst/sec)
gpgpu_simulation_rate = 2141 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,222747)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,222747)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,222747)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,222747)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,222747)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,222747)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,222747)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,57,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (112,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (116,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (116,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (116,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (120,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (122,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (124,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (124,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124,222747), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (125,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125,222747), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (125,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (128,222747), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (129,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (131,222747), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (131,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (138,222747), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (139,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (140,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (144,222747), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (145,222747), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 228247  inst.: 19776365 (ipc=15.7) sim_rate=188346 (inst/sec) elapsed = 0:0:01:45 / Sat Jul 28 12:49:26 2018
GPGPU-Sim uArch: cycles simulated: 243247  inst.: 19780613 (ipc= 4.4) sim_rate=186609 (inst/sec) elapsed = 0:0:01:46 / Sat Jul 28 12:49:27 2018
GPGPU-Sim uArch: cycles simulated: 258747  inst.: 19785029 (ipc= 2.6) sim_rate=184906 (inst/sec) elapsed = 0:0:01:47 / Sat Jul 28 12:49:28 2018
GPGPU-Sim uArch: cycles simulated: 274247  inst.: 19789469 (ipc= 1.9) sim_rate=183235 (inst/sec) elapsed = 0:0:01:48 / Sat Jul 28 12:49:29 2018
GPGPU-Sim uArch: cycles simulated: 290247  inst.: 19793989 (ipc= 1.5) sim_rate=181596 (inst/sec) elapsed = 0:0:01:49 / Sat Jul 28 12:49:30 2018
GPGPU-Sim uArch: cycles simulated: 305747  inst.: 19798397 (ipc= 1.3) sim_rate=179985 (inst/sec) elapsed = 0:0:01:50 / Sat Jul 28 12:49:31 2018
GPGPU-Sim uArch: cycles simulated: 321747  inst.: 19802933 (ipc= 1.1) sim_rate=178404 (inst/sec) elapsed = 0:0:01:51 / Sat Jul 28 12:49:32 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 337247  inst.: 19807325 (ipc= 1.0) sim_rate=176851 (inst/sec) elapsed = 0:0:01:52 / Sat Jul 28 12:49:33 2018
GPGPU-Sim uArch: cycles simulated: 353247  inst.: 19811861 (ipc= 0.9) sim_rate=175326 (inst/sec) elapsed = 0:0:01:53 / Sat Jul 28 12:49:34 2018
GPGPU-Sim uArch: cycles simulated: 368747  inst.: 19816253 (ipc= 0.9) sim_rate=173826 (inst/sec) elapsed = 0:0:01:54 / Sat Jul 28 12:49:35 2018
GPGPU-Sim uArch: cycles simulated: 384247  inst.: 19820645 (ipc= 0.8) sim_rate=172353 (inst/sec) elapsed = 0:0:01:55 / Sat Jul 28 12:49:36 2018
GPGPU-Sim uArch: cycles simulated: 400247  inst.: 19825181 (ipc= 0.8) sim_rate=170906 (inst/sec) elapsed = 0:0:01:56 / Sat Jul 28 12:49:37 2018
GPGPU-Sim uArch: cycles simulated: 416247  inst.: 19829717 (ipc= 0.7) sim_rate=169484 (inst/sec) elapsed = 0:0:01:57 / Sat Jul 28 12:49:38 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (203564,222747), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 203565
gpu_sim_insn = 142456
gpu_ipc =       0.6998
gpu_tot_sim_cycle = 426312
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      46.5212
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=169508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393146
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22931, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 46497, Miss = 23397, Miss_rate = 0.503, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36113, Miss = 17701, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326104
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5217, 5217, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1341125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34502
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846185	W0_Idle:330246	W0_Scoreboard:3176185	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276016 {8:34502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4692272 {136:34502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 426311 
mrq_lat_table:4099 	913 	1134 	512 	619 	536 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312793 	16311 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17605 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17019 	14502 	2809 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	647 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	831 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.000000 19.285715 18.571428 16.000000 13.166667 11.000000  2.400000  2.600000  5.454545  5.083333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.333333 16.875000 16.125000 15.875000 11.714286 10.571428  2.200000  2.000000  6.000000  5.545455 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 17.250000 16.875000 15.875000 16.500000 11.714286 12.166667  2.333333  2.500000  5.272727  6.777778 12.333333 12.166667 12.857142 12.714286 
dram[3]: 14.285714 16.666666 15.222222 17.000000 15.750000 16.250000 11.428572 10.571428  2.800000  2.800000  6.444445  6.666667 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 15.222222 15.555555 15.875000 16.500000 13.333333 10.428572  2.400000  2.333333  5.545455  5.636364 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.700000 16.875000 15.875000 18.857143 11.285714 10.142858  2.600000  2.666667  6.200000  5.636364 12.000000 12.166667 12.428572 13.142858 
average row locality = 8149/708 = 11.509887
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        49        49        12        13        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        52        46        11        12        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        52        45        13        14        52        56        74        73        82        81 
dram[3]:        76        74       103       103        80        82        50        46        14        14        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        50        47        12        13        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        51        45        13        14        56        56        72        73        81        84 
total reads: 6375
bank skew: 106/11 = 9.64
chip skew: 1066/1057 = 1.01
number of total write accesses:
dram[0]:        24        26        33        32        46        46        30        28         0         0         7         6         0         0         8         6 
dram[1]:        24        26        34        33        47        46        30        28         0         2         7         5         0         0         8         6 
dram[2]:        24        26        34        33        46        48        30        28         1         1         6         5         0         0         8         8 
dram[3]:        24        26        34        33        46        48        30        28         0         0         5         6         0         0         8         8 
dram[4]:        24        26        33        34        46        49        30        26         0         1         5         7         0         0         8         8 
dram[5]:        26        26        33        34        46        48        28        26         0         2         6         6         0         0         6         8 
total reads: 1774
min_bank_accesses = 0!
chip skew: 298/292 = 1.02
average mf latency per bank:
dram[0]:        999      1204      1161      1199       496       502       138       141      2976      6856     74846     77707      2698      1888      1221      1199
dram[1]:       1004      1161      1158      1221       506       510       140       140      4522      5111     74909     76546      3153      1943      1265      1216
dram[2]:       1129       963      1154      1211      1387       486       143       136      5015      6290     78707     75842      1731      2540      1245       989
dram[3]:       1194       983      1166      1194       514       451       145       139      6909      5248     82757     83868      2060      2748      1421      1078
dram[4]:       1059      1131      1177      1265       501       447       134       144      6348      6399     92146     76562      2986      1834      1191      1024
dram[5]:       1031      1113      1240      1201       502       446       143       140      6287      5715     86300     69083      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       256       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321667 n_act=118 n_pre=102 n_req=1358 n_rd=2132 n_write=584 bw_util=0.01673
n_activity=11892 dram_eff=0.4568
bk0: 160a 323727i bk1: 150a 323493i bk2: 206a 323190i bk3: 206a 323189i bk4: 168a 323207i bk5: 164a 323178i bk6: 98a 323860i bk7: 98a 323745i bk8: 24a 324511i bk9: 26a 324504i bk10: 106a 324194i bk11: 110a 324096i bk12: 148a 324084i bk13: 148a 324107i bk14: 160a 323990i bk15: 160a 323859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321671 n_act=120 n_pre=104 n_req=1354 n_rd=2116 n_write=592 bw_util=0.01668
n_activity=11835 dram_eff=0.4576
bk0: 152a 323681i bk1: 152a 323569i bk2: 208a 323141i bk3: 204a 323145i bk4: 164a 323154i bk5: 162a 323203i bk6: 104a 323812i bk7: 92a 323803i bk8: 22a 324510i bk9: 24a 324483i bk10: 106a 324207i bk11: 112a 324077i bk12: 146a 324075i bk13: 146a 324124i bk14: 162a 323961i bk15: 160a 323957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0284933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321665 n_act=117 n_pre=101 n_req=1360 n_rd=2124 n_write=596 bw_util=0.01676
n_activity=11864 dram_eff=0.4585
bk0: 150a 323649i bk1: 148a 323532i bk2: 208a 323150i bk3: 204a 323215i bk4: 162a 323216i bk5: 168a 323051i bk6: 104a 323773i bk7: 90a 323843i bk8: 26a 324488i bk9: 28a 324480i bk10: 104a 324177i bk11: 112a 324151i bk12: 148a 324102i bk13: 146a 324141i bk14: 164a 323921i bk15: 162a 323776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0302369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321685 n_act=114 n_pre=98 n_req=1353 n_rd=2114 n_write=592 bw_util=0.01667
n_activity=11826 dram_eff=0.4576
bk0: 152a 323659i bk1: 148a 323586i bk2: 206a 323271i bk3: 206a 323115i bk4: 160a 323230i bk5: 164a 323138i bk6: 100a 323765i bk7: 92a 323792i bk8: 28a 324476i bk9: 28a 324488i bk10: 106a 324162i bk11: 108a 324079i bk12: 148a 324197i bk13: 146a 324097i bk14: 160a 323913i bk15: 162a 323781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321653 n_act=120 n_pre=104 n_req=1363 n_rd=2132 n_write=594 bw_util=0.0168
n_activity=11930 dram_eff=0.457
bk0: 148a 323670i bk1: 148a 323658i bk2: 208a 323275i bk3: 212a 323122i bk4: 162a 323258i bk5: 166a 322967i bk6: 100a 323851i bk7: 94a 323778i bk8: 24a 324498i bk9: 26a 324477i bk10: 112a 324167i bk11: 110a 324029i bk12: 146a 324037i bk13: 146a 324071i bk14: 164a 323966i bk15: 166a 323799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0336349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324603 n_nop=321657 n_act=120 n_pre=104 n_req=1361 n_rd=2132 n_write=590 bw_util=0.01677
n_activity=11867 dram_eff=0.4588
bk0: 148a 323536i bk1: 154a 323620i bk2: 208a 323111i bk3: 202a 323047i bk4: 162a 323279i bk5: 168a 323063i bk6: 102a 323769i bk7: 90a 323823i bk8: 26a 324497i bk9: 28a 324483i bk10: 112a 324162i bk11: 112a 324097i bk12: 144a 324115i bk13: 146a 324142i bk14: 162a 324029i bk15: 168a 323817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0295869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26772, Miss = 535, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27932, Miss = 531, Miss_rate = 0.019, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26848, Miss = 532, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27213, Miss = 526, Miss_rate = 0.019, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26484, Miss = 533, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26028, Miss = 529, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26721, Miss = 530, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 27631, Miss = 527, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31290, Miss = 532, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26654, Miss = 534, Miss_rate = 0.020, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30777, Miss = 532, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25239, Miss = 534, Miss_rate = 0.021, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 329589
L2_total_cache_misses = 6375
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468331
icnt_total_pkts_simt_to_mem=873317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37949
	minimum = 6
	maximum = 16
Network latency average = 7.3792
	minimum = 6
	maximum = 16
Slowest packet = 655846
Flit latency average = 6.09867
	minimum = 6
	maximum = 12
Slowest flit = 1333967
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000628064
	minimum = 0 (at node 0)
	maximum = 0.00847886 (at node 9)
Accepted packet rate average = 0.000628064
	minimum = 0 (at node 0)
	maximum = 0.00847886 (at node 9)
Injected flit rate average = 0.00144753
	minimum = 0 (at node 0)
	maximum = 0.0124088 (at node 9)
Accepted flit rate average= 0.00144753
	minimum = 0 (at node 0)
	maximum = 0.0266745 (at node 9)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2438 (9 samples)
	minimum = 6 (9 samples)
	maximum = 167.778 (9 samples)
Network latency average = 14.0872 (9 samples)
	minimum = 6 (9 samples)
	maximum = 153 (9 samples)
Flit latency average = 12.9754 (9 samples)
	minimum = 6 (9 samples)
	maximum = 149.444 (9 samples)
Fragmentation average = 0.00349997 (9 samples)
	minimum = 0 (9 samples)
	maximum = 54.4444 (9 samples)
Injected packet rate average = 0.0451616 (9 samples)
	minimum = 0.0297749 (9 samples)
	maximum = 0.0743297 (9 samples)
Accepted packet rate average = 0.0451616 (9 samples)
	minimum = 0.0297749 (9 samples)
	maximum = 0.0743297 (9 samples)
Injected flit rate average = 0.109396 (9 samples)
	minimum = 0.0641971 (9 samples)
	maximum = 0.22125 (9 samples)
Accepted flit rate average = 0.109396 (9 samples)
	minimum = 0.0564623 (9 samples)
	maximum = 0.189782 (9 samples)
Injected packet size average = 2.42232 (9 samples)
Accepted packet size average = 2.42232 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 169508 (inst/sec)
gpgpu_simulation_rate = 3643 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,426312)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,426312)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,426312)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,426312)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,426312)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,426312)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,426312)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,8,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (112,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (116,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (120,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (122,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (122,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (122,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124,426312), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (124,426312), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (127,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (127,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (128,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (128,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (129,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130,426312), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133,426312), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (138,426312), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (139,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (144,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (144,426312), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (145,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (145,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (551,426312), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 12.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 552
gpu_sim_insn = 84776
gpu_ipc =     153.5797
gpu_tot_sim_cycle = 426864
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      46.6596
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=170233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394664
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22931, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 46497, Miss = 23397, Miss_rate = 0.503, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36116, Miss = 17703, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326106
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1341125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34504
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846250	W0_Idle:331235	W0_Scoreboard:3177143	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276032 {8:34504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4692544 {136:34504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 426863 
mrq_lat_table:4100 	913 	1134 	512 	619 	536 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312796 	16311 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17608 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17021 	14502 	2809 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	648 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	833 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.000000 19.285715 18.571428 16.000000 13.166667 11.000000  2.400000  2.600000  5.454545  5.083333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.333333 16.875000 16.125000 15.875000 11.714286 10.571428  2.200000  2.000000  6.000000  5.545455 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 17.250000 16.875000 15.875000 16.500000 11.714286 12.166667  2.333333  2.500000  5.272727  6.777778 12.333333 12.166667 12.857142 12.714286 
dram[3]: 14.285714 16.666666 15.222222 17.000000 15.750000 16.250000 11.428572 10.714286  2.800000  2.800000  6.444445  6.666667 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 15.222222 15.555555 15.875000 16.500000 13.333333 10.428572  2.400000  2.333333  5.545455  5.636364 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.700000 16.875000 15.875000 18.857143 11.285714 10.142858  2.600000  2.666667  6.200000  5.636364 12.000000 12.166667 12.428572 13.142858 
average row locality = 8150/708 = 11.511299
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        49        49        12        13        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        52        46        11        12        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        52        45        13        14        52        56        74        73        82        81 
dram[3]:        76        74       103       103        80        82        50        47        14        14        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        50        47        12        13        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        51        45        13        14        56        56        72        73        81        84 
total reads: 6376
bank skew: 106/11 = 9.64
chip skew: 1066/1058 = 1.01
number of total write accesses:
dram[0]:        24        26        33        32        46        46        30        28         0         0         7         6         0         0         8         6 
dram[1]:        24        26        34        33        47        46        30        28         0         2         7         5         0         0         8         6 
dram[2]:        24        26        34        33        46        48        30        28         1         1         6         5         0         0         8         8 
dram[3]:        24        26        34        33        46        48        30        28         0         0         5         6         0         0         8         8 
dram[4]:        24        26        33        34        46        49        30        26         0         1         5         7         0         0         8         8 
dram[5]:        26        26        33        34        46        48        28        26         0         2         6         6         0         0         6         8 
total reads: 1774
min_bank_accesses = 0!
chip skew: 298/292 = 1.02
average mf latency per bank:
dram[0]:        999      1204      1161      1199       496       502       138       141      2976      6856     74846     77707      2698      1888      1221      1199
dram[1]:       1004      1161      1158      1221       506       510       140       140      4522      5111     74909     76546      3153      1943      1265      1216
dram[2]:       1129       963      1154      1211      1390       486       143       136      5015      6290     78707     75842      1731      2540      1245       989
dram[3]:       1194       983      1166      1194       514       451       145       140      6909      5248     82757     83868      2060      2748      1421      1078
dram[4]:       1059      1131      1177      1265       501       447       134       144      6348      6399     92146     76562      2986      1834      1191      1024
dram[5]:       1031      1113      1240      1201       502       446       143       140      6287      5715     86300     69083      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       256       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322087 n_act=118 n_pre=102 n_req=1358 n_rd=2132 n_write=584 bw_util=0.01671
n_activity=11892 dram_eff=0.4568
bk0: 160a 324147i bk1: 150a 323913i bk2: 206a 323610i bk3: 206a 323609i bk4: 168a 323627i bk5: 164a 323598i bk6: 98a 324280i bk7: 98a 324165i bk8: 24a 324931i bk9: 26a 324924i bk10: 106a 324614i bk11: 110a 324516i bk12: 148a 324504i bk13: 148a 324527i bk14: 160a 324410i bk15: 160a 324279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0293733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322091 n_act=120 n_pre=104 n_req=1354 n_rd=2116 n_write=592 bw_util=0.01666
n_activity=11835 dram_eff=0.4576
bk0: 152a 324101i bk1: 152a 323989i bk2: 208a 323561i bk3: 204a 323565i bk4: 164a 323574i bk5: 162a 323623i bk6: 104a 324232i bk7: 92a 324223i bk8: 22a 324930i bk9: 24a 324903i bk10: 106a 324627i bk11: 112a 324497i bk12: 146a 324495i bk13: 146a 324544i bk14: 162a 324381i bk15: 160a 324377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0284564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322085 n_act=117 n_pre=101 n_req=1360 n_rd=2124 n_write=596 bw_util=0.01674
n_activity=11864 dram_eff=0.4585
bk0: 150a 324069i bk1: 148a 323952i bk2: 208a 323570i bk3: 204a 323635i bk4: 162a 323636i bk5: 168a 323471i bk6: 104a 324193i bk7: 90a 324263i bk8: 26a 324908i bk9: 28a 324900i bk10: 104a 324597i bk11: 112a 324571i bk12: 148a 324522i bk13: 146a 324561i bk14: 164a 324341i bk15: 162a 324196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0301979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322103 n_act=114 n_pre=98 n_req=1354 n_rd=2116 n_write=592 bw_util=0.01666
n_activity=11834 dram_eff=0.4577
bk0: 152a 324079i bk1: 148a 324006i bk2: 206a 323691i bk3: 206a 323535i bk4: 160a 323650i bk5: 164a 323558i bk6: 100a 324185i bk7: 94a 324208i bk8: 28a 324896i bk9: 28a 324908i bk10: 106a 324582i bk11: 108a 324499i bk12: 148a 324617i bk13: 146a 324517i bk14: 160a 324333i bk15: 162a 324201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.033253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322073 n_act=120 n_pre=104 n_req=1363 n_rd=2132 n_write=594 bw_util=0.01677
n_activity=11930 dram_eff=0.457
bk0: 148a 324090i bk1: 148a 324078i bk2: 208a 323695i bk3: 212a 323542i bk4: 162a 323678i bk5: 166a 323387i bk6: 100a 324271i bk7: 94a 324198i bk8: 24a 324918i bk9: 26a 324897i bk10: 112a 324587i bk11: 110a 324449i bk12: 146a 324457i bk13: 146a 324491i bk14: 164a 324386i bk15: 166a 324219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0335915
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325023 n_nop=322077 n_act=120 n_pre=104 n_req=1361 n_rd=2132 n_write=590 bw_util=0.01675
n_activity=11867 dram_eff=0.4588
bk0: 148a 323956i bk1: 154a 324040i bk2: 208a 323531i bk3: 202a 323467i bk4: 162a 323699i bk5: 168a 323483i bk6: 102a 324189i bk7: 90a 324243i bk8: 26a 324917i bk9: 28a 324903i bk10: 112a 324582i bk11: 112a 324517i bk12: 144a 324535i bk13: 146a 324562i bk14: 162a 324449i bk15: 168a 324237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0295487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26772, Miss = 535, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27932, Miss = 531, Miss_rate = 0.019, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26848, Miss = 532, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27213, Miss = 526, Miss_rate = 0.019, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26486, Miss = 533, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26028, Miss = 529, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26721, Miss = 530, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 27632, Miss = 528, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31290, Miss = 532, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26654, Miss = 534, Miss_rate = 0.020, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30777, Miss = 532, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25239, Miss = 534, Miss_rate = 0.021, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 329592
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468342
icnt_total_pkts_simt_to_mem=873321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659180
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1341648
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000402576
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 12)
Accepted packet rate average = 0.000402576
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 12)
Injected flit rate average = 0.00100644
	minimum = 0 (at node 0)
	maximum = 0.0108696 (at node 19)
Accepted flit rate average= 0.00100644
	minimum = 0 (at node 0)
	maximum = 0.0199275 (at node 12)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1695 (10 samples)
	minimum = 6 (10 samples)
	maximum = 152 (10 samples)
Network latency average = 13.4285 (10 samples)
	minimum = 6 (10 samples)
	maximum = 138.7 (10 samples)
Flit latency average = 12.2778 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.1 (10 samples)
Fragmentation average = 0.00314997 (10 samples)
	minimum = 0 (10 samples)
	maximum = 49 (10 samples)
Injected packet rate average = 0.0406857 (10 samples)
	minimum = 0.0267974 (10 samples)
	maximum = 0.0674402 (10 samples)
Accepted packet rate average = 0.0406857 (10 samples)
	minimum = 0.0267974 (10 samples)
	maximum = 0.0674402 (10 samples)
Injected flit rate average = 0.0985568 (10 samples)
	minimum = 0.0577774 (10 samples)
	maximum = 0.200212 (10 samples)
Accepted flit rate average = 0.0985568 (10 samples)
	minimum = 0.0508161 (10 samples)
	maximum = 0.172797 (10 samples)
Injected packet size average = 2.42239 (10 samples)
Accepted packet size average = 2.42239 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 170233 (inst/sec)
gpgpu_simulation_rate = 3648 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,426864)
GPGPU-Sim uArch: cycles simulated: 427364  inst.: 19924925 (ipc=15.2) sim_rate=168855 (inst/sec) elapsed = 0:0:01:58 / Sat Jul 28 12:49:39 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1118,426864), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 0.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1119
gpu_sim_insn = 13620
gpu_ipc =      12.1716
gpu_tot_sim_cycle = 427983
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      46.5695
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=168906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394936
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22963, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 46497, Miss = 23397, Miss_rate = 0.503, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36116, Miss = 17703, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326138
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1341125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34520
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846255	W0_Idle:332498	W0_Scoreboard:3177677	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276160 {8:34520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4694720 {136:34520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 427982 
mrq_lat_table:4136 	931 	1146 	515 	626 	540 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312824 	16315 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17642 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17028 	14510 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	664 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	835 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.125000 19.285715 18.571428 16.000000 11.857142 11.857142  2.400000  2.600000  5.545455  5.333333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.444445 15.111111 16.125000 15.875000 12.000000 11.428572  2.200000  2.000000  6.100000  5.818182 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 17.250000 15.111111 15.875000 16.500000 12.000000 11.285714  2.333333  2.500000  5.454545  7.111111 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 15.222222 17.000000 15.750000 16.250000 11.714286 11.285714  2.800000  2.800000  6.666667  6.777778 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 13.800000 15.555555 15.875000 16.500000 11.714286 11.000000  2.400000  2.333333  5.636364  5.818182 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.700000 16.875000 15.875000 18.857143 12.142858 10.714286  2.600000  2.666667  6.600000  5.818182 12.000000 12.166667 12.428572 13.142858 
average row locality = 8230/715 = 11.510489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        51        53        12        13        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        54        50        11        12        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        54        49        13        14        52        56        74        73        82        81 
dram[3]:        78        74       103       103        80        82        52        49        14        14        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        52        49        12        13        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        55        47        13        14        56        56        72        73        81        84 
total reads: 6410
bank skew: 106/11 = 9.64
chip skew: 1072/1064 = 1.01
number of total write accesses:
dram[0]:        24        26        34        32        46        46        32        30         0         0         8         9         0         0         8         6 
dram[1]:        24        26        35        34        47        46        30        30         0         2         8         8         0         0         8         6 
dram[2]:        24        26        34        34        46        48        30        30         1         1         8         8         0         0         8         8 
dram[3]:        24        26        34        33        46        48        30        30         0         0         7         7         0         0         8         8 
dram[4]:        24        26        34        34        46        49        30        28         0         1         6         9         0         0         8         8 
dram[5]:        26        26        33        34        46        48        30        28         0         2        10         8         0         0         6         8 
total reads: 1820
min_bank_accesses = 0!
chip skew: 306/301 = 1.02
average mf latency per bank:
dram[0]:        999      1204      1152      1199       496       502       137       141      2976      6856     73619     74065      2698      1888      1221      1199
dram[1]:       1004      1161      1150      1212       506       510       142       141      4522      5111     73681     72958      3153      1943      1265      1216
dram[2]:       1129       963      1154      1202      1390       486       145       137      5015      6290     76084     72287      1731      2540      1245       989
dram[3]:       1171       983      1166      1194       514       451       147       138      6909      5248     79999     82493      2060      2748      1421      1078
dram[4]:       1059      1131      1169      1265       501       447       137       143      6348      6399     90660     74170      2986      1834      1191      1024
dram[5]:       1031      1113      1240      1201       502       446       144       139      6287      5715     81069     66924      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f6116c7bf30 :  mf: uid=1954475, sid00:w15, part=0, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (427982), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322908 n_act=119 n_pre=103 n_req=1373 n_rd=2143 n_write=602 bw_util=0.01685
n_activity=12010 dram_eff=0.4571
bk0: 160a 324999i bk1: 150a 324765i bk2: 206a 324457i bk3: 206a 324462i bk4: 168a 324480i bk5: 164a 324451i bk6: 101a 325071i bk7: 106a 324941i bk8: 24a 325782i bk9: 26a 325775i bk10: 106a 325461i bk11: 110a 325341i bk12: 148a 325356i bk13: 148a 325379i bk14: 160a 325262i bk15: 160a 325131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.029542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322913 n_act=121 n_pre=105 n_req=1368 n_rd=2128 n_write=608 bw_util=0.01679
n_activity=11947 dram_eff=0.458
bk0: 152a 324953i bk1: 152a 324841i bk2: 208a 324398i bk3: 204a 324409i bk4: 164a 324424i bk5: 162a 324475i bk6: 108a 325075i bk7: 100a 324998i bk8: 22a 325782i bk9: 24a 325755i bk10: 106a 325459i bk11: 112a 325334i bk12: 146a 325347i bk13: 146a 325396i bk14: 162a 325233i bk15: 160a 325229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0284833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322905 n_act=119 n_pre=103 n_req=1374 n_rd=2136 n_write=612 bw_util=0.01687
n_activity=11982 dram_eff=0.4587
bk0: 150a 324922i bk1: 148a 324805i bk2: 208a 324424i bk3: 204a 324480i bk4: 162a 324487i bk5: 168a 324323i bk6: 108a 325001i bk7: 98a 325029i bk8: 26a 325757i bk9: 28a 325750i bk10: 104a 325430i bk11: 112a 325397i bk12: 148a 325374i bk13: 146a 325413i bk14: 164a 325194i bk15: 162a 325049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0302754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322931 n_act=115 n_pre=99 n_req=1365 n_rd=2128 n_write=602 bw_util=0.01675
n_activity=11940 dram_eff=0.4573
bk0: 156a 324916i bk1: 148a 324857i bk2: 206a 324542i bk3: 206a 324386i bk4: 160a 324501i bk5: 164a 324409i bk6: 104a 325010i bk7: 98a 325020i bk8: 28a 325748i bk9: 28a 325760i bk10: 106a 325418i bk11: 108a 325347i bk12: 148a 325470i bk13: 146a 325370i bk14: 160a 325186i bk15: 162a 325054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0331906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322901 n_act=122 n_pre=106 n_req=1373 n_rd=2140 n_write=606 bw_util=0.01685
n_activity=12020 dram_eff=0.4569
bk0: 148a 324944i bk1: 148a 324932i bk2: 208a 324535i bk3: 212a 324393i bk4: 162a 324530i bk5: 166a 324239i bk6: 104a 325090i bk7: 98a 324997i bk8: 24a 325768i bk9: 26a 325747i bk10: 112a 325434i bk11: 110a 325290i bk12: 146a 325309i bk13: 146a 325343i bk14: 164a 325240i bk15: 166a 325073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=325875 n_nop=322897 n_act=120 n_pre=104 n_req=1377 n_rd=2144 n_write=610 bw_util=0.0169
n_activity=12005 dram_eff=0.4588
bk0: 148a 324808i bk1: 154a 324892i bk2: 208a 324383i bk3: 202a 324319i bk4: 162a 324551i bk5: 168a 324335i bk6: 110a 324970i bk7: 94a 325045i bk8: 26a 325769i bk9: 28a 325755i bk10: 112a 325401i bk11: 112a 325345i bk12: 144a 325387i bk13: 146a 325414i bk14: 162a 325301i bk15: 168a 325089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0296156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26774, Miss = 537, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27936, Miss = 535, Miss_rate = 0.019, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26850, Miss = 534, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27217, Miss = 530, Miss_rate = 0.019, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26488, Miss = 535, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26032, Miss = 533, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26725, Miss = 534, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 27634, Miss = 530, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31292, Miss = 534, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26656, Miss = 536, Miss_rate = 0.020, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30781, Miss = 536, Miss_rate = 0.017, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25241, Miss = 536, Miss_rate = 0.021, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 329626
L2_total_cache_misses = 6410
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468448
icnt_total_pkts_simt_to_mem=873419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1471
	minimum = 6
	maximum = 30
Network latency average = 10.1324
	minimum = 6
	maximum = 30
Slowest packet = 659218
Flit latency average = 8.96569
	minimum = 6
	maximum = 26
Slowest flit = 1341761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225069
	minimum = 0 (at node 1)
	maximum = 0.0303843 (at node 0)
Accepted packet rate average = 0.00225069
	minimum = 0 (at node 1)
	maximum = 0.0303843 (at node 0)
Injected flit rate average = 0.00675206
	minimum = 0 (at node 1)
	maximum = 0.0875782 (at node 0)
Accepted flit rate average= 0.00675206
	minimum = 0 (at node 1)
	maximum = 0.0947274 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5311 (11 samples)
	minimum = 6 (11 samples)
	maximum = 140.909 (11 samples)
Network latency average = 13.1289 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.818 (11 samples)
Flit latency average = 11.9767 (11 samples)
	minimum = 6 (11 samples)
	maximum = 125.182 (11 samples)
Fragmentation average = 0.00286361 (11 samples)
	minimum = 0 (11 samples)
	maximum = 44.5455 (11 samples)
Injected packet rate average = 0.0371916 (11 samples)
	minimum = 0.0243613 (11 samples)
	maximum = 0.0640714 (11 samples)
Accepted packet rate average = 0.0371916 (11 samples)
	minimum = 0.0243613 (11 samples)
	maximum = 0.0640714 (11 samples)
Injected flit rate average = 0.0902109 (11 samples)
	minimum = 0.0525249 (11 samples)
	maximum = 0.189972 (11 samples)
Accepted flit rate average = 0.0902109 (11 samples)
	minimum = 0.0461965 (11 samples)
	maximum = 0.165699 (11 samples)
Injected packet size average = 2.42557 (11 samples)
Accepted packet size average = 2.42557 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 58 sec (118 sec)
gpgpu_simulation_rate = 168906 (inst/sec)
gpgpu_simulation_rate = 3626 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,427983)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,427983)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (98,427983), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 440983  inst.: 19942585 (ipc= 0.9) sim_rate=167584 (inst/sec) elapsed = 0:0:01:59 / Sat Jul 28 12:49:40 2018
GPGPU-Sim uArch: cycles simulated: 456483  inst.: 19953377 (ipc= 0.8) sim_rate=166278 (inst/sec) elapsed = 0:0:02:00 / Sat Jul 28 12:49:41 2018
GPGPU-Sim uArch: cycles simulated: 472483  inst.: 19964473 (ipc= 0.8) sim_rate=164995 (inst/sec) elapsed = 0:0:02:01 / Sat Jul 28 12:49:42 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52236,427983), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 52237
gpu_sim_insn = 38872
gpu_ipc =       0.7441
gpu_tot_sim_cycle = 480220
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      41.5847
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=165039

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397495
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22963, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 48092, Miss = 24070, Miss_rate = 0.500, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44183, Miss = 22458, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36116, Miss = 17703, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326811
	L1D_total_cache_miss_rate = 0.5072
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 265344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1341219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34694
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846257	W0_Idle:387876	W0_Scoreboard:3222385	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277552 {8:34694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4718384 {136:34694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 480219 
mrq_lat_table:4374 	946 	1146 	515 	626 	540 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313498 	16315 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18316 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17193 	14519 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	1164 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	940 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.625000 17.875000 18.571428 16.000000 13.285714 13.285714  2.833333  2.833333  5.818182  5.333333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.888889 15.777778 16.125000 15.875000 13.428572 12.857142  2.500000  2.250000  6.300000  5.909091 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 15.666667 15.666667 15.875000 16.500000 13.428572 12.714286  2.571429  2.714286  5.636364  7.222222 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 15.777778 15.750000 16.250000 13.142858 12.857142  3.000000  3.000000  6.777778  7.000000 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.600000 15.875000 16.500000 13.142858 12.714286  2.666667  2.571429  5.818182  6.000000 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.000000 15.333333 15.875000 18.857143 13.571428 12.428572  2.833333  2.857143  6.700000  6.000000 12.000000 12.166667 12.428572 13.142858 
average row locality = 8483/734 = 11.557220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        17        17        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        64        60        15        16        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        64        59        17        18        52        56        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        18        18        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        16        17        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        17        18        56        56        72        73        81        84 
total reads: 6584
bank skew: 106/15 = 7.07
chip skew: 1102/1092 = 1.01
number of total write accesses:
dram[0]:        24        26        38        40        46        46        32        30         0         0        11         9         0         0         8         6 
dram[1]:        24        26        39        40        47        46        30        30         0         2        10         9         0         0         8         6 
dram[2]:        24        26        37        39        46        48        30        30         1         1        10         9         0         0         8         8 
dram[3]:        24        26        38        39        46        48        30        30         0         0         8         9         0         0         8         8 
dram[4]:        24        26        39        40        46        49        30        28         0         1         8        11         0         0         8         8 
dram[5]:        26        26        39        37        46        48        30        28         0         2        11        10         0         0         6         8 
total reads: 1899
min_bank_accesses = 0!
chip skew: 318/314 = 1.01
average mf latency per bank:
dram[0]:        999      1204      1120      1132       496       502       145       149      2163      5292     70168     74065      2698      1888      1221      1199
dram[1]:       1004      1161      1118      1161       506       510       149       149      3373      4022     71342     71835      3153      1943      1265      1216
dram[2]:       1129       963      1130      1160      1390       486       152       146      3947      5010     73629     71175      1731      2540      1245       989
dram[3]:       1171       983      1133      1144       514       451       154       925      5421      4129     78687     79874      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1213       501       447       145       152      4814      5024     87827     71922      2986      1834      1191      1024
dram[5]:       1031      1113      1188      1175       502       446       151       149      4857      4614     79859     64896      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362587 n_act=122 n_pre=106 n_req=1417 n_rd=2202 n_write=632 bw_util=0.0155
n_activity=12472 dram_eff=0.4545
bk0: 160a 364774i bk1: 150a 364540i bk2: 206a 364188i bk3: 206a 364148i bk4: 168a 364253i bk5: 164a 364224i bk6: 122a 364803i bk7: 126a 364676i bk8: 34a 365528i bk9: 34a 365524i bk10: 106a 365201i bk11: 110a 365114i bk12: 148a 365130i bk13: 148a 365153i bk14: 160a 365037i bk15: 160a 364906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0263285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362601 n_act=123 n_pre=107 n_req=1409 n_rd=2184 n_write=634 bw_util=0.01541
n_activity=12367 dram_eff=0.4557
bk0: 152a 364727i bk1: 152a 364615i bk2: 208a 364128i bk3: 204a 364117i bk4: 164a 364198i bk5: 162a 364249i bk6: 128a 364810i bk7: 120a 364733i bk8: 30a 365533i bk9: 32a 365505i bk10: 106a 365209i bk11: 112a 365096i bk12: 146a 365121i bk13: 146a 365170i bk14: 162a 365007i bk15: 160a 365003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.025385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362595 n_act=122 n_pre=106 n_req=1413 n_rd=2192 n_write=634 bw_util=0.01546
n_activity=12374 dram_eff=0.4568
bk0: 150a 364696i bk1: 148a 364579i bk2: 208a 364165i bk3: 204a 364198i bk4: 162a 364261i bk5: 168a 364097i bk6: 128a 364735i bk7: 118a 364763i bk8: 34a 365508i bk9: 36a 365500i bk10: 104a 365181i bk11: 112a 365160i bk12: 148a 365148i bk13: 146a 365187i bk14: 164a 364968i bk15: 162a 364823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0269822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362613 n_act=119 n_pre=103 n_req=1407 n_rd=2186 n_write=628 bw_util=0.01539
n_activity=12368 dram_eff=0.455
bk0: 156a 364692i bk1: 148a 364633i bk2: 206a 364273i bk3: 206a 364094i bk4: 160a 364273i bk5: 164a 364181i bk6: 124a 364743i bk7: 120a 364750i bk8: 36a 365498i bk9: 36a 365509i bk10: 106a 365179i bk11: 108a 365099i bk12: 148a 365244i bk13: 146a 365145i bk14: 160a 364961i bk15: 162a 364829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0295803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362579 n_act=125 n_pre=109 n_req=1418 n_rd=2200 n_write=636 bw_util=0.01551
n_activity=12484 dram_eff=0.4543
bk0: 148a 364719i bk1: 148a 364707i bk2: 208a 364257i bk3: 212a 364102i bk4: 162a 364304i bk5: 166a 364013i bk6: 124a 364824i bk7: 122a 364725i bk8: 32a 365520i bk9: 34a 365497i bk10: 112a 365184i bk11: 110a 365040i bk12: 146a 365081i bk13: 146a 365116i bk14: 164a 365013i bk15: 166a 364846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0300753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365649 n_nop=362579 n_act=124 n_pre=108 n_req=1419 n_rd=2204 n_write=634 bw_util=0.01552
n_activity=12427 dram_eff=0.4567
bk0: 148a 364584i bk1: 154a 364668i bk2: 208a 364092i bk3: 202a 364059i bk4: 162a 364323i bk5: 168a 364107i bk6: 130a 364703i bk7: 118a 364770i bk8: 34a 365518i bk9: 36a 365503i bk10: 112a 365163i bk11: 112a 365097i bk12: 144a 365162i bk13: 146a 365189i bk14: 162a 365077i bk15: 168a 364865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0263942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26789, Miss = 552, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27950, Miss = 549, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26864, Miss = 548, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27231, Miss = 544, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26502, Miss = 549, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26046, Miss = 547, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26739, Miss = 548, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28149, Miss = 545, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31306, Miss = 548, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26672, Miss = 552, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30795, Miss = 550, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25257, Miss = 552, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 330300
L2_total_cache_misses = 6584
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469818
icnt_total_pkts_simt_to_mem=874593
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93991
	minimum = 6
	maximum = 16
Network latency average = 6.93991
	minimum = 6
	maximum = 16
Slowest packet = 659429
Flit latency average = 6.11439
	minimum = 6
	maximum = 12
Slowest flit = 1342204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000955758
	minimum = 0 (at node 0)
	maximum = 0.0129027 (at node 1)
Accepted packet rate average = 0.000955758
	minimum = 0 (at node 0)
	maximum = 0.0129027 (at node 1)
Injected flit rate average = 0.00180374
	minimum = 0 (at node 0)
	maximum = 0.0224745 (at node 1)
Accepted flit rate average= 0.00180374
	minimum = 0 (at node 0)
	maximum = 0.0262266 (at node 1)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7318 (12 samples)
	minimum = 6 (12 samples)
	maximum = 130.5 (12 samples)
Network latency average = 12.6131 (12 samples)
	minimum = 6 (12 samples)
	maximum = 119.417 (12 samples)
Flit latency average = 11.4882 (12 samples)
	minimum = 6 (12 samples)
	maximum = 115.75 (12 samples)
Fragmentation average = 0.00262498 (12 samples)
	minimum = 0 (12 samples)
	maximum = 40.8333 (12 samples)
Injected packet rate average = 0.0341719 (12 samples)
	minimum = 0.0223312 (12 samples)
	maximum = 0.0598074 (12 samples)
Accepted packet rate average = 0.0341719 (12 samples)
	minimum = 0.0223312 (12 samples)
	maximum = 0.0598074 (12 samples)
Injected flit rate average = 0.0828436 (12 samples)
	minimum = 0.0481478 (12 samples)
	maximum = 0.176014 (12 samples)
Accepted flit rate average = 0.0828436 (12 samples)
	minimum = 0.0423467 (12 samples)
	maximum = 0.154077 (12 samples)
Injected packet size average = 2.42432 (12 samples)
Accepted packet size average = 2.42432 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 165039 (inst/sec)
gpgpu_simulation_rate = 3968 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,480220)
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,480220)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (98,480220), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (531,480220), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 3.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 532
gpu_sim_insn = 2792
gpu_ipc =       5.2481
gpu_tot_sim_cycle = 480752
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      41.5445
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=165062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397549
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22963, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 48092, Miss = 24070, Miss_rate = 0.500, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44186, Miss = 22460, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44268, Miss = 22530, Miss_rate = 0.509, Pending_hits = 3649, Reservation_fails = 70937
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36116, Miss = 17703, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326813
	L1D_total_cache_miss_rate = 0.5072
	L1D_total_cache_pending_hits = 49005
	L1D_total_cache_reservation_fails = 906964
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 265344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1341219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34696
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1846259	W0_Idle:388564	W0_Scoreboard:3222885	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277568 {8:34696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4718656 {136:34696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 480751 
mrq_lat_table:4375 	946 	1146 	515 	626 	540 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313501 	16315 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18319 	33921 	102239 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17195 	14519 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	1165 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	942 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.625000 17.875000 18.571428 16.000000 13.285714 13.285714  2.833333  2.833333  5.818182  5.333333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.888889 15.777778 16.125000 15.875000 13.428572 12.857142  2.666667  2.250000  6.300000  5.909091 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 15.666667 15.666667 15.875000 16.500000 13.428572 12.714286  2.571429  2.714286  5.636364  7.222222 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 15.777778 15.750000 16.250000 13.142858 12.857142  3.000000  3.000000  6.777778  7.000000 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.600000 15.875000 16.500000 13.142858 12.714286  2.666667  2.571429  5.818182  6.000000 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.000000 15.333333 15.875000 18.857143 13.571428 12.428572  2.833333  2.857143  6.700000  6.000000 12.000000 12.166667 12.428572 13.142858 
average row locality = 8484/734 = 11.558583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        17        17        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        64        60        16        16        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        64        59        17        18        52        56        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        18        18        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        16        17        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        17        18        56        56        72        73        81        84 
total reads: 6585
bank skew: 106/16 = 6.62
chip skew: 1102/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        38        40        46        46        32        30         0         0        11         9         0         0         8         6 
dram[1]:        24        26        39        40        47        46        30        30         0         2        10         9         0         0         8         6 
dram[2]:        24        26        37        39        46        48        30        30         1         1        10         9         0         0         8         8 
dram[3]:        24        26        38        39        46        48        30        30         0         0         8         9         0         0         8         8 
dram[4]:        24        26        39        40        46        49        30        28         0         1         8        11         0         0         8         8 
dram[5]:        26        26        39        37        46        48        30        28         0         2        11        10         0         0         6         8 
total reads: 1899
min_bank_accesses = 0!
chip skew: 318/314 = 1.01
average mf latency per bank:
dram[0]:        999      1204      1120      1132       496       502       145       149      2163      5292     70168     74065      2698      1888      1221      1199
dram[1]:       1004      1161      1118      1161       506       510       149       149      3175      4022     71342     71835      3153      1943      1265      1216
dram[2]:       1129       963      1130      1160      1390       486       152       146      3947      5010     73629     71175      1731      2540      1245       989
dram[3]:       1171       983      1133      1144       514       451       154       928      5421      4129     78687     79874      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1213       501       447       145       152      4814      5024     87827     71922      2986      1834      1191      1024
dram[5]:       1031      1113      1188      1175       502       446       151       149      4857      4614     79859     64896      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=362992 n_act=122 n_pre=106 n_req=1417 n_rd=2202 n_write=632 bw_util=0.01548
n_activity=12472 dram_eff=0.4545
bk0: 160a 365179i bk1: 150a 364945i bk2: 206a 364593i bk3: 206a 364553i bk4: 168a 364658i bk5: 164a 364629i bk6: 122a 365208i bk7: 126a 365081i bk8: 34a 365933i bk9: 34a 365929i bk10: 106a 365606i bk11: 110a 365519i bk12: 148a 365535i bk13: 148a 365558i bk14: 160a 365442i bk15: 160a 365311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0262994
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=363004 n_act=123 n_pre=107 n_req=1410 n_rd=2186 n_write=634 bw_util=0.01541
n_activity=12375 dram_eff=0.4558
bk0: 152a 365132i bk1: 152a 365020i bk2: 208a 364533i bk3: 204a 364522i bk4: 164a 364603i bk5: 162a 364654i bk6: 128a 365215i bk7: 120a 365138i bk8: 32a 365934i bk9: 32a 365910i bk10: 106a 365614i bk11: 112a 365501i bk12: 146a 365526i bk13: 146a 365575i bk14: 162a 365412i bk15: 160a 365408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0253569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=363000 n_act=122 n_pre=106 n_req=1413 n_rd=2192 n_write=634 bw_util=0.01544
n_activity=12374 dram_eff=0.4568
bk0: 150a 365101i bk1: 148a 364984i bk2: 208a 364570i bk3: 204a 364603i bk4: 162a 364666i bk5: 168a 364502i bk6: 128a 365140i bk7: 118a 365168i bk8: 34a 365913i bk9: 36a 365905i bk10: 104a 365586i bk11: 112a 365565i bk12: 148a 365553i bk13: 146a 365592i bk14: 164a 365373i bk15: 162a 365228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0269523
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=363018 n_act=119 n_pre=103 n_req=1407 n_rd=2186 n_write=628 bw_util=0.01537
n_activity=12368 dram_eff=0.455
bk0: 156a 365097i bk1: 148a 365038i bk2: 206a 364678i bk3: 206a 364499i bk4: 160a 364678i bk5: 164a 364586i bk6: 124a 365148i bk7: 120a 365155i bk8: 36a 365903i bk9: 36a 365914i bk10: 106a 365584i bk11: 108a 365504i bk12: 148a 365649i bk13: 146a 365550i bk14: 160a 365366i bk15: 162a 365234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0295476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=362984 n_act=125 n_pre=109 n_req=1418 n_rd=2200 n_write=636 bw_util=0.01549
n_activity=12484 dram_eff=0.4543
bk0: 148a 365124i bk1: 148a 365112i bk2: 208a 364662i bk3: 212a 364507i bk4: 162a 364709i bk5: 166a 364418i bk6: 124a 365229i bk7: 122a 365130i bk8: 32a 365925i bk9: 34a 365902i bk10: 112a 365589i bk11: 110a 365445i bk12: 146a 365486i bk13: 146a 365521i bk14: 164a 365418i bk15: 166a 365251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.030042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=366054 n_nop=362984 n_act=124 n_pre=108 n_req=1419 n_rd=2204 n_write=634 bw_util=0.01551
n_activity=12427 dram_eff=0.4567
bk0: 148a 364989i bk1: 154a 365073i bk2: 208a 364497i bk3: 202a 364464i bk4: 162a 364728i bk5: 168a 364512i bk6: 130a 365108i bk7: 118a 365175i bk8: 34a 365923i bk9: 36a 365908i bk10: 112a 365568i bk11: 112a 365502i bk12: 144a 365567i bk13: 146a 365594i bk14: 162a 365482i bk15: 168a 365270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.026365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26789, Miss = 552, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27950, Miss = 549, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26865, Miss = 549, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27231, Miss = 544, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26502, Miss = 549, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26046, Miss = 547, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26739, Miss = 548, Miss_rate = 0.020, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28151, Miss = 545, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31306, Miss = 548, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26672, Miss = 552, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30795, Miss = 550, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25257, Miss = 552, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 330303
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469829
icnt_total_pkts_simt_to_mem=874597
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660602
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000417711
	minimum = 0 (at node 0)
	maximum = 0.0056391 (at node 3)
Accepted packet rate average = 0.000417711
	minimum = 0 (at node 0)
	maximum = 0.0056391 (at node 3)
Injected flit rate average = 0.00104428
	minimum = 0 (at node 0)
	maximum = 0.0112782 (at node 22)
Accepted flit rate average= 0.00104428
	minimum = 0 (at node 0)
	maximum = 0.0206767 (at node 3)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0986 (13 samples)
	minimum = 6 (13 samples)
	maximum = 121.231 (13 samples)
Network latency average = 12.2198 (13 samples)
	minimum = 6 (13 samples)
	maximum = 111 (13 samples)
Flit latency average = 11.066 (13 samples)
	minimum = 6 (13 samples)
	maximum = 107.308 (13 samples)
Fragmentation average = 0.00242306 (13 samples)
	minimum = 0 (13 samples)
	maximum = 37.6923 (13 samples)
Injected packet rate average = 0.0315755 (13 samples)
	minimum = 0.0206134 (13 samples)
	maximum = 0.0556406 (13 samples)
Accepted packet rate average = 0.0315755 (13 samples)
	minimum = 0.0206134 (13 samples)
	maximum = 0.0556406 (13 samples)
Injected flit rate average = 0.0765514 (13 samples)
	minimum = 0.0444442 (13 samples)
	maximum = 0.163342 (13 samples)
Accepted flit rate average = 0.0765514 (13 samples)
	minimum = 0.0390893 (13 samples)
	maximum = 0.143815 (13 samples)
Injected packet size average = 2.42439 (13 samples)
Accepted packet size average = 2.42439 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 165062 (inst/sec)
gpgpu_simulation_rate = 3973 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,480752)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,480752)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,0,0) tid=(25,7,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(11,0,0) tid=(25,8,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(4,0,0) tid=(21,26,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (404,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (404,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(405,480752)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (405,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (406,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (409,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (410,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (412,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (413,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (415,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (416,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (417,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (417,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (420,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (421,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 481252  inst.: 20297805 (ipc=650.4) sim_rate=166375 (inst/sec) elapsed = 0:0:02:02 / Sat Jul 28 12:49:43 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(17,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (818,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1373,480752), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1374
gpu_sim_insn = 354304
gpu_ipc =     257.8632
gpu_tot_sim_cycle = 482126
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      42.1610
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43023
gpu_total_sim_rate=166613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 404205
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22963, Miss_rate = 0.510, Pending_hits = 3218, Reservation_fails = 67386
	L1D_cache_core[1]: Access = 48092, Miss = 24070, Miss_rate = 0.500, Pending_hits = 3228, Reservation_fails = 69461
	L1D_cache_core[2]: Access = 45212, Miss = 22983, Miss_rate = 0.508, Pending_hits = 3241, Reservation_fails = 66224
	L1D_cache_core[3]: Access = 44186, Miss = 22460, Miss_rate = 0.508, Pending_hits = 3681, Reservation_fails = 63377
	L1D_cache_core[4]: Access = 44175, Miss = 22923, Miss_rate = 0.519, Pending_hits = 3630, Reservation_fails = 70081
	L1D_cache_core[5]: Access = 44412, Miss = 22572, Miss_rate = 0.508, Pending_hits = 3690, Reservation_fails = 71104
	L1D_cache_core[6]: Access = 44778, Miss = 23116, Miss_rate = 0.516, Pending_hits = 3530, Reservation_fails = 63973
	L1D_cache_core[7]: Access = 45878, Miss = 23487, Miss_rate = 0.512, Pending_hits = 3598, Reservation_fails = 62370
	L1D_cache_core[8]: Access = 45954, Miss = 23448, Miss_rate = 0.510, Pending_hits = 3281, Reservation_fails = 68465
	L1D_cache_core[9]: Access = 48155, Miss = 25046, Miss_rate = 0.520, Pending_hits = 3252, Reservation_fails = 68087
	L1D_cache_core[10]: Access = 44462, Miss = 22208, Miss_rate = 0.499, Pending_hits = 3682, Reservation_fails = 62200
	L1D_cache_core[11]: Access = 34256, Miss = 16955, Miss_rate = 0.495, Pending_hits = 2750, Reservation_fails = 44316
	L1D_cache_core[12]: Access = 36116, Miss = 17703, Miss_rate = 0.490, Pending_hits = 2747, Reservation_fails = 44247
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2741, Reservation_fails = 35022
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2777, Reservation_fails = 50818
	L1D_total_cache_accesses = 644505
	L1D_total_cache_misses = 326855
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 49046
	L1D_total_cache_reservation_fails = 907131
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 265395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249383
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5288, 5288, 5288, 5288, 5288, 5288, 5288, 5288, 664, 664, 392, 392, 392, 392, 392, 392, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1341402
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34708
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1847108	W0_Idle:389625	W0_Scoreboard:3224245	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277664 {8:34708,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4720288 {136:34708,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 482125 
mrq_lat_table:4384 	949 	1146 	515 	626 	540 	281 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313553 	16315 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18349 	33941 	102241 	168128 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17205 	14521 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	1205 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	944 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.625000 17.875000 18.571428 16.000000 13.285714 13.285714  2.833333  3.333333  5.818182  5.333333 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.888889 15.777778 16.125000 15.875000 13.428572 12.857142  2.666667  2.375000  6.300000  5.909091 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 15.666667 15.666667 15.875000 16.500000 13.428572 12.714286  2.857143  2.714286  5.636364  7.222222 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 15.777778 15.750000 16.250000 13.142858 12.857142  3.333333  3.000000  6.777778  7.000000 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.600000 15.875000 16.500000 13.142858 12.714286  3.000000  2.571429  5.818182  6.000000 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.000000 15.333333 15.875000 18.857143 13.571428 12.428572  3.166667  2.857143  6.700000  6.000000 12.000000 12.166667 12.428572 13.142858 
average row locality = 8496/734 = 11.574932
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        17        20        53        55        74        74        80        80 
dram[1]:        76        76       104       102        82        81        64        60        16        17        53        56        73        73        81        80 
dram[2]:        75        74       104       102        81        84        64        59        19        18        52        56        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        20        18        53        54        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        18        17        56        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        19        18        56        56        72        73        81        84 
total reads: 6597
bank skew: 106/16 = 6.62
chip skew: 1104/1094 = 1.01
number of total write accesses:
dram[0]:        24        26        38        40        46        46        32        30         0         0        11         9         0         0         8         6 
dram[1]:        24        26        39        40        47        46        30        30         0         2        10         9         0         0         8         6 
dram[2]:        24        26        37        39        46        48        30        30         1         1        10         9         0         0         8         8 
dram[3]:        24        26        38        39        46        48        30        30         0         0         8         9         0         0         8         8 
dram[4]:        24        26        39        40        46        49        30        28         0         1         8        11         0         0         8         8 
dram[5]:        26        26        39        37        46        48        30        28         0         2        11        10         0         0         6         8 
total reads: 1899
min_bank_accesses = 0!
chip skew: 318/314 = 1.01
average mf latency per bank:
dram[0]:        999      1204      1120      1132       496       502       145       149      2163      4589     70168     74065      2698      1888      1221      1199
dram[1]:       1004      1161      1118      1161       506       510       149       149      3175      3821     71342     71835      3153      1943      1265      1216
dram[2]:       1129       963      1130      1160      1390       486       152       146      3634      5010     73629     71175      1731      2540      1245       989
dram[3]:       1171       983      1133      1144       514       451       154       928      4959      4129     78687     79874      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1213       501       447       145       152      4368      5024     87827     71922      2986      1834      1191      1024
dram[5]:       1031      1113      1188      1175       502       446       151       149      4429      4614     79859     64896      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364032 n_act=122 n_pre=106 n_req=1420 n_rd=2208 n_write=632 bw_util=0.01547
n_activity=12496 dram_eff=0.4545
bk0: 160a 366225i bk1: 150a 365991i bk2: 206a 365639i bk3: 206a 365599i bk4: 168a 365704i bk5: 164a 365675i bk6: 122a 366254i bk7: 126a 366127i bk8: 34a 366979i bk9: 40a 366963i bk10: 106a 366652i bk11: 110a 366565i bk12: 148a 366581i bk13: 148a 366604i bk14: 160a 366488i bk15: 160a 366357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0262245
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364048 n_act=123 n_pre=107 n_req=1411 n_rd=2188 n_write=634 bw_util=0.01537
n_activity=12383 dram_eff=0.4558
bk0: 152a 366178i bk1: 152a 366066i bk2: 208a 365579i bk3: 204a 365568i bk4: 164a 365649i bk5: 162a 365700i bk6: 128a 366261i bk7: 120a 366184i bk8: 32a 366980i bk9: 34a 366952i bk10: 106a 366660i bk11: 112a 366547i bk12: 146a 366572i bk13: 146a 366621i bk14: 162a 366458i bk15: 160a 366454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0252847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364042 n_act=122 n_pre=106 n_req=1415 n_rd=2196 n_write=634 bw_util=0.01542
n_activity=12390 dram_eff=0.4568
bk0: 150a 366147i bk1: 148a 366030i bk2: 208a 365616i bk3: 204a 365649i bk4: 162a 365712i bk5: 168a 365548i bk6: 128a 366186i bk7: 118a 366214i bk8: 38a 366951i bk9: 36a 366951i bk10: 104a 366632i bk11: 112a 366611i bk12: 148a 366599i bk13: 146a 366638i bk14: 164a 366419i bk15: 162a 366274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0268755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364060 n_act=119 n_pre=103 n_req=1409 n_rd=2190 n_write=628 bw_util=0.01535
n_activity=12384 dram_eff=0.4551
bk0: 156a 366143i bk1: 148a 366084i bk2: 206a 365724i bk3: 206a 365545i bk4: 160a 365724i bk5: 164a 365632i bk6: 124a 366194i bk7: 120a 366201i bk8: 40a 366941i bk9: 36a 366960i bk10: 106a 366630i bk11: 108a 366550i bk12: 148a 366695i bk13: 146a 366596i bk14: 160a 366412i bk15: 162a 366280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294634
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364026 n_act=125 n_pre=109 n_req=1420 n_rd=2204 n_write=636 bw_util=0.01547
n_activity=12500 dram_eff=0.4544
bk0: 148a 366170i bk1: 148a 366158i bk2: 208a 365708i bk3: 212a 365553i bk4: 162a 365755i bk5: 166a 365464i bk6: 124a 366275i bk7: 122a 366176i bk8: 36a 366963i bk9: 34a 366948i bk10: 112a 366635i bk11: 110a 366491i bk12: 146a 366532i bk13: 146a 366567i bk14: 164a 366464i bk15: 166a 366297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=367100 n_nop=364026 n_act=124 n_pre=108 n_req=1421 n_rd=2208 n_write=634 bw_util=0.01548
n_activity=12443 dram_eff=0.4568
bk0: 148a 366035i bk1: 154a 366119i bk2: 208a 365543i bk3: 202a 365510i bk4: 162a 365774i bk5: 168a 365558i bk6: 130a 366154i bk7: 118a 366221i bk8: 38a 366961i bk9: 36a 366954i bk10: 112a 366614i bk11: 112a 366548i bk12: 144a 366613i bk13: 146a 366640i bk14: 162a 366528i bk15: 168a 366316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0262898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26789, Miss = 552, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27961, Miss = 552, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 26865, Miss = 549, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27232, Miss = 545, Miss_rate = 0.020, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 26512, Miss = 551, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26046, Miss = 547, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 26749, Miss = 550, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28151, Miss = 545, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31316, Miss = 550, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 26672, Miss = 552, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30805, Miss = 552, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25257, Miss = 552, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 330355
L2_total_cache_misses = 6597
L2_total_cache_miss_rate = 0.0200
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469929
icnt_total_pkts_simt_to_mem=874729
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71154
	minimum = 6
	maximum = 24
Network latency average = 8.41346
	minimum = 6
	maximum = 21
Slowest packet = 660614
Flit latency average = 7.68534
	minimum = 6
	maximum = 17
Slowest flit = 1344442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00280339
	minimum = 0 (at node 0)
	maximum = 0.0378457 (at node 5)
Accepted packet rate average = 0.00280339
	minimum = 0 (at node 0)
	maximum = 0.0378457 (at node 5)
Injected flit rate average = 0.00625371
	minimum = 0 (at node 0)
	maximum = 0.0960699 (at node 5)
Accepted flit rate average= 0.00625371
	minimum = 0 (at node 0)
	maximum = 0.0727802 (at node 5)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7138 (14 samples)
	minimum = 6 (14 samples)
	maximum = 114.286 (14 samples)
Network latency average = 11.9479 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.571 (14 samples)
Flit latency average = 10.8246 (14 samples)
	minimum = 6 (14 samples)
	maximum = 100.857 (14 samples)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
Fragmentation average = 0.00224998 (14 samples)
	minimum = 0 (14 samples)
	maximum = 35 (14 samples)
Injected packet rate average = 0.0295203 (14 samples)
	minimum = 0.019141 (14 samples)
	maximum = 0.0543695 (14 samples)
Accepted packet rate average = 0.0295203 (14 samples)
	minimum = 0.019141 (14 samples)
	maximum = 0.0543695 (14 samples)
Injected flit rate average = 0.0715301 (14 samples)
	minimum = 0.0412696 (14 samples)
	maximum = 0.158537 (14 samples)
Accepted flit rate average = 0.0715301 (14 samples)
	minimum = 0.0362972 (14 samples)
	maximum = 0.138741 (14 samples)
Injected packet size average = 2.42308 (14 samples)
Accepted packet size average = 2.42308 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 166613 (inst/sec)
gpgpu_simulation_rate = 3951 (cycle/sec)
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,482126)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,482126)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,9,0) tid=(25,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,7,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 482626  inst.: 20576631 (ipc=499.5) sim_rate=167289 (inst/sec) elapsed = 0:0:02:03 / Sat Jul 28 12:49:44 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,7,0) tid=(3,19,0)
GPGPU-Sim uArch: cycles simulated: 483626  inst.: 20663129 (ipc=224.1) sim_rate=166638 (inst/sec) elapsed = 0:0:02:04 / Sat Jul 28 12:49:45 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,11,0) tid=(0,27,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2741,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2742,482126)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2802,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2810,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2813,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2830,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2836,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2838,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2848,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2857,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2862,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2926,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2939,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2990,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3000,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3005,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 486626  inst.: 20727276 (ipc=89.0) sim_rate=165818 (inst/sec) elapsed = 0:0:02:05 / Sat Jul 28 12:49:46 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5037,482126), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5038
gpu_sim_insn = 400564
gpu_ipc =      79.5085
gpu_tot_sim_cycle = 487164
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      42.5472
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43062
gpu_total_sim_rate=165819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440849
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45986, Miss = 23133, Miss_rate = 0.503, Pending_hits = 3424, Reservation_fails = 67718
	L1D_cache_core[1]: Access = 49084, Miss = 24239, Miss_rate = 0.494, Pending_hits = 3435, Reservation_fails = 69760
	L1D_cache_core[2]: Access = 46204, Miss = 23166, Miss_rate = 0.501, Pending_hits = 3431, Reservation_fails = 66505
	L1D_cache_core[3]: Access = 45178, Miss = 22638, Miss_rate = 0.501, Pending_hits = 3876, Reservation_fails = 63544
	L1D_cache_core[4]: Access = 45167, Miss = 23069, Miss_rate = 0.511, Pending_hits = 3862, Reservation_fails = 70350
	L1D_cache_core[5]: Access = 45404, Miss = 22784, Miss_rate = 0.502, Pending_hits = 3849, Reservation_fails = 71398
	L1D_cache_core[6]: Access = 45770, Miss = 23289, Miss_rate = 0.509, Pending_hits = 3732, Reservation_fails = 64252
	L1D_cache_core[7]: Access = 46870, Miss = 23721, Miss_rate = 0.506, Pending_hits = 3742, Reservation_fails = 62717
	L1D_cache_core[8]: Access = 46946, Miss = 23585, Miss_rate = 0.502, Pending_hits = 3521, Reservation_fails = 68732
	L1D_cache_core[9]: Access = 49147, Miss = 25215, Miss_rate = 0.513, Pending_hits = 3459, Reservation_fails = 68455
	L1D_cache_core[10]: Access = 45454, Miss = 22363, Miss_rate = 0.492, Pending_hits = 3901, Reservation_fails = 62492
	L1D_cache_core[11]: Access = 35248, Miss = 17138, Miss_rate = 0.486, Pending_hits = 2944, Reservation_fails = 44628
	L1D_cache_core[12]: Access = 37108, Miss = 17876, Miss_rate = 0.482, Pending_hits = 2951, Reservation_fails = 44685
	L1D_cache_core[13]: Access = 38252, Miss = 18460, Miss_rate = 0.483, Pending_hits = 3073, Reservation_fails = 35319
	L1D_cache_core[14]: Access = 38187, Miss = 18858, Miss_rate = 0.494, Pending_hits = 3025, Reservation_fails = 51129
	L1D_total_cache_accesses = 660005
	L1D_total_cache_misses = 329534
	L1D_total_cache_miss_rate = 0.4993
	L1D_total_cache_pending_hits = 52225
	L1D_total_cache_reservation_fails = 911684
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 659643
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5425, 5425, 5425, 5425, 5425, 5425, 5425, 5425, 801, 801, 529, 529, 529, 529, 529, 529, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1345955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34990
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1345955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1855603	W0_Idle:396780	W0_Scoreboard:3230659	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279920 {8:34990,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4758640 {136:34990,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 199 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 487163 
mrq_lat_table:4497 	981 	1168 	534 	639 	546 	284 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318815 	16335 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19948 	35130 	103051 	169812 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17445 	14563 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	6205 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	954 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        10        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        14         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        13         7        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         8        12        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        11         8        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         7         9        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.625000 17.875000 18.571428 16.000000 13.285714 13.285714  3.100000  2.916667  4.533333  4.857143 12.333333 12.333333 12.571428 12.285714 
dram[1]: 14.285714 14.571428 15.888889 15.777778 16.125000 15.875000 13.428572 12.857142  3.000000  3.875000  5.500000  5.583333 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 15.666667 15.666667 15.875000 16.500000 13.428572 12.714286  3.400000  3.555556  5.076923  5.307693 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 15.777778 15.750000 16.250000 13.142858 12.857142  4.500000  4.250000  6.300000  5.909091 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.600000 15.875000 16.500000 13.142858 12.714286  4.125000  2.692308  5.153846  6.000000 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.000000 15.333333 15.875000 18.857143 13.571428 12.428572  2.833333  3.272727  5.384615  6.000000 12.000000 12.166667 12.428572 13.142858 
average row locality = 8704/798 = 10.907269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        29        32        55        57        74        74        80        80 
dram[1]:        76        76       104       102        82        81        64        60        28        29        55        58        73        73        81        80 
dram[2]:        75        74       104       102        81        84        64        59        31        30        54        58        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        34        32        55        55        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        32        31        58        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        31        32        58        56        72        73        81        84 
total reads: 6770
bank skew: 106/28 = 3.79
chip skew: 1132/1122 = 1.01
number of total write accesses:
dram[0]:        24        26        38        40        46        46        32        30         2         3        13        11         0         0         8         6 
dram[1]:        24        26        39        40        47        46        30        30         2         2        11         9         0         0         8         6 
dram[2]:        24        26        37        39        46        48        30        30         3         2        12        11         0         0         8         8 
dram[3]:        24        26        38        39        46        48        30        30         2         2         8        10         0         0         8         8 
dram[4]:        24        26        39        40        46        49        30        28         1         4         9        11         0         0         8         8 
dram[5]:        26        26        39        37        46        48        30        28         3         4        12        10         0         0         6         8 
total reads: 1934
min_bank_accesses = 0!
chip skew: 325/319 = 1.02
average mf latency per bank:
dram[0]:        999      1204      1120      1132       496       502       145       149      5035      2764     66048     69714      2698      1888      1221      1199
dram[1]:       1004      1161      1118      1161       506       510       149       149      5742      2429     68107     69697      3153      1943      1265      1216
dram[2]:       1129       963      1130      1160      1390       486       152       146      5694      3063     69174     67055      1731      2540      1245       989
dram[3]:       1171       983      1133      1144       514       451       154       928      6144      5730     76196     77420      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1213       501       447       145       152      4753      6029     83901     71922      2986      1834      1191      1024
dram[5]:       1031      1113      1188      1175       502       446       151       149      2555      5803     76443     64896      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367762 n_act=138 n_pre=122 n_req=1457 n_rd=2264 n_write=650 bw_util=0.01571
n_activity=12890 dram_eff=0.4521
bk0: 160a 370061i bk1: 150a 369827i bk2: 206a 369475i bk3: 206a 369435i bk4: 168a 369540i bk5: 164a 369512i bk6: 122a 370091i bk7: 126a 369968i bk8: 58a 370727i bk9: 64a 370671i bk10: 110a 370443i bk11: 114a 370362i bk12: 148a 370411i bk13: 148a 370438i bk14: 160a 370324i bk15: 160a 370193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0261797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367808 n_act=130 n_pre=114 n_req=1442 n_rd=2244 n_write=640 bw_util=0.01555
n_activity=12654 dram_eff=0.4558
bk0: 152a 370012i bk1: 152a 369900i bk2: 208a 369414i bk3: 204a 369405i bk4: 164a 369487i bk5: 162a 369539i bk6: 128a 370101i bk7: 120a 370025i bk8: 56a 370727i bk9: 58a 370711i bk10: 110a 370433i bk11: 116a 370364i bk12: 146a 370404i bk13: 146a 370454i bk14: 162a 370292i bk15: 160a 370288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0252442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367786 n_act=133 n_pre=117 n_req=1450 n_rd=2252 n_write=648 bw_util=0.01564
n_activity=12737 dram_eff=0.4554
bk0: 150a 369983i bk1: 148a 369866i bk2: 208a 369454i bk3: 204a 369487i bk4: 162a 369550i bk5: 168a 369386i bk6: 128a 370025i bk7: 118a 370055i bk8: 62a 370713i bk9: 60a 370638i bk10: 108a 370433i bk11: 116a 370404i bk12: 148a 370426i bk13: 146a 370470i bk14: 164a 370253i bk15: 162a 370108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0269723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367810 n_act=126 n_pre=110 n_req=1445 n_rd=2252 n_write=638 bw_util=0.01558
n_activity=12710 dram_eff=0.4548
bk0: 156a 369977i bk1: 148a 369919i bk2: 206a 369560i bk3: 206a 369381i bk4: 160a 369560i bk5: 164a 369471i bk6: 124a 370035i bk7: 120a 370043i bk8: 68a 370641i bk9: 64a 370677i bk10: 110a 370442i bk11: 110a 370362i bk12: 148a 370524i bk13: 146a 370429i bk14: 160a 370246i bk15: 162a 370114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0300321
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367772 n_act=135 n_pre=119 n_req=1455 n_rd=2264 n_write=646 bw_util=0.01569
n_activity=12836 dram_eff=0.4534
bk0: 148a 370006i bk1: 148a 369994i bk2: 208a 369544i bk3: 212a 369389i bk4: 162a 369591i bk5: 166a 369300i bk6: 124a 370113i bk7: 122a 370015i bk8: 64a 370679i bk9: 62a 370645i bk10: 116a 370440i bk11: 110a 370319i bk12: 146a 370367i bk13: 146a 370402i bk14: 164a 370300i bk15: 166a 370133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=370936 n_nop=367768 n_act=137 n_pre=121 n_req=1455 n_rd=2264 n_write=646 bw_util=0.01569
n_activity=12782 dram_eff=0.4553
bk0: 148a 369871i bk1: 154a 369955i bk2: 208a 369379i bk3: 202a 369346i bk4: 162a 369610i bk5: 168a 369396i bk6: 130a 369992i bk7: 118a 370063i bk8: 62a 370675i bk9: 64a 370681i bk10: 116a 370405i bk11: 112a 370375i bk12: 144a 370446i bk13: 146a 370476i bk14: 162a 370364i bk15: 168a 370152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0262552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27454, Miss = 566, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27989, Miss = 566, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 27530, Miss = 563, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27246, Miss = 559, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 27179, Miss = 565, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26060, Miss = 561, Miss_rate = 0.022, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 27417, Miss = 566, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28818, Miss = 560, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31863, Miss = 566, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 27338, Miss = 566, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30819, Miss = 566, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25924, Miss = 566, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 335637
L2_total_cache_misses = 6770
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=476339
icnt_total_pkts_simt_to_mem=885011
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8007
	minimum = 6
	maximum = 56
Network latency average = 12.8431
	minimum = 6
	maximum = 34
Slowest packet = 660852
Flit latency average = 13.6594
	minimum = 6
	maximum = 33
Slowest flit = 1346639
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0776616
	minimum = 0.00277888 (at node 18)
	maximum = 0.132592 (at node 21)
Accepted packet rate average = 0.0776616
	minimum = 0.00277888 (at node 18)
	maximum = 0.132592 (at node 21)
Injected flit rate average = 0.122712
	minimum = 0.0138944 (at node 18)
	maximum = 0.212584 (at node 13)
Accepted flit rate average= 0.122712
	minimum = 0.00277888 (at node 18)
	maximum = 0.259627 (at node 21)
Injected packet length average = 1.58008
Accepted packet length average = 1.58008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9196 (15 samples)
	minimum = 6 (15 samples)
	maximum = 110.4 (15 samples)
Network latency average = 12.0076 (15 samples)
	minimum = 6 (15 samples)
	maximum = 99.8667 (15 samples)
Flit latency average = 11.0135 (15 samples)
	minimum = 6 (15 samples)
	maximum = 96.3333 (15 samples)
Fragmentation average = 0.00209998 (15 samples)
	minimum = 0 (15 samples)
	maximum = 32.6667 (15 samples)
Injected packet rate average = 0.0327297 (15 samples)
	minimum = 0.0180502 (15 samples)
	maximum = 0.0595844 (15 samples)
Accepted packet rate average = 0.0327297 (15 samples)
	minimum = 0.0180502 (15 samples)
	maximum = 0.0595844 (15 samples)
Injected flit rate average = 0.0749422 (15 samples)
	minimum = 0.0394446 (15 samples)
	maximum = 0.16214 (15 samples)
Accepted flit rate average = 0.0749422 (15 samples)
	minimum = 0.0340627 (15 samples)
	maximum = 0.1468 (15 samples)
Injected packet size average = 2.28973 (15 samples)
Accepted packet size average = 2.28973 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 165819 (inst/sec)
gpgpu_simulation_rate = 3897 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,487164)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (743,487164), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 744
gpu_sim_insn = 5360
gpu_ipc =       7.2043
gpu_tot_sim_cycle = 487908
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      42.4933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43062
gpu_total_sim_rate=165862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440973
	L1I_total_cache_misses = 2515
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45986, Miss = 23133, Miss_rate = 0.503, Pending_hits = 3424, Reservation_fails = 67718
	L1D_cache_core[1]: Access = 49084, Miss = 24239, Miss_rate = 0.494, Pending_hits = 3435, Reservation_fails = 69760
	L1D_cache_core[2]: Access = 46204, Miss = 23166, Miss_rate = 0.501, Pending_hits = 3431, Reservation_fails = 66505
	L1D_cache_core[3]: Access = 45178, Miss = 22638, Miss_rate = 0.501, Pending_hits = 3876, Reservation_fails = 63544
	L1D_cache_core[4]: Access = 45167, Miss = 23069, Miss_rate = 0.511, Pending_hits = 3862, Reservation_fails = 70350
	L1D_cache_core[5]: Access = 45404, Miss = 22784, Miss_rate = 0.502, Pending_hits = 3849, Reservation_fails = 71398
	L1D_cache_core[6]: Access = 45770, Miss = 23289, Miss_rate = 0.509, Pending_hits = 3732, Reservation_fails = 64252
	L1D_cache_core[7]: Access = 46870, Miss = 23721, Miss_rate = 0.506, Pending_hits = 3742, Reservation_fails = 62717
	L1D_cache_core[8]: Access = 46946, Miss = 23585, Miss_rate = 0.502, Pending_hits = 3521, Reservation_fails = 68732
	L1D_cache_core[9]: Access = 49147, Miss = 25215, Miss_rate = 0.513, Pending_hits = 3459, Reservation_fails = 68455
	L1D_cache_core[10]: Access = 45454, Miss = 22363, Miss_rate = 0.492, Pending_hits = 3901, Reservation_fails = 62492
	L1D_cache_core[11]: Access = 35248, Miss = 17138, Miss_rate = 0.486, Pending_hits = 2944, Reservation_fails = 44628
	L1D_cache_core[12]: Access = 37108, Miss = 17876, Miss_rate = 0.482, Pending_hits = 2951, Reservation_fails = 44685
	L1D_cache_core[13]: Access = 38252, Miss = 18460, Miss_rate = 0.483, Pending_hits = 3073, Reservation_fails = 35319
	L1D_cache_core[14]: Access = 38190, Miss = 18859, Miss_rate = 0.494, Pending_hits = 3025, Reservation_fails = 51129
	L1D_total_cache_accesses = 660008
	L1D_total_cache_misses = 329535
	L1D_total_cache_miss_rate = 0.4993
	L1D_total_cache_pending_hits = 52225
	L1D_total_cache_reservation_fails = 911684
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 659643
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2515
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5425, 5425, 5425, 5425, 5425, 5425, 5425, 5425, 801, 801, 529, 529, 529, 529, 529, 529, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1345955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34991
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1345955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1855605	W0_Idle:397786	W0_Scoreboard:3230981	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279928 {8:34991,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1432 {8:179,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4758776 {136:34991,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 24344 {136:179,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 199 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 487907 
mrq_lat_table:4497 	983 	1168 	534 	639 	546 	284 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318817 	16335 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19951 	35130 	103051 	169812 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17446 	14563 	2810 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	6206 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	955 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        10        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        14         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        13         7        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         8        12        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        11         8        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         7         9        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.625000 17.875000 18.571428 16.000000 13.285714 13.285714  3.100000  2.916667  4.533333  4.857143 12.333333 12.333333 12.571428 12.285714 
dram[1]: 12.625000 14.571428 15.888889 15.777778 16.125000 15.875000 13.428572 12.857142  3.000000  3.875000  5.500000  5.583333 12.166667 12.166667 12.714286 12.285714 
dram[2]: 14.142858 14.285714 15.666667 15.666667 15.875000 16.500000 13.428572 12.714286  3.400000  3.555556  5.076923  5.307693 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 15.777778 15.750000 16.250000 13.142858 12.857142  4.500000  4.250000  6.300000  5.909091 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.600000 15.875000 16.500000 13.142858 12.714286  4.125000  2.692308  5.153846  6.000000 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.000000 15.333333 15.875000 18.857143 13.571428 12.428572  2.916667  3.272727  5.384615  6.000000 12.000000 12.166667 12.428572 13.142858 
average row locality = 8706/799 = 10.896120
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        29        32        55        57        74        74        80        80 
dram[1]:        77        76       104       102        82        81        64        60        28        29        55        58        73        73        81        80 
dram[2]:        75        74       104       102        81        84        64        59        31        30        54        58        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        34        32        55        55        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        32        31        58        55        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        32        32        58        56        72        73        81        84 
total reads: 6772
bank skew: 106/28 = 3.79
chip skew: 1133/1123 = 1.01
number of total write accesses:
dram[0]:        24        26        38        40        46        46        32        30         2         3        13        11         0         0         8         6 
dram[1]:        24        26        39        40        47        46        30        30         2         2        11         9         0         0         8         6 
dram[2]:        24        26        37        39        46        48        30        30         3         2        12        11         0         0         8         8 
dram[3]:        24        26        38        39        46        48        30        30         2         2         8        10         0         0         8         8 
dram[4]:        24        26        39        40        46        49        30        28         1         4         9        11         0         0         8         8 
dram[5]:        26        26        39        37        46        48        30        28         3         4        12        10         0         0         6         8 
total reads: 1934
min_bank_accesses = 0!
chip skew: 325/319 = 1.02
average mf latency per bank:
dram[0]:        999      1204      1120      1132       496       502       145       149      5035      2764     66048     69714      2698      1888      1221      1199
dram[1]:        994      1161      1118      1161       506       510       149       149      5742      2429     68107     69697      3153      1943      1265      1216
dram[2]:       1129       963      1130      1160      1390       486       152       146      5694      3063     69174     67055      1731      2540      1245       989
dram[3]:       1171       983      1133      1144       514       451       154       928      6144      5730     76196     77420      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1213       501       447       145       152      4753      6029     83901     71922      2986      1834      1191      1024
dram[5]:       1031      1113      1188      1175       502       446       151       149      2492      5803     76443     64896      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368328 n_act=138 n_pre=122 n_req=1457 n_rd=2264 n_write=650 bw_util=0.01569
n_activity=12890 dram_eff=0.4521
bk0: 160a 370627i bk1: 150a 370393i bk2: 206a 370041i bk3: 206a 370001i bk4: 168a 370106i bk5: 164a 370078i bk6: 122a 370657i bk7: 126a 370534i bk8: 58a 371293i bk9: 64a 371237i bk10: 110a 371009i bk11: 114a 370928i bk12: 148a 370977i bk13: 148a 371004i bk14: 160a 370890i bk15: 160a 370759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0261398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368370 n_act=131 n_pre=115 n_req=1443 n_rd=2246 n_write=640 bw_util=0.01554
n_activity=12669 dram_eff=0.4556
bk0: 154a 370567i bk1: 152a 370465i bk2: 208a 369979i bk3: 204a 369970i bk4: 164a 370053i bk5: 162a 370105i bk6: 128a 370667i bk7: 120a 370591i bk8: 56a 371293i bk9: 58a 371277i bk10: 110a 370999i bk11: 116a 370930i bk12: 146a 370970i bk13: 146a 371020i bk14: 162a 370859i bk15: 160a 370855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0252058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368352 n_act=133 n_pre=117 n_req=1450 n_rd=2252 n_write=648 bw_util=0.01561
n_activity=12737 dram_eff=0.4554
bk0: 150a 370549i bk1: 148a 370432i bk2: 208a 370020i bk3: 204a 370053i bk4: 162a 370116i bk5: 168a 369952i bk6: 128a 370591i bk7: 118a 370621i bk8: 62a 371279i bk9: 60a 371204i bk10: 108a 370999i bk11: 116a 370970i bk12: 148a 370992i bk13: 146a 371036i bk14: 164a 370819i bk15: 162a 370674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0269312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368376 n_act=126 n_pre=110 n_req=1445 n_rd=2252 n_write=638 bw_util=0.01556
n_activity=12710 dram_eff=0.4548
bk0: 156a 370543i bk1: 148a 370485i bk2: 206a 370126i bk3: 206a 369947i bk4: 160a 370126i bk5: 164a 370037i bk6: 124a 370601i bk7: 120a 370609i bk8: 68a 371207i bk9: 64a 371243i bk10: 110a 371008i bk11: 110a 370928i bk12: 148a 371090i bk13: 146a 370995i bk14: 160a 370812i bk15: 162a 370680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368338 n_act=135 n_pre=119 n_req=1455 n_rd=2264 n_write=646 bw_util=0.01567
n_activity=12836 dram_eff=0.4534
bk0: 148a 370572i bk1: 148a 370560i bk2: 208a 370110i bk3: 212a 369955i bk4: 162a 370157i bk5: 166a 369866i bk6: 124a 370679i bk7: 122a 370581i bk8: 64a 371245i bk9: 62a 371211i bk10: 116a 371006i bk11: 110a 370885i bk12: 146a 370933i bk13: 146a 370968i bk14: 164a 370866i bk15: 166a 370699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.029911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=371502 n_nop=368332 n_act=137 n_pre=121 n_req=1456 n_rd=2266 n_write=646 bw_util=0.01568
n_activity=12790 dram_eff=0.4554
bk0: 148a 370437i bk1: 154a 370521i bk2: 208a 369945i bk3: 202a 369912i bk4: 162a 370176i bk5: 168a 369962i bk6: 130a 370558i bk7: 118a 370629i bk8: 64a 371237i bk9: 64a 371247i bk10: 116a 370971i bk11: 112a 370941i bk12: 144a 371012i bk13: 146a 371042i bk14: 162a 370930i bk15: 168a 370718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0262152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27454, Miss = 566, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27989, Miss = 566, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 27531, Miss = 564, Miss_rate = 0.020, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27246, Miss = 559, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 27179, Miss = 565, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26060, Miss = 561, Miss_rate = 0.022, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 27417, Miss = 566, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28818, Miss = 560, Miss_rate = 0.019, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31863, Miss = 566, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 27338, Miss = 566, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30821, Miss = 567, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25924, Miss = 566, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 335640
L2_total_cache_misses = 6772
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=476350
icnt_total_pkts_simt_to_mem=885016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.66667
	minimum = 6
	maximum = 10
Network latency average = 7.66667
	minimum = 6
	maximum = 10
Slowest packet = 671275
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1361350
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000298686
	minimum = 0 (at node 0)
	maximum = 0.00403226 (at node 14)
Accepted packet rate average = 0.000298686
	minimum = 0 (at node 0)
	maximum = 0.00403226 (at node 14)
Injected flit rate average = 0.000796495
	minimum = 0 (at node 0)
	maximum = 0.00806452 (at node 25)
Accepted flit rate average= 0.000796495
	minimum = 0 (at node 0)
	maximum = 0.0147849 (at node 14)
Injected packet length average = 2.66667
Accepted packet length average = 2.66667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4663 (16 samples)
	minimum = 6 (16 samples)
	maximum = 104.125 (16 samples)
Network latency average = 11.7363 (16 samples)
	minimum = 6 (16 samples)
	maximum = 94.25 (16 samples)
Flit latency average = 10.7002 (16 samples)
	minimum = 6 (16 samples)
	maximum = 90.6875 (16 samples)
Fragmentation average = 0.00196873 (16 samples)
	minimum = 0 (16 samples)
	maximum = 30.625 (16 samples)
Injected packet rate average = 0.0307028 (16 samples)
	minimum = 0.0169221 (16 samples)
	maximum = 0.0561124 (16 samples)
Accepted packet rate average = 0.0307028 (16 samples)
	minimum = 0.0169221 (16 samples)
	maximum = 0.0561124 (16 samples)
Injected flit rate average = 0.0703081 (16 samples)
	minimum = 0.0369793 (16 samples)
	maximum = 0.15251 (16 samples)
Accepted flit rate average = 0.0703081 (16 samples)
	minimum = 0.0319337 (16 samples)
	maximum = 0.138549 (16 samples)
Injected packet size average = 2.28996 (16 samples)
Accepted packet size average = 2.28996 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 165862 (inst/sec)
gpgpu_simulation_rate = 3903 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,487908)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1343,487908), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 0.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1344
gpu_sim_insn = 15120
gpu_ipc =      11.2500
gpu_tot_sim_cycle = 489252
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      42.4075
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10966
gpu_stall_icnt2sh    = 43062
gpu_total_sim_rate=165983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441293
	L1I_total_cache_misses = 2563
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 46034, Miss = 23181, Miss_rate = 0.504, Pending_hits = 3424, Reservation_fails = 67718
	L1D_cache_core[1]: Access = 49084, Miss = 24239, Miss_rate = 0.494, Pending_hits = 3435, Reservation_fails = 69760
	L1D_cache_core[2]: Access = 46204, Miss = 23166, Miss_rate = 0.501, Pending_hits = 3431, Reservation_fails = 66505
	L1D_cache_core[3]: Access = 45178, Miss = 22638, Miss_rate = 0.501, Pending_hits = 3876, Reservation_fails = 63544
	L1D_cache_core[4]: Access = 45167, Miss = 23069, Miss_rate = 0.511, Pending_hits = 3862, Reservation_fails = 70350
	L1D_cache_core[5]: Access = 45404, Miss = 22784, Miss_rate = 0.502, Pending_hits = 3849, Reservation_fails = 71398
	L1D_cache_core[6]: Access = 45770, Miss = 23289, Miss_rate = 0.509, Pending_hits = 3732, Reservation_fails = 64252
	L1D_cache_core[7]: Access = 46870, Miss = 23721, Miss_rate = 0.506, Pending_hits = 3742, Reservation_fails = 62717
	L1D_cache_core[8]: Access = 46946, Miss = 23585, Miss_rate = 0.502, Pending_hits = 3521, Reservation_fails = 68732
	L1D_cache_core[9]: Access = 49147, Miss = 25215, Miss_rate = 0.513, Pending_hits = 3459, Reservation_fails = 68455
	L1D_cache_core[10]: Access = 45454, Miss = 22363, Miss_rate = 0.492, Pending_hits = 3901, Reservation_fails = 62492
	L1D_cache_core[11]: Access = 35248, Miss = 17138, Miss_rate = 0.486, Pending_hits = 2944, Reservation_fails = 44628
	L1D_cache_core[12]: Access = 37108, Miss = 17876, Miss_rate = 0.482, Pending_hits = 2951, Reservation_fails = 44685
	L1D_cache_core[13]: Access = 38252, Miss = 18460, Miss_rate = 0.483, Pending_hits = 3073, Reservation_fails = 35319
	L1D_cache_core[14]: Access = 38190, Miss = 18859, Miss_rate = 0.494, Pending_hits = 3025, Reservation_fails = 51129
	L1D_total_cache_accesses = 660056
	L1D_total_cache_misses = 329583
	L1D_total_cache_miss_rate = 0.4993
	L1D_total_cache_pending_hits = 52225
	L1D_total_cache_reservation_fails = 911684
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 659643
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2563
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5458, 5458, 5458, 5458, 5458, 5458, 5458, 5458, 834, 834, 562, 562, 562, 562, 562, 562, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1345955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35023
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1345955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1855611	W0_Idle:399336	W0_Scoreboard:3231613	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280184 {8:35023,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1456 {8:182,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4763128 {136:35023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 24752 {136:182,}
maxmrqlatency = 186 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 199 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 489251 
mrq_lat_table:4538 	990 	1187 	549 	660 	553 	285 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318857 	16343 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20002 	35130 	103051 	169812 	7527 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17461 	14578 	2812 	187 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	6222 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	957 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        10        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        14         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        13         7        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         8        12        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        11         8        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         7         9        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]: 13.000000 14.428572 17.875000 18.125000 18.571428 16.000000 13.285714 13.285714  3.100000  2.916667  4.166667  4.470588 12.333333 12.333333 12.571428 12.285714 
dram[1]: 12.625000 14.571428 16.111111 15.777778 16.125000 15.875000 13.428572 12.857142  3.000000  3.875000  4.933333  4.687500 12.166667 12.166667 12.714286 12.285714 
dram[2]: 12.625000 14.285714 15.888889 15.777778 15.875000 16.500000 13.428572 12.714286  3.400000  3.555556  4.352941  4.470588 12.333333 12.166667 12.857142 12.714286 
dram[3]: 12.750000 16.666666 14.100000 16.000000 15.750000 16.250000 13.142858 12.857142  4.500000  4.250000  5.538462  5.000000 12.333333 12.166667 12.571428 12.714286 
dram[4]: 14.000000 14.285714 14.300000 14.900000 15.875000 16.500000 13.142858 12.714286  4.125000  2.692308  4.529412  5.071429 12.166667 12.166667 12.857142 13.000000 
dram[5]: 16.666666 11.444445 13.090909 15.444445 15.875000 18.857143 13.571428 12.428572  2.916667  3.272727  4.388889  4.411765 12.000000 12.166667 12.428572 13.142858 
average row locality = 8817/845 = 10.434319
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        75       103       103        84        82        61        63        29        32        59        61        74        74        80        80 
dram[1]:        77        76       104       102        82        81        64        60        28        29        59        62        73        73        81        80 
dram[2]:        77        74       104       102        81        84        64        59        31        30        58        62        74        73        82        81 
dram[3]:        78        74       103       103        80        82        62        60        34        32        59        59        74        73        80        81 
dram[4]:        74        74       104       106        81        83        62        61        32        31        62        59        73        73        82        83 
dram[5]:        74        77       104       101        81        84        65        59        32        32        62        60        72        73        81        84 
total reads: 6822
bank skew: 106/28 = 3.79
chip skew: 1141/1131 = 1.01
number of total write accesses:
dram[0]:        24        26        40        42        46        46        32        30         2         3        16        15         0         0         8         6 
dram[1]:        24        26        41        40        47        46        30        30         2         2        15        13         0         0         8         6 
dram[2]:        24        26        39        40        46        48        30        30         3         2        16        14         0         0         8         8 
dram[3]:        24        26        38        41        46        48        30        30         2         2        13        11         0         0         8         8 
dram[4]:        24        26        39        43        46        49        30        28         1         4        15        12         0         0         8         8 
dram[5]:        26        26        40        38        46        48        30        28         3         4        17        15         0         0         6         8 
total reads: 1995
min_bank_accesses = 0!
chip skew: 336/327 = 1.03
average mf latency per bank:
dram[0]:        999      1204      1104      1116       496       502       145       149      5035      2764     59895     62389      2698      1888      1221      1199
dram[1]:        994      1161      1102      1161       506       510       149       149      5742      2429     60756     62276      3153      1943      1265      1216
dram[2]:       1107       963      1114      1151      1390       486       152       146      5694      3063     61708     60891      1731      2540      1245       989
dram[3]:       1171       983      1133      1128       514       451       154       928      6144      5730     66684     71903      2060      2748      1421      1078
dram[4]:       1059      1131      1128      1189       501       447       145       152      4753      6029     73016     66871      2986      1834      1191      1024
dram[5]:       1031      1113      1180      1166       502       446       151       149      2492      5803     67746     57120      3023      2235      1118      1231
maximum mf latency per bank:
dram[0]:        566       399       424       515       313       291       345       285       348       385       592       593       587       587       535       628
dram[1]:        346       517       450       493       320       331       304       348       424       642       604       564       502       618       538       554
dram[2]:        463       345       414       495       328       367       309       299       365       645       664       544       519       626       563       578
dram[3]:        458       431       467       500       321       321       342       341       475       592       526       581       574       648       550       573
dram[4]:        374       405       478       597       299       329       266       344       470       583       540       580       592       631       554       583
dram[5]:        389       320       553       458       321       324       311       280       359       636       566       724       550       682       559       494

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x8025d280, atomic=0 1 entries : 0x7f61172945f0 :  mf: uid=2027301, sid00:w15, part=0, addr=0x8025d280, load , size=128, unknown  status = IN_PARTITION_DRAM (489251), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369302 n_act=144 n_pre=128 n_req=1476 n_rd=2279 n_write=672 bw_util=0.01584
n_activity=13106 dram_eff=0.4503
bk0: 160a 371649i bk1: 150a 371415i bk2: 206a 371051i bk3: 206a 371016i bk4: 168a 371129i bk5: 164a 371102i bk6: 122a 371681i bk7: 126a 371559i bk8: 58a 372318i bk9: 64a 372263i bk10: 118a 371959i bk11: 121a 371821i bk12: 148a 371994i bk13: 148a 372023i bk14: 160a 371911i bk15: 160a 371781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369343 n_act=138 n_pre=122 n_req=1461 n_rd=2262 n_write=660 bw_util=0.01569
n_activity=12897 dram_eff=0.4531
bk0: 154a 371589i bk1: 152a 371487i bk2: 208a 370991i bk3: 204a 370993i bk4: 164a 371076i bk5: 162a 371129i bk6: 128a 371691i bk7: 120a 371615i bk8: 56a 372317i bk9: 58a 372303i bk10: 118a 371922i bk11: 124a 371842i bk12: 146a 371987i bk13: 146a 372039i bk14: 162a 371881i bk15: 160a 371877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0253164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369317 n_act=142 n_pre=126 n_req=1470 n_rd=2272 n_write=668 bw_util=0.01578
n_activity=12974 dram_eff=0.4532
bk0: 154a 371555i bk1: 148a 371453i bk2: 208a 371031i bk3: 204a 371071i bk4: 162a 371138i bk5: 168a 370977i bk6: 128a 371616i bk7: 118a 371646i bk8: 62a 372304i bk9: 60a 372231i bk10: 116a 371910i bk11: 124a 371925i bk12: 148a 372007i bk13: 146a 372055i bk14: 164a 371841i bk15: 162a 371696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0272009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369355 n_act=132 n_pre=116 n_req=1461 n_rd=2268 n_write=654 bw_util=0.01569
n_activity=12893 dram_eff=0.4533
bk0: 156a 371566i bk1: 148a 371508i bk2: 206a 371149i bk3: 206a 370955i bk4: 160a 371149i bk5: 164a 371060i bk6: 124a 371624i bk7: 120a 371635i bk8: 68a 372233i bk9: 64a 372269i bk10: 118a 371953i bk11: 118a 371900i bk12: 148a 372106i bk13: 146a 372014i bk14: 160a 371832i bk15: 162a 371703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0300839
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369311 n_act=142 n_pre=126 n_req=1473 n_rd=2280 n_write=666 bw_util=0.01582
n_activity=13029 dram_eff=0.4522
bk0: 148a 371594i bk1: 148a 371582i bk2: 208a 371132i bk3: 212a 370954i bk4: 162a 371181i bk5: 166a 370890i bk6: 124a 371704i bk7: 122a 371607i bk8: 64a 372271i bk9: 62a 372239i bk10: 124a 371934i bk11: 118a 371841i bk12: 146a 371949i bk13: 146a 371987i bk14: 164a 371885i bk15: 166a 371720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0303443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=372525 n_nop=369293 n_act=148 n_pre=132 n_req=1476 n_rd=2282 n_write=670 bw_util=0.01585
n_activity=13043 dram_eff=0.4527
bk0: 148a 371459i bk1: 154a 371543i bk2: 208a 370961i bk3: 202a 370929i bk4: 162a 371200i bk5: 168a 370986i bk6: 130a 371582i bk7: 118a 371654i bk8: 64a 372262i bk9: 64a 372274i bk10: 124a 371856i bk11: 120a 371858i bk12: 144a 372027i bk13: 146a 372063i bk14: 162a 371951i bk15: 168a 371740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.026519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27458, Miss = 570, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 469
L2_cache_bank[1]: Access = 27993, Miss = 570, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 394
L2_cache_bank[2]: Access = 27536, Miss = 568, Miss_rate = 0.021, Pending_hits = 193, Reservation_fails = 222
L2_cache_bank[3]: Access = 27250, Miss = 563, Miss_rate = 0.021, Pending_hits = 196, Reservation_fails = 388
L2_cache_bank[4]: Access = 27185, Miss = 571, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 98
L2_cache_bank[5]: Access = 26064, Miss = 565, Miss_rate = 0.022, Pending_hits = 196, Reservation_fails = 326
L2_cache_bank[6]: Access = 27421, Miss = 570, Miss_rate = 0.021, Pending_hits = 202, Reservation_fails = 43
L2_cache_bank[7]: Access = 28822, Miss = 564, Miss_rate = 0.020, Pending_hits = 175, Reservation_fails = 289
L2_cache_bank[8]: Access = 31867, Miss = 570, Miss_rate = 0.018, Pending_hits = 191, Reservation_fails = 132
L2_cache_bank[9]: Access = 27342, Miss = 570, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 300
L2_cache_bank[10]: Access = 30825, Miss = 571, Miss_rate = 0.019, Pending_hits = 191, Reservation_fails = 210
L2_cache_bank[11]: Access = 25928, Miss = 570, Miss_rate = 0.022, Pending_hits = 224, Reservation_fails = 546
L2_total_cache_accesses = 335691
L2_total_cache_misses = 6822
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 2343
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=476541
icnt_total_pkts_simt_to_mem=885131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1765
	minimum = 6
	maximum = 37
Network latency average = 10.1471
	minimum = 6
	maximum = 37
Slowest packet = 671350
Flit latency average = 9.41503
	minimum = 6
	maximum = 33
Slowest flit = 1361576
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00281085
	minimum = 0 (at node 1)
	maximum = 0.0379464 (at node 0)
Accepted packet rate average = 0.00281085
	minimum = 0 (at node 1)
	maximum = 0.0379464 (at node 0)
Injected flit rate average = 0.00843254
	minimum = 0 (at node 1)
	maximum = 0.0855655 (at node 0)
Accepted flit rate average= 0.00843254
	minimum = 0 (at node 1)
	maximum = 0.142113 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2139 (17 samples)
	minimum = 6 (17 samples)
	maximum = 100.176 (17 samples)
Network latency average = 11.6428 (17 samples)
	minimum = 6 (17 samples)
	maximum = 90.8824 (17 samples)
Flit latency average = 10.6246 (17 samples)
	minimum = 6 (17 samples)
	maximum = 87.2941 (17 samples)
Fragmentation average = 0.00185293 (17 samples)
	minimum = 0 (17 samples)
	maximum = 28.8235 (17 samples)
Injected packet rate average = 0.0290621 (17 samples)
	minimum = 0.0159267 (17 samples)
	maximum = 0.0550438 (17 samples)
Accepted packet rate average = 0.0290621 (17 samples)
	minimum = 0.0159267 (17 samples)
	maximum = 0.0550438 (17 samples)
Injected flit rate average = 0.0666684 (17 samples)
	minimum = 0.034804 (17 samples)
	maximum = 0.148572 (17 samples)
Accepted flit rate average = 0.0666684 (17 samples)
	minimum = 0.0300553 (17 samples)
	maximum = 0.138759 (17 samples)
Injected packet size average = 2.294 (17 samples)
Accepted packet size average = 2.294 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 165983 (inst/sec)
gpgpu_simulation_rate = 3914 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,489252)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,489252)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,0,0) tid=(25,24,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(11,0,0) tid=(25,6,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(8,0,0) tid=(25,8,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(11,0,0) tid=(25,15,0)
GPGPU-Sim uArch: cycles simulated: 489752  inst.: 21152429 (ipc=809.0) sim_rate=167876 (inst/sec) elapsed = 0:0:02:06 / Sat Jul 28 12:49:47 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(12,0,0) tid=(25,22,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(4,0,0) tid=(25,27,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(10,0,0) tid=(25,18,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 490752  inst.: 21528909 (ipc=520.6) sim_rate=169518 (inst/sec) elapsed = 0:0:02:07 / Sat Jul 28 12:49:48 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(10,0,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1726,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1727,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1782,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1783,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1788,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1789,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1808,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1809,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1810,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1811,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1825,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1826,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1829,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1830,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1836,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1837,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1877,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1878,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1897,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1898,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1911,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1912,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1915,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1916,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1941,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1942,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1957,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1958,489252)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(22,0,0) tid=(21,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1967,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1968,489252)
GPGPU-Sim uArch: cycles simulated: 491252  inst.: 21672149 (ipc=462.1) sim_rate=169313 (inst/sec) elapsed = 0:0:02:08 / Sat Jul 28 12:49:49 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(4,1,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2178,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2179,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2199,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2200,489252)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,1,0) tid=(25,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2213,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2214,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2225,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2226,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2233,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2234,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2241,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2242,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2256,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2257,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2287,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2288,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2308,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2309,489252)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,1,0) tid=(9,6,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(12,1,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 491752  inst.: 22052133 (ipc=521.7) sim_rate=170946 (inst/sec) elapsed = 0:0:02:09 / Sat Jul 28 12:49:50 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,1,0) tid=(5,19,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,1,0) tid=(29,23,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,1,0) tid=(13,25,0)
GPGPU-Sim uArch: cycles simulated: 492252  inst.: 22388013 (ipc=546.7) sim_rate=172215 (inst/sec) elapsed = 0:0:02:10 / Sat Jul 28 12:49:51 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(9,1,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3123,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3124,489252)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(14,1,0) tid=(25,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3612,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3613,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3682,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3683,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3694,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3695,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3696,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3697,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3698,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3699,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3705,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3706,489252)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(16,1,0) tid=(25,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3738,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3739,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3748,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3749,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3770,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3771,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3824,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3825,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3830,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3831,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3862,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3863,489252)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(20,1,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3967,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3968,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3981,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3982,489252)
GPGPU-Sim uArch: cycles simulated: 493252  inst.: 22777973 (ipc=507.5) sim_rate=173877 (inst/sec) elapsed = 0:0:02:11 / Sat Jul 28 12:49:52 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(21,1,0) tid=(13,18,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4095,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4096,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4098,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4099,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4111,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4112,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4116,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4117,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4123,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4124,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4151,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4152,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4158,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4159,489252)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(15,1,0) tid=(13,17,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4173,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4174,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4235,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4236,489252)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(14,1,0) tid=(5,25,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(6,2,0) tid=(9,16,0)
GPGPU-Sim uArch: cycles simulated: 493752  inst.: 23141421 (ipc=531.9) sim_rate=175313 (inst/sec) elapsed = 0:0:02:12 / Sat Jul 28 12:49:53 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,2,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4555,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4556,489252)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,2,0) tid=(1,21,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(8,2,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4966,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4967,489252)
GPGPU-Sim uArch: cycles simulated: 494252  inst.: 23460909 (ipc=542.6) sim_rate=176397 (inst/sec) elapsed = 0:0:02:13 / Sat Jul 28 12:49:54 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(9,2,0) tid=(25,13,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2,2,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5358,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5359,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5410,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5411,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5545,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5546,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5571,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5572,489252)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(18,2,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5613,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5614,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5623,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5624,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5629,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5630,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5647,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5648,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5651,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5652,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5680,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5681,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5721,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5722,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5735,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5736,489252)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,3,0) tid=(17,26,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5783,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5784,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5834,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5835,489252)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(3,3,0) tid=(5,22,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5953,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5954,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5977,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5978,489252)
GPGPU-Sim uArch: cycles simulated: 495252  inst.: 23923829 (ipc=529.3) sim_rate=177213 (inst/sec) elapsed = 0:0:02:15 / Sat Jul 28 12:49:56 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6014,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6015,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6025,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6026,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6027,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6028,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6033,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6034,489252)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,3,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6055,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6056,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6057,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6058,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6091,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6092,489252)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(9,3,0) tid=(9,12,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(4,3,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6399,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6400,489252)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(10,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 495752  inst.: 24280021 (ipc=543.4) sim_rate=178529 (inst/sec) elapsed = 0:0:02:16 / Sat Jul 28 12:49:57 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,3,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6704,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6705,489252)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,3,0) tid=(25,28,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(5,3,0) tid=(25,30,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,3,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7355,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7356,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7404,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7405,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7432,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7433,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7464,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7465,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7481,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7482,489252)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(12,3,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7499,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7500,489252)
GPGPU-Sim uArch: cycles simulated: 496752  inst.: 24709613 (ipc=528.2) sim_rate=180362 (inst/sec) elapsed = 0:0:02:17 / Sat Jul 28 12:49:58 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7530,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7531,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7559,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7560,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7605,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7606,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7611,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7612,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7667,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7668,489252)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(20,3,0) tid=(21,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7676,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7677,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7739,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7740,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7814,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7815,489252)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(24,3,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7832,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7833,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7844,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7845,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7885,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7886,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7906,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7907,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7914,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7915,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7941,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7942,489252)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(24,3,0) tid=(21,25,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7973,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7974,489252)
GPGPU-Sim uArch: cycles simulated: 497252  inst.: 25026885 (ipc=534.9) sim_rate=181354 (inst/sec) elapsed = 0:0:02:18 / Sat Jul 28 12:49:59 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8017,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8018,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8019,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8020,489252)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,4,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8094,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8095,489252)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(9,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,4,0) tid=(17,17,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(11,4,0) tid=(9,23,0)
GPGPU-Sim uArch: cycles simulated: 497752  inst.: 25385997 (ipc=545.7) sim_rate=182633 (inst/sec) elapsed = 0:0:02:19 / Sat Jul 28 12:50:00 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,4,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8720,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8721,489252)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,4,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 498252  inst.: 25648365 (ipc=544.5) sim_rate=183202 (inst/sec) elapsed = 0:0:02:20 / Sat Jul 28 12:50:01 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(9,4,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9277,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9278,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9323,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9324,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9327,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9328,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9357,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9358,489252)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(16,4,0) tid=(25,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9439,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9440,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9441,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9442,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9451,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9452,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9481,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9482,489252)
GPGPU-Sim uArch: cycles simulated: 498752  inst.: 25789013 (ipc=530.6) sim_rate=182900 (inst/sec) elapsed = 0:0:02:21 / Sat Jul 28 12:50:02 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9505,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9506,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9531,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9532,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9533,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9534,489252)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(17,4,0) tid=(21,28,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9644,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9645,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9650,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9651,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9675,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9676,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9733,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9734,489252)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(3,5,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9741,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9742,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9761,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9762,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9854,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9855,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9856,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9857,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9857,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9858,489252)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(9,5,0) tid=(29,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9898,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9899,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9930,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9931,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9946,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9947,489252)
GPGPU-Sim uArch: cycles simulated: 499252  inst.: 26142505 (ipc=539.5) sim_rate=184102 (inst/sec) elapsed = 0:0:02:22 / Sat Jul 28 12:50:03 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(11,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,5,0) tid=(17,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10241,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10242,489252)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(13,5,0) tid=(1,22,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,5,0) tid=(17,16,0)
GPGPU-Sim uArch: cycles simulated: 499752  inst.: 26488749 (ipc=546.7) sim_rate=185236 (inst/sec) elapsed = 0:0:02:23 / Sat Jul 28 12:50:04 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(3,5,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10593,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10594,489252)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(10,5,0) tid=(25,22,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(13,5,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 500252  inst.: 26729133 (ipc=543.7) sim_rate=185618 (inst/sec) elapsed = 0:0:02:24 / Sat Jul 28 12:50:05 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11083,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11084,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11147,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11148,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11185,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11186,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11221,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11222,489252)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(13,5,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11294,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11295,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11310,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11311,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11330,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11331,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11334,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11335,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11336,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11337,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11343,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11344,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11432,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11433,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11448,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11449,489252)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(21,5,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 500752  inst.: 26937185 (ipc=538.2) sim_rate=185773 (inst/sec) elapsed = 0:0:02:25 / Sat Jul 28 12:50:06 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11563,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11564,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11573,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11574,489252)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(23,5,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11601,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11602,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11636,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11637,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11704,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11705,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11718,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11719,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11743,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11744,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11748,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11749,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11749,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11750,489252)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(9,6,0) tid=(29,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11757,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11758,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11804,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11805,489252)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(12,6,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11974,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11975,489252)
GPGPU-Sim uArch: cycles simulated: 501252  inst.: 27285865 (ipc=544.8) sim_rate=186889 (inst/sec) elapsed = 0:0:02:26 / Sat Jul 28 12:50:07 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(4,6,0) tid=(5,8,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,6,0) tid=(21,18,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(11,6,0) tid=(25,30,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(12,6,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12438,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12439,489252)
GPGPU-Sim uArch: cycles simulated: 501752  inst.: 27625229 (ipc=550.2) sim_rate=187926 (inst/sec) elapsed = 0:0:02:27 / Sat Jul 28 12:50:08 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(2,6,0) tid=(25,18,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(10,6,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13073,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13074,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13115,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13116,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13129,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13130,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13135,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13136,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13201,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13202,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13203,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13204,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13207,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13208,489252)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(19,6,0) tid=(25,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13219,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13220,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13310,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13311,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13334,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13335,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13335,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13336,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13348,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13349,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13350,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13351,489252)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,7,0) tid=(29,26,0)
GPGPU-Sim uArch: cycles simulated: 502752  inst.: 28048821 (ipc=540.8) sim_rate=189519 (inst/sec) elapsed = 0:0:02:28 / Sat Jul 28 12:50:09 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(22,6,0) tid=(17,30,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13515,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13516,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13538,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13539,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13545,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13546,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13559,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13560,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13607,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13608,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13618,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13619,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13619,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13620,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13629,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13630,489252)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(4,7,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13705,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13706,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13742,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13743,489252)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(9,7,0) tid=(29,13,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(12,7,0) tid=(29,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13919,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13920,489252)
GPGPU-Sim uArch: cycles simulated: 503252  inst.: 28398709 (ipc=546.5) sim_rate=190595 (inst/sec) elapsed = 0:0:02:29 / Sat Jul 28 12:50:10 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(7,7,0) tid=(1,20,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,7,0) tid=(25,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14419,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14420,489252)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,7,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 503752  inst.: 28721613 (ipc=549.9) sim_rate=191477 (inst/sec) elapsed = 0:0:02:30 / Sat Jul 28 12:50:11 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(13,7,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14945,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14946,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15015,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15016,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15021,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15022,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15065,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15066,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15079,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15080,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15081,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15082,489252)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(15,7,0) tid=(25,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15139,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15140,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15147,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15147,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15148,489252)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15148,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15149,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15150,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15167,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15168,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15210,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15211,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15237,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15238,489252)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(22,7,0) tid=(17,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15361,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15362,489252)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(21,7,0) tid=(5,26,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15425,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15426,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15432,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15433,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15479,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15480,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15493,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15494,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15495,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15496,489252)
GPGPU-Sim uArch: cycles simulated: 504752  inst.: 29182685 (ipc=544.2) sim_rate=191991 (inst/sec) elapsed = 0:0:02:32 / Sat Jul 28 12:50:13 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(15,7,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15555,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15556,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15562,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15563,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15563,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15564,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15569,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15570,489252)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(9,8,0) tid=(29,2,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(9,8,0) tid=(21,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15817,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15818,489252)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(10,8,0) tid=(1,3,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(3,8,0) tid=(5,27,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(10,8,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16249,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16250,489252)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,8,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 505752  inst.: 29819085 (ipc=549.8) sim_rate=194895 (inst/sec) elapsed = 0:0:02:33 / Sat Jul 28 12:50:14 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(13,8,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16791,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16792,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16799,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16800,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16886,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16887,489252)
GPGPU-Sim uArch: cycles simulated: 506252  inst.: 29965781 (ipc=542.2) sim_rate=194582 (inst/sec) elapsed = 0:0:02:34 / Sat Jul 28 12:50:15 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(16,8,0) tid=(29,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17004,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17005,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17008,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17009,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17010,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17011,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17054,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17054,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17055,489252)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17055,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17070,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17071,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17108,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17109,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17128,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17129,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17178,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17179,489252)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(20,8,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17209,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17210,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17268,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17269,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17281,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17282,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17303,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17304,489252)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(14,8,0) tid=(5,21,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17412,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17412,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17413,489252)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17413,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17419,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17420,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17450,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17451,489252)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(4,9,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17465,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17466,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17486,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17487,489252)
GPGPU-Sim uArch: cycles simulated: 506752  inst.: 30287205 (ipc=545.1) sim_rate=195401 (inst/sec) elapsed = 0:0:02:35 / Sat Jul 28 12:50:16 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17532,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17533,489252)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(11,9,0) tid=(25,10,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,9,0) tid=(17,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17782,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17783,489252)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,9,0) tid=(13,15,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(13,9,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 507252  inst.: 30636221 (ipc=549.3) sim_rate=196386 (inst/sec) elapsed = 0:0:02:36 / Sat Jul 28 12:50:17 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(8,9,0) tid=(25,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18253,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18254,489252)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(8,9,0) tid=(25,12,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(12,9,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18682,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18683,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18734,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18735,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18791,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18792,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18856,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18857,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18866,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18867,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18875,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18876,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18879,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18880,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18894,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18895,489252)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(21,9,0) tid=(1,19,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18942,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18943,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18945,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18946,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18950,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18951,489252)
GPGPU-Sim uArch: cycles simulated: 508252  inst.: 31070797 (ipc=543.3) sim_rate=197903 (inst/sec) elapsed = 0:0:02:37 / Sat Jul 28 12:50:18 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19021,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19022,489252)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,10,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19066,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19067,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19127,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19128,489252)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(23,9,0) tid=(29,23,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19193,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19194,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19271,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19272,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19276,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19277,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19277,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19278,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19281,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19282,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19297,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19298,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19305,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19306,489252)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(10,10,0) tid=(9,18,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19355,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19356,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19360,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19361,489252)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,10,0) tid=(9,17,0)
GPGPU-Sim uArch: cycles simulated: 508752  inst.: 31439929 (ipc=548.3) sim_rate=198986 (inst/sec) elapsed = 0:0:02:38 / Sat Jul 28 12:50:19 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(3,10,0) tid=(17,16,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19684,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19685,489252)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(9,10,0) tid=(1,4,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(6,10,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 509252  inst.: 31778701 (ipc=551.5) sim_rate=199866 (inst/sec) elapsed = 0:0:02:39 / Sat Jul 28 12:50:20 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(2,10,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20004,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20005,489252)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(14,10,0) tid=(25,2,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(14,10,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 509752  inst.: 31993005 (ipc=548.5) sim_rate=199956 (inst/sec) elapsed = 0:0:02:40 / Sat Jul 28 12:50:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20699,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20700,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20710,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20711,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20725,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20726,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20794,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20795,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20802,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20803,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20809,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20810,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20810,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20811,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20814,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20815,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20838,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20839,489252)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(17,10,0) tid=(25,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20859,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20860,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20916,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20917,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20917,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20918,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20945,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20946,489252)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(18,10,0) tid=(29,15,0)
GPGPU-Sim uArch: cycles simulated: 510252  inst.: 32172737 (ipc=544.0) sim_rate=199830 (inst/sec) elapsed = 0:0:02:41 / Sat Jul 28 12:50:22 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,11,0) tid=(29,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21127,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21128,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21148,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21149,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21161,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21162,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21204,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21205,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21216,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21217,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21225,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21226,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21230,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21231,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21234,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21235,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21240,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21241,489252)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,11,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21274,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21275,489252)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(6,11,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 510752  inst.: 32530929 (ipc=548.0) sim_rate=200808 (inst/sec) elapsed = 0:0:02:42 / Sat Jul 28 12:50:23 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,11,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21624,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21625,489252)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(13,11,0) tid=(25,23,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,11,0) tid=(9,23,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(9,11,0) tid=(25,19,0)
GPGPU-Sim uArch: cycles simulated: 511252  inst.: 32872461 (ipc=551.1) sim_rate=201671 (inst/sec) elapsed = 0:0:02:43 / Sat Jul 28 12:50:24 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22019,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22020,489252)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,11,0) tid=(25,22,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(8,11,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22583,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22584,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22617,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22618,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22649,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22650,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22674,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22675,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22675,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22676,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22686,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22687,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22701,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22702,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22712,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22713,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22716,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22717,489252)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(20,11,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22820,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22821,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22824,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22825,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22847,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22848,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22858,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22859,489252)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(16,11,0) tid=(9,16,0)
GPGPU-Sim uArch: cycles simulated: 512252  inst.: 33298149 (ipc=545.7) sim_rate=203037 (inst/sec) elapsed = 0:0:02:44 / Sat Jul 28 12:50:25 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23027,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(23,11,0) tid=(17,24,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23028,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23059,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23060,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23081,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23082,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23088,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23089,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23094,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23095,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23102,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23103,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23105,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23106,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23120,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23121,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23135,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23136,489252)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(15,11,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23232,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23233,489252)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,12,0) tid=(1,27,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(10,12,0) tid=(25,2,0)
GPGPU-Sim uArch: cycles simulated: 512752  inst.: 33653493 (ipc=549.2) sim_rate=203960 (inst/sec) elapsed = 0:0:02:45 / Sat Jul 28 12:50:26 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23548,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23549,489252)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,12,0) tid=(1,30,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,12,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23875,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23876,489252)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(10,12,0) tid=(25,27,0)
GPGPU-Sim uArch: cycles simulated: 513252  inst.: 33955757 (ipc=550.3) sim_rate=204552 (inst/sec) elapsed = 0:0:02:46 / Sat Jul 28 12:50:27 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(10,12,0) tid=(25,21,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(11,12,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 513752  inst.: 34104525 (ipc=545.2) sim_rate=204218 (inst/sec) elapsed = 0:0:02:47 / Sat Jul 28 12:50:28 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24635,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24636,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24638,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24639,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24768,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24769,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24818,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24819,489252)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(16,12,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24822,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24823,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24825,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24826,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24827,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24828,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24888,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24889,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24897,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24898,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24911,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24912,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24918,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24919,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24922,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24923,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24975,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24976,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24995,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24996,489252)
GPGPU-Sim uArch: cycles simulated: 514252  inst.: 34266125 (ipc=540.7) sim_rate=203965 (inst/sec) elapsed = 0:0:02:48 / Sat Jul 28 12:50:29 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(20,12,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25052,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25053,489252)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(2,13,0) tid=(1,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25180,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25181,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25233,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25234,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25234,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25235,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25235,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25236,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25245,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25246,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25253,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25254,489252)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(7,13,0) tid=(9,26,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25312,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25313,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25314,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25315,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25321,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25322,489252)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,13,0) tid=(21,12,0)
GPGPU-Sim uArch: cycles simulated: 514752  inst.: 34643661 (ipc=544.9) sim_rate=204992 (inst/sec) elapsed = 0:0:02:49 / Sat Jul 28 12:50:30 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(7,13,0) tid=(5,8,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(12,13,0) tid=(21,6,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(6,13,0) tid=(25,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25887,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25888,489252)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(11,13,0) tid=(25,18,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,13,0) tid=(25,22,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(11,13,0) tid=(25,27,0)
GPGPU-Sim uArch: cycles simulated: 515752  inst.: 35130125 (ipc=542.7) sim_rate=206647 (inst/sec) elapsed = 0:0:02:50 / Sat Jul 28 12:50:31 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26869,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26870,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26893,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26894,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26929,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26930,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26975,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26976,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26989,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26989,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26990,489252)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26990,489252)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(19,13,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27097,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27098,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27109,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27110,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27119,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27120,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27160,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27161,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27163,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27164,489252)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27167,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27168,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27181,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27182,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27183,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27184,489252)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(21,13,0) tid=(13,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27307,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27308,489252)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(1,14,0) tid=(17,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27353,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27354,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27389,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27390,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27403,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27404,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27409,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27410,489252)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,14,0) tid=(17,2,0)
GPGPU-Sim uArch: cycles simulated: 516752  inst.: 35527593 (ipc=537.4) sim_rate=207763 (inst/sec) elapsed = 0:0:02:51 / Sat Jul 28 12:50:32 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27505,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27506,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27515,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27516,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27523,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27524,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27526,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27527,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27568,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27569,489252)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(1,14,0) tid=(17,8,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(8,14,0) tid=(21,9,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,14,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 517252  inst.: 35888053 (ipc=540.7) sim_rate=208651 (inst/sec) elapsed = 0:0:02:52 / Sat Jul 28 12:50:33 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(13,14,0) tid=(9,16,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(11,14,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28200,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28201,489252)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(14,14,0) tid=(25,9,0)
GPGPU-Sim uArch: cycles simulated: 517752  inst.: 36114925 (ipc=539.2) sim_rate=208756 (inst/sec) elapsed = 0:0:02:53 / Sat Jul 28 12:50:34 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(6,14,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28895,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28896,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29004,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29005,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29042,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29043,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29110,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29111,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29127,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29128,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29136,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29137,489252)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(11,14,0) tid=(5,29,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29194,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29195,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29224,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29225,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29232,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29233,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29255,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29255,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29256,489252)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29256,489252)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29277,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29278,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29310,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29311,489252)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(19,14,0) tid=(13,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29382,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29383,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29417,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29418,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29452,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29453,489252)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(21,14,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 518752  inst.: 36498429 (ipc=533.9) sim_rate=208562 (inst/sec) elapsed = 0:0:02:55 / Sat Jul 28 12:50:36 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29514,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29515,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29520,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29521,489252)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29543,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29544,489252)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,15,0) tid=(21,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29598,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29599,489252)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29630,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29631,489252)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29639,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29640,489252)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29679,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29680,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29722,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29723,489252)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(10,15,0) tid=(1,16,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(3,15,0) tid=(13,28,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,15,0) tid=(5,20,0)
GPGPU-Sim uArch: cycles simulated: 519252  inst.: 36858089 (ipc=537.0) sim_rate=209420 (inst/sec) elapsed = 0:0:02:56 / Sat Jul 28 12:50:37 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(13,15,0) tid=(25,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30192,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30193,489252)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(14,15,0) tid=(25,7,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(14,15,0) tid=(25,8,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(11,15,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 520252  inst.: 37253837 (ipc=532.4) sim_rate=210473 (inst/sec) elapsed = 0:0:02:57 / Sat Jul 28 12:50:38 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31283,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31284,489252)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31287,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31288,489252)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31295,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31296,489252)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31307,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31308,489252)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31368,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31369,489252)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31375,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31376,489252)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31393,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31394,489252)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(17,15,0) tid=(25,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31427,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31428,489252)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31455,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31456,489252)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31462,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31463,489252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31471,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31476,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31490,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31490,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(23,15,0) tid=(29,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31708,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31711,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31728,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31779,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31789,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31801,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31809,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31833,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31857,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31879,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,15,0) tid=(25,26,0)
GPGPU-Sim uArch: cycles simulated: 521252  inst.: 37532877 (ipc=524.5) sim_rate=210858 (inst/sec) elapsed = 0:0:02:58 / Sat Jul 28 12:50:39 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32557,489252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 32558
gpu_sim_insn = 16793600
gpu_ipc =     515.8057
gpu_tot_sim_cycle = 521810
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      71.9449
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13935
gpu_stall_icnt2sh    = 107190
gpu_total_sim_rate=210907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725965
	L1I_total_cache_misses = 2563
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 49298, Miss = 24317, Miss_rate = 0.493, Pending_hits = 3654, Reservation_fails = 72155
	L1D_cache_core[1]: Access = 52348, Miss = 25376, Miss_rate = 0.485, Pending_hits = 3647, Reservation_fails = 74851
	L1D_cache_core[2]: Access = 49308, Miss = 24262, Miss_rate = 0.492, Pending_hits = 3663, Reservation_fails = 71880
	L1D_cache_core[3]: Access = 48122, Miss = 23660, Miss_rate = 0.492, Pending_hits = 4094, Reservation_fails = 67866
	L1D_cache_core[4]: Access = 48111, Miss = 24091, Miss_rate = 0.501, Pending_hits = 4050, Reservation_fails = 74828
	L1D_cache_core[5]: Access = 48348, Miss = 23809, Miss_rate = 0.492, Pending_hits = 4063, Reservation_fails = 75763
	L1D_cache_core[6]: Access = 49034, Miss = 24419, Miss_rate = 0.498, Pending_hits = 3944, Reservation_fails = 68439
	L1D_cache_core[7]: Access = 50134, Miss = 24855, Miss_rate = 0.496, Pending_hits = 3948, Reservation_fails = 67614
	L1D_cache_core[8]: Access = 49890, Miss = 24631, Miss_rate = 0.494, Pending_hits = 3729, Reservation_fails = 73344
	L1D_cache_core[9]: Access = 52251, Miss = 26299, Miss_rate = 0.503, Pending_hits = 3693, Reservation_fails = 73327
	L1D_cache_core[10]: Access = 48558, Miss = 23463, Miss_rate = 0.483, Pending_hits = 4128, Reservation_fails = 68062
	L1D_cache_core[11]: Access = 38192, Miss = 18168, Miss_rate = 0.476, Pending_hits = 3125, Reservation_fails = 49228
	L1D_cache_core[12]: Access = 40372, Miss = 19000, Miss_rate = 0.471, Pending_hits = 3172, Reservation_fails = 49308
	L1D_cache_core[13]: Access = 41676, Miss = 19636, Miss_rate = 0.471, Pending_hits = 3287, Reservation_fails = 39831
	L1D_cache_core[14]: Access = 41134, Miss = 19895, Miss_rate = 0.484, Pending_hits = 3236, Reservation_fails = 57249
	L1D_total_cache_accesses = 706776
	L1D_total_cache_misses = 345881
	L1D_total_cache_miss_rate = 0.4894
	L1D_total_cache_pending_hits = 55433
	L1D_total_cache_reservation_fails = 983745
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 310975
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 672770
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2563
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6634, 6634, 6634, 6634, 6634, 6634, 6634, 6634, 2010, 2010, 1738, 1738, 1738, 1738, 1738, 1738, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248
gpgpu_n_stall_shd_mem = 1431968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50677
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1431968
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1973494	W0_Idle:500094	W0_Scoreboard:3410238	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405416 {8:50677,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1456 {8:182,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6892072 {136:50677,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24752 {136:182,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 201 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 521809 
mrq_lat_table:8177 	2038 	1852 	1346 	1521 	1531 	1370 	1471 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342052 	23559 	720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34419 	45906 	107369 	171053 	7597 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20053 	23080 	7254 	305 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	21390 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1015 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  8.666667  8.481482  7.710526  9.156250 18.000000 19.200001 15.900000 16.100000  6.928571  6.000000  5.512821  4.520833  7.769231  8.416667  6.222222  7.400000 
dram[1]:  9.956522  9.200000  7.945946  7.121951 14.071428 19.100000 16.000000 15.800000  6.857143  8.818182  5.243902  5.400000  7.730769  8.739130  7.758621  7.655172 
dram[2]:  7.633333  9.120000  8.400000  9.733334 12.250000 19.600000 17.555555 15.700000  6.866667  8.166667  5.435897  4.695652  7.481482  7.178571  7.290323  7.258065 
dram[3]:  6.764706  8.769231  7.918919  8.617647 19.000000 19.400000 17.333334 13.250000  7.066667  7.846154  5.756757  5.605263  9.181818  8.739130  8.960000  6.250000 
dram[4]:  9.826087  9.160000  8.400000  8.000000 19.100000 19.600000 15.700000 15.500000  6.117647  5.941176  5.069767  4.795455  7.730769  9.136364  6.457143  6.514286 
dram[5]:  9.120000  6.657143  9.187500  9.633333 19.100000 21.777779 16.100000 15.300000  4.904762  6.000000  4.739130  5.736842  8.333333  8.375000  6.968750  6.388889 
average row locality = 19400/2355 = 8.237792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       176       171       199       199       150       146       125       127        93        96       151       155       170       170       176       176 
dram[1]:       173       172       200       198       148       145       128       124        92        93       151       156       169       169       177       176 
dram[2]:       173       170       200       198       147       148       128       123        95        94       150       156       170       169       178       177 
dram[3]:       174       170       199       199       144       146       126       124        98        96       151       153       170       169       176       177 
dram[4]:       170       170       200       202       145       147       126       125        96        95       154       151       169       169       178       179 
dram[5]:       170       173       200       197       145       148       129       123        96        96       154       154       168       169       177       180 
total reads: 14854
bank skew: 202/92 = 2.20
chip skew: 2480/2471 = 1.00
number of total write accesses:
dram[0]:        58        58        94        94        48        46        34        34         4         6        64        62        32        32        48        46 
dram[1]:        56        58        94        94        49        46        32        34         4         4        64        60        32        32        48        46 
dram[2]:        56        58        94        94        49        48        30        34         8         4        62        60        32        32        48        48 
dram[3]:        56        58        94        94        46        48        30        35         8         6        62        60        32        32        48        48 
dram[4]:        56        59        94        94        46        49        31        30         8         6        64        60        32        32        48        49 
dram[5]:        58        60        94        92        46        48        32        30         7         6        64        64        32        32        46        50 
total reads: 4546
bank skew: 94/4 = 23.50
chip skew: 761/753 = 1.01
average mf latency per bank:
dram[0]:        786       868       819       887       590       590       396       415      2106      1440     21299     22237      1376      1092       850       836
dram[1]:        794       922       820       850       591       636       399       457      2375      1301     21289     22011      1545      1132       886       837
dram[2]:        834       785       819       859      1166       582       416       392      2428      1502     21953     21827      1045      1339       860       764
dram[3]:        846       765       829       874       625       547       437       843      2571      2368     22956     24031      1148      1416       928       815
dram[4]:        812       876       822       871       645       541       426       405      2033      2556     26155     22885      1488      1096       857       782
dram[5]:        778       881       893       861       594       555       387       401      1361      2504     24930     20033      1513      1216       797       842
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       387       345       393       348       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       452       414       431       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       400       368       353       368       370       645       664       559       666       626       696       613
dram[3]:        533       558       599       791       341       332       403       341       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       329       448       344       470       583       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       315       334       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390051 n_act=400 n_pre=384 n_req=3240 n_rd=4960 n_write=1520 bw_util=0.03262
n_activity=25385 dram_eff=0.5105
bk0: 352a 394764i bk1: 342a 394347i bk2: 398a 393502i bk3: 398a 393425i bk4: 300a 395210i bk5: 292a 395314i bk6: 250a 396032i bk7: 254a 395705i bk8: 186a 396729i bk9: 192a 396445i bk10: 302a 394829i bk11: 310a 394484i bk12: 340a 395106i bk13: 340a 394682i bk14: 352a 394537i bk15: 352a 394104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.172656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390117 n_act=383 n_pre=367 n_req=3224 n_rd=4942 n_write=1506 bw_util=0.03246
n_activity=25047 dram_eff=0.5149
bk0: 346a 394754i bk1: 344a 394214i bk2: 400a 393695i bk3: 396a 393364i bk4: 296a 395176i bk5: 290a 395343i bk6: 256a 395913i bk7: 248a 395779i bk8: 184a 396702i bk9: 186a 396544i bk10: 302a 394931i bk11: 312a 394569i bk12: 338a 395039i bk13: 338a 395150i bk14: 354a 394475i bk15: 352a 394517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.169606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390077 n_act=394 n_pre=378 n_req=3233 n_rd=4952 n_write=1514 bw_util=0.03255
n_activity=25215 dram_eff=0.5129
bk0: 346a 394680i bk1: 340a 394377i bk2: 400a 393791i bk3: 396a 393395i bk4: 294a 395196i bk5: 296a 395157i bk6: 256a 395949i bk7: 246a 395661i bk8: 190a 396608i bk9: 188a 396552i bk10: 300a 395029i bk11: 312a 394695i bk12: 340a 394806i bk13: 338a 395008i bk14: 356a 394347i bk15: 354a 394241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.16983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390111 n_act=381 n_pre=365 n_req=3229 n_rd=4944 n_write=1514 bw_util=0.03251
n_activity=25156 dram_eff=0.5134
bk0: 348a 394642i bk1: 340a 394630i bk2: 398a 393626i bk3: 398a 393348i bk4: 288a 395481i bk5: 292a 395293i bk6: 252a 395943i bk7: 248a 395750i bk8: 196a 396520i bk9: 192a 396408i bk10: 302a 394911i bk11: 306a 394490i bk12: 340a 395208i bk13: 338a 394823i bk14: 352a 394810i bk15: 354a 394085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.172246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390065 n_act=399 n_pre=383 n_req=3234 n_rd=4952 n_write=1516 bw_util=0.03256
n_activity=25271 dram_eff=0.5119
bk0: 340a 394991i bk1: 340a 394616i bk2: 400a 393842i bk3: 404a 393814i bk4: 290a 395467i bk5: 294a 395242i bk6: 252a 396011i bk7: 250a 395781i bk8: 192a 396518i bk9: 190a 396474i bk10: 308a 394729i bk11: 302a 394422i bk12: 338a 394797i bk13: 338a 394819i bk14: 356a 394464i bk15: 358a 394185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.170583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=397315 n_nop=390053 n_act=399 n_pre=383 n_req=3240 n_rd=4958 n_write=1522 bw_util=0.03262
n_activity=25299 dram_eff=0.5123
bk0: 340a 394638i bk1: 346a 394378i bk2: 400a 393779i bk3: 394a 393484i bk4: 290a 395434i bk5: 296a 395168i bk6: 258a 395943i bk7: 246a 395889i bk8: 192a 396496i bk9: 192a 396525i bk10: 308a 394719i bk11: 308a 394621i bk12: 336a 394813i bk13: 338a 395119i bk14: 354a 394664i bk15: 360a 394131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.170328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30023, Miss = 1240, Miss_rate = 0.041, Pending_hits = 502, Reservation_fails = 469
L2_cache_bank[1]: Access = 30582, Miss = 1240, Miss_rate = 0.041, Pending_hits = 506, Reservation_fails = 394
L2_cache_bank[2]: Access = 30093, Miss = 1238, Miss_rate = 0.041, Pending_hits = 507, Reservation_fails = 222
L2_cache_bank[3]: Access = 29830, Miss = 1233, Miss_rate = 0.041, Pending_hits = 515, Reservation_fails = 388
L2_cache_bank[4]: Access = 29747, Miss = 1241, Miss_rate = 0.042, Pending_hits = 509, Reservation_fails = 182
L2_cache_bank[5]: Access = 28664, Miss = 1235, Miss_rate = 0.043, Pending_hits = 510, Reservation_fails = 326
L2_cache_bank[6]: Access = 29981, Miss = 1238, Miss_rate = 0.041, Pending_hits = 479, Reservation_fails = 43
L2_cache_bank[7]: Access = 31406, Miss = 1234, Miss_rate = 0.039, Pending_hits = 499, Reservation_fails = 289
L2_cache_bank[8]: Access = 34420, Miss = 1238, Miss_rate = 0.036, Pending_hits = 499, Reservation_fails = 132
L2_cache_bank[9]: Access = 29901, Miss = 1238, Miss_rate = 0.041, Pending_hits = 510, Reservation_fails = 300
L2_cache_bank[10]: Access = 33381, Miss = 1239, Miss_rate = 0.037, Pending_hits = 498, Reservation_fails = 210
L2_cache_bank[11]: Access = 28485, Miss = 1240, Miss_rate = 0.044, Pending_hits = 532, Reservation_fails = 546
L2_total_cache_accesses = 366513
L2_total_cache_misses = 14854
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 6066
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=569979
icnt_total_pkts_simt_to_mem=956145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8045
	minimum = 6
	maximum = 153
Network latency average = 15.2683
	minimum = 6
	maximum = 140
Slowest packet = 715877
Flit latency average = 13.2667
	minimum = 6
	maximum = 136
Slowest flit = 1480372
Fragmentation average = 0.0071702
	minimum = 0
	maximum = 97
Injected packet rate average = 0.0701244
	minimum = 0.0598317 (at node 4)
	maximum = 0.0798575 (at node 20)
Accepted packet rate average = 0.0701244
	minimum = 0.0598317 (at node 4)
	maximum = 0.0798575 (at node 20)
Injected flit rate average = 0.187076
	minimum = 0.138461 (at node 4)
	maximum = 0.24375 (at node 20)
Accepted flit rate average= 0.187076
	minimum = 0.181 (at node 23)
	maximum = 0.208213 (at node 13)
Injected packet length average = 2.66777
Accepted packet length average = 2.66777
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5245 (18 samples)
	minimum = 6 (18 samples)
	maximum = 103.111 (18 samples)
Network latency average = 11.8442 (18 samples)
	minimum = 6 (18 samples)
	maximum = 93.6111 (18 samples)
Flit latency average = 10.7714 (18 samples)
	minimum = 6 (18 samples)
	maximum = 90 (18 samples)
Fragmentation average = 0.00214833 (18 samples)
	minimum = 0 (18 samples)
	maximum = 32.6111 (18 samples)
Injected packet rate average = 0.0313433 (18 samples)
	minimum = 0.0183658 (18 samples)
	maximum = 0.0564223 (18 samples)
Accepted packet rate average = 0.0313433 (18 samples)
	minimum = 0.0183658 (18 samples)
	maximum = 0.0564223 (18 samples)
Injected flit rate average = 0.0733577 (18 samples)
	minimum = 0.0405627 (18 samples)
	maximum = 0.15386 (18 samples)
Accepted flit rate average = 0.0733577 (18 samples)
	minimum = 0.0384411 (18 samples)
	maximum = 0.142617 (18 samples)
Injected packet size average = 2.34046 (18 samples)
Accepted packet size average = 2.34046 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 210907 (inst/sec)
gpgpu_simulation_rate = 2931 (cycle/sec)
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,521810)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,521810)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,13,0) tid=(25,8,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,14,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 522310  inst.: 37790628 (ipc=498.2) sim_rate=211120 (inst/sec) elapsed = 0:0:02:59 / Sat Jul 28 12:50:40 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 523310  inst.: 37872029 (ipc=220.3) sim_rate=210400 (inst/sec) elapsed = 0:0:03:00 / Sat Jul 28 12:50:41 2018
GPGPU-Sim uArch: cycles simulated: 524810  inst.: 37907903 (ipc=122.1) sim_rate=209435 (inst/sec) elapsed = 0:0:03:01 / Sat Jul 28 12:50:42 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,6,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 526310  inst.: 37941590 (ipc=88.9) sim_rate=208470 (inst/sec) elapsed = 0:0:03:02 / Sat Jul 28 12:50:43 2018
GPGPU-Sim uArch: cycles simulated: 527310  inst.: 37964333 (ipc=76.9) sim_rate=207455 (inst/sec) elapsed = 0:0:03:03 / Sat Jul 28 12:50:44 2018
GPGPU-Sim uArch: cycles simulated: 528810  inst.: 37997911 (ipc=65.2) sim_rate=206510 (inst/sec) elapsed = 0:0:03:04 / Sat Jul 28 12:50:45 2018
GPGPU-Sim uArch: cycles simulated: 529810  inst.: 38020598 (ipc=59.9) sim_rate=205516 (inst/sec) elapsed = 0:0:03:05 / Sat Jul 28 12:50:46 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 531310  inst.: 38054198 (ipc=54.0) sim_rate=204592 (inst/sec) elapsed = 0:0:03:06 / Sat Jul 28 12:50:47 2018
GPGPU-Sim uArch: cycles simulated: 532810  inst.: 38087901 (ipc=49.7) sim_rate=203678 (inst/sec) elapsed = 0:0:03:07 / Sat Jul 28 12:50:48 2018
GPGPU-Sim uArch: cycles simulated: 533810  inst.: 38110593 (ipc=47.4) sim_rate=202715 (inst/sec) elapsed = 0:0:03:08 / Sat Jul 28 12:50:49 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,13,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 535310  inst.: 38144230 (ipc=44.6) sim_rate=201821 (inst/sec) elapsed = 0:0:03:09 / Sat Jul 28 12:50:50 2018
GPGPU-Sim uArch: cycles simulated: 536810  inst.: 38177850 (ipc=42.4) sim_rate=200936 (inst/sec) elapsed = 0:0:03:10 / Sat Jul 28 12:50:51 2018
GPGPU-Sim uArch: cycles simulated: 537810  inst.: 38200404 (ipc=41.2) sim_rate=200002 (inst/sec) elapsed = 0:0:03:11 / Sat Jul 28 12:50:52 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,4,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 539310  inst.: 38234082 (ipc=39.6) sim_rate=199135 (inst/sec) elapsed = 0:0:03:12 / Sat Jul 28 12:50:53 2018
GPGPU-Sim uArch: cycles simulated: 540310  inst.: 38256468 (ipc=38.6) sim_rate=198220 (inst/sec) elapsed = 0:0:03:13 / Sat Jul 28 12:50:54 2018
GPGPU-Sim uArch: cycles simulated: 541810  inst.: 38290334 (ipc=37.4) sim_rate=197372 (inst/sec) elapsed = 0:0:03:14 / Sat Jul 28 12:50:55 2018
GPGPU-Sim uArch: cycles simulated: 543310  inst.: 38324046 (ipc=36.4) sim_rate=196533 (inst/sec) elapsed = 0:0:03:15 / Sat Jul 28 12:50:56 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,1,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 544310  inst.: 38346486 (ipc=35.8) sim_rate=195645 (inst/sec) elapsed = 0:0:03:16 / Sat Jul 28 12:50:57 2018
GPGPU-Sim uArch: cycles simulated: 545810  inst.: 38380096 (ipc=34.9) sim_rate=194822 (inst/sec) elapsed = 0:0:03:17 / Sat Jul 28 12:50:58 2018
GPGPU-Sim uArch: cycles simulated: 547310  inst.: 38414068 (ipc=34.2) sim_rate=194010 (inst/sec) elapsed = 0:0:03:18 / Sat Jul 28 12:50:59 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,11,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 548310  inst.: 38436440 (ipc=33.8) sim_rate=193147 (inst/sec) elapsed = 0:0:03:19 / Sat Jul 28 12:51:00 2018
GPGPU-Sim uArch: cycles simulated: 549810  inst.: 38470106 (ipc=33.2) sim_rate=192350 (inst/sec) elapsed = 0:0:03:20 / Sat Jul 28 12:51:01 2018
GPGPU-Sim uArch: cycles simulated: 551310  inst.: 38503861 (ipc=32.6) sim_rate=191561 (inst/sec) elapsed = 0:0:03:21 / Sat Jul 28 12:51:02 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 552810  inst.: 38537492 (ipc=32.1) sim_rate=190779 (inst/sec) elapsed = 0:0:03:22 / Sat Jul 28 12:51:03 2018
GPGPU-Sim uArch: cycles simulated: 553810  inst.: 38560875 (ipc=31.9) sim_rate=189955 (inst/sec) elapsed = 0:0:03:23 / Sat Jul 28 12:51:04 2018
GPGPU-Sim uArch: cycles simulated: 555310  inst.: 38594796 (ipc=31.4) sim_rate=189190 (inst/sec) elapsed = 0:0:03:24 / Sat Jul 28 12:51:05 2018
GPGPU-Sim uArch: cycles simulated: 556810  inst.: 38628919 (ipc=31.1) sim_rate=188433 (inst/sec) elapsed = 0:0:03:25 / Sat Jul 28 12:51:06 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 557810  inst.: 38651901 (ipc=30.8) sim_rate=187630 (inst/sec) elapsed = 0:0:03:26 / Sat Jul 28 12:51:07 2018
GPGPU-Sim uArch: cycles simulated: 559310  inst.: 38685925 (ipc=30.5) sim_rate=186888 (inst/sec) elapsed = 0:0:03:27 / Sat Jul 28 12:51:08 2018
GPGPU-Sim uArch: cycles simulated: 560810  inst.: 38719831 (ipc=30.2) sim_rate=186153 (inst/sec) elapsed = 0:0:03:28 / Sat Jul 28 12:51:09 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,14,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 561810  inst.: 38742968 (ipc=30.0) sim_rate=185373 (inst/sec) elapsed = 0:0:03:29 / Sat Jul 28 12:51:10 2018
GPGPU-Sim uArch: cycles simulated: 563310  inst.: 38776800 (ipc=29.8) sim_rate=184651 (inst/sec) elapsed = 0:0:03:30 / Sat Jul 28 12:51:11 2018
GPGPU-Sim uArch: cycles simulated: 564310  inst.: 38799434 (ipc=29.6) sim_rate=183883 (inst/sec) elapsed = 0:0:03:31 / Sat Jul 28 12:51:12 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,4,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 565810  inst.: 38833282 (ipc=29.4) sim_rate=183175 (inst/sec) elapsed = 0:0:03:32 / Sat Jul 28 12:51:13 2018
GPGPU-Sim uArch: cycles simulated: 567310  inst.: 38867754 (ipc=29.1) sim_rate=182477 (inst/sec) elapsed = 0:0:03:33 / Sat Jul 28 12:51:14 2018
GPGPU-Sim uArch: cycles simulated: 568310  inst.: 38890273 (ipc=29.0) sim_rate=181730 (inst/sec) elapsed = 0:0:03:34 / Sat Jul 28 12:51:15 2018
GPGPU-Sim uArch: cycles simulated: 569810  inst.: 38924112 (ipc=28.8) sim_rate=181042 (inst/sec) elapsed = 0:0:03:35 / Sat Jul 28 12:51:16 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,10,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 571310  inst.: 38957842 (ipc=28.6) sim_rate=180360 (inst/sec) elapsed = 0:0:03:36 / Sat Jul 28 12:51:17 2018
GPGPU-Sim uArch: cycles simulated: 572810  inst.: 38991861 (ipc=28.4) sim_rate=179685 (inst/sec) elapsed = 0:0:03:37 / Sat Jul 28 12:51:18 2018
GPGPU-Sim uArch: cycles simulated: 573810  inst.: 39014928 (ipc=28.3) sim_rate=178967 (inst/sec) elapsed = 0:0:03:38 / Sat Jul 28 12:51:19 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,4,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 575310  inst.: 39048627 (ipc=28.2) sim_rate=178304 (inst/sec) elapsed = 0:0:03:39 / Sat Jul 28 12:51:20 2018
GPGPU-Sim uArch: cycles simulated: 576810  inst.: 39082345 (ipc=28.0) sim_rate=177647 (inst/sec) elapsed = 0:0:03:40 / Sat Jul 28 12:51:21 2018
GPGPU-Sim uArch: cycles simulated: 577810  inst.: 39104795 (ipc=27.9) sim_rate=176944 (inst/sec) elapsed = 0:0:03:41 / Sat Jul 28 12:51:22 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,8,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 579310  inst.: 39138828 (ipc=27.8) sim_rate=176301 (inst/sec) elapsed = 0:0:03:42 / Sat Jul 28 12:51:23 2018
GPGPU-Sim uArch: cycles simulated: 580310  inst.: 39161470 (ipc=27.7) sim_rate=175611 (inst/sec) elapsed = 0:0:03:43 / Sat Jul 28 12:51:24 2018
GPGPU-Sim uArch: cycles simulated: 581810  inst.: 39195245 (ipc=27.6) sim_rate=174978 (inst/sec) elapsed = 0:0:03:44 / Sat Jul 28 12:51:25 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,4,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 583310  inst.: 39229203 (ipc=27.4) sim_rate=174352 (inst/sec) elapsed = 0:0:03:45 / Sat Jul 28 12:51:26 2018
GPGPU-Sim uArch: cycles simulated: 584310  inst.: 39251675 (ipc=27.4) sim_rate=173679 (inst/sec) elapsed = 0:0:03:46 / Sat Jul 28 12:51:27 2018
GPGPU-Sim uArch: cycles simulated: 585810  inst.: 39285856 (ipc=27.3) sim_rate=173065 (inst/sec) elapsed = 0:0:03:47 / Sat Jul 28 12:51:28 2018
GPGPU-Sim uArch: cycles simulated: 587310  inst.: 39319552 (ipc=27.1) sim_rate=172454 (inst/sec) elapsed = 0:0:03:48 / Sat Jul 28 12:51:29 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,14,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 588810  inst.: 39353420 (ipc=27.0) sim_rate=171848 (inst/sec) elapsed = 0:0:03:49 / Sat Jul 28 12:51:30 2018
GPGPU-Sim uArch: cycles simulated: 590310  inst.: 39387841 (ipc=27.0) sim_rate=171251 (inst/sec) elapsed = 0:0:03:50 / Sat Jul 28 12:51:31 2018
GPGPU-Sim uArch: cycles simulated: 591310  inst.: 39410548 (ipc=26.9) sim_rate=170608 (inst/sec) elapsed = 0:0:03:51 / Sat Jul 28 12:51:32 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,10,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 592810  inst.: 39444430 (ipc=26.8) sim_rate=170019 (inst/sec) elapsed = 0:0:03:52 / Sat Jul 28 12:51:33 2018
GPGPU-Sim uArch: cycles simulated: 594310  inst.: 39478705 (ipc=26.7) sim_rate=169436 (inst/sec) elapsed = 0:0:03:53 / Sat Jul 28 12:51:34 2018
GPGPU-Sim uArch: cycles simulated: 595810  inst.: 39512842 (ipc=26.6) sim_rate=168858 (inst/sec) elapsed = 0:0:03:54 / Sat Jul 28 12:51:35 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,14,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 597310  inst.: 39547033 (ipc=26.6) sim_rate=168285 (inst/sec) elapsed = 0:0:03:55 / Sat Jul 28 12:51:36 2018
GPGPU-Sim uArch: cycles simulated: 598810  inst.: 39580651 (ipc=26.5) sim_rate=167714 (inst/sec) elapsed = 0:0:03:56 / Sat Jul 28 12:51:37 2018
GPGPU-Sim uArch: cycles simulated: 600310  inst.: 39613718 (ipc=26.4) sim_rate=167146 (inst/sec) elapsed = 0:0:03:57 / Sat Jul 28 12:51:38 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,13,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 601810  inst.: 39646384 (ipc=26.3) sim_rate=166581 (inst/sec) elapsed = 0:0:03:58 / Sat Jul 28 12:51:39 2018
GPGPU-Sim uArch: cycles simulated: 603310  inst.: 39679380 (ipc=26.2) sim_rate=166022 (inst/sec) elapsed = 0:0:03:59 / Sat Jul 28 12:51:40 2018
GPGPU-Sim uArch: cycles simulated: 604810  inst.: 39711002 (ipc=26.1) sim_rate=165462 (inst/sec) elapsed = 0:0:04:00 / Sat Jul 28 12:51:41 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,1,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 606310  inst.: 39742863 (ipc=26.1) sim_rate=164908 (inst/sec) elapsed = 0:0:04:01 / Sat Jul 28 12:51:42 2018
GPGPU-Sim uArch: cycles simulated: 607810  inst.: 39774387 (ipc=26.0) sim_rate=164356 (inst/sec) elapsed = 0:0:04:02 / Sat Jul 28 12:51:43 2018
GPGPU-Sim uArch: cycles simulated: 609810  inst.: 39811819 (ipc=25.8) sim_rate=163834 (inst/sec) elapsed = 0:0:04:03 / Sat Jul 28 12:51:44 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,11,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 611310  inst.: 39839801 (ipc=25.7) sim_rate=163277 (inst/sec) elapsed = 0:0:04:04 / Sat Jul 28 12:51:45 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (90982,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(90983,521810)
GPGPU-Sim uArch: cycles simulated: 613310  inst.: 39889397 (ipc=25.7) sim_rate=162813 (inst/sec) elapsed = 0:0:04:05 / Sat Jul 28 12:51:46 2018
GPGPU-Sim uArch: cycles simulated: 615310  inst.: 39926162 (ipc=25.5) sim_rate=162301 (inst/sec) elapsed = 0:0:04:06 / Sat Jul 28 12:51:47 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,12,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 617310  inst.: 39954112 (ipc=25.3) sim_rate=161757 (inst/sec) elapsed = 0:0:04:07 / Sat Jul 28 12:51:48 2018
GPGPU-Sim uArch: cycles simulated: 619310  inst.: 39978611 (ipc=25.0) sim_rate=161204 (inst/sec) elapsed = 0:0:04:08 / Sat Jul 28 12:51:49 2018
GPGPU-Sim uArch: cycles simulated: 621810  inst.: 40008655 (ipc=24.7) sim_rate=160677 (inst/sec) elapsed = 0:0:04:09 / Sat Jul 28 12:51:50 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,15,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 624310  inst.: 40033913 (ipc=24.3) sim_rate=160135 (inst/sec) elapsed = 0:0:04:10 / Sat Jul 28 12:51:51 2018
GPGPU-Sim uArch: cycles simulated: 626810  inst.: 40055667 (ipc=23.9) sim_rate=159584 (inst/sec) elapsed = 0:0:04:11 / Sat Jul 28 12:51:52 2018
GPGPU-Sim uArch: cycles simulated: 629810  inst.: 40076569 (ipc=23.5) sim_rate=159034 (inst/sec) elapsed = 0:0:04:12 / Sat Jul 28 12:51:53 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110636,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110637,521810)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110712,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110713,521810)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110742,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110743,521810)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110758,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(110759,521810)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,18,0) tid=(17,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110901,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(110902,521810)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110999,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(111000,521810)
GPGPU-Sim uArch: cycles simulated: 632810  inst.: 40146257 (ipc=23.5) sim_rate=158680 (inst/sec) elapsed = 0:0:04:13 / Sat Jul 28 12:51:54 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111014,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(111015,521810)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111023,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(111024,521810)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111140,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111141,521810)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (111160,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111185,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111190,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111191,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111199,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,22,0) tid=(27,15,0)
GPGPU-Sim uArch: cycles simulated: 634310  inst.: 40296944 (ipc=24.5) sim_rate=158649 (inst/sec) elapsed = 0:0:04:14 / Sat Jul 28 12:51:55 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,22,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 636310  inst.: 40328630 (ipc=24.3) sim_rate=158151 (inst/sec) elapsed = 0:0:04:15 / Sat Jul 28 12:51:56 2018
GPGPU-Sim uArch: cycles simulated: 638310  inst.: 40359631 (ipc=24.2) sim_rate=157654 (inst/sec) elapsed = 0:0:04:16 / Sat Jul 28 12:51:57 2018
GPGPU-Sim uArch: cycles simulated: 640810  inst.: 40398344 (ipc=24.0) sim_rate=157192 (inst/sec) elapsed = 0:0:04:17 / Sat Jul 28 12:51:58 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,17,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 642810  inst.: 40429305 (ipc=23.9) sim_rate=156702 (inst/sec) elapsed = 0:0:04:18 / Sat Jul 28 12:51:59 2018
GPGPU-Sim uArch: cycles simulated: 644810  inst.: 40460334 (ipc=23.7) sim_rate=156217 (inst/sec) elapsed = 0:0:04:19 / Sat Jul 28 12:52:00 2018
GPGPU-Sim uArch: cycles simulated: 647310  inst.: 40498658 (ipc=23.6) sim_rate=155764 (inst/sec) elapsed = 0:0:04:20 / Sat Jul 28 12:52:01 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,16,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 649310  inst.: 40529675 (ipc=23.4) sim_rate=155286 (inst/sec) elapsed = 0:0:04:21 / Sat Jul 28 12:52:02 2018
GPGPU-Sim uArch: cycles simulated: 651310  inst.: 40560662 (ipc=23.3) sim_rate=154811 (inst/sec) elapsed = 0:0:04:22 / Sat Jul 28 12:52:03 2018
GPGPU-Sim uArch: cycles simulated: 653810  inst.: 40599347 (ipc=23.2) sim_rate=154370 (inst/sec) elapsed = 0:0:04:23 / Sat Jul 28 12:52:04 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,24,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 655810  inst.: 40630326 (ipc=23.1) sim_rate=153902 (inst/sec) elapsed = 0:0:04:24 / Sat Jul 28 12:52:05 2018
GPGPU-Sim uArch: cycles simulated: 657810  inst.: 40661298 (ipc=22.9) sim_rate=153438 (inst/sec) elapsed = 0:0:04:25 / Sat Jul 28 12:52:06 2018
GPGPU-Sim uArch: cycles simulated: 660310  inst.: 40699993 (ipc=22.8) sim_rate=153007 (inst/sec) elapsed = 0:0:04:26 / Sat Jul 28 12:52:07 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,19,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 662310  inst.: 40730966 (ipc=22.7) sim_rate=152550 (inst/sec) elapsed = 0:0:04:27 / Sat Jul 28 12:52:08 2018
GPGPU-Sim uArch: cycles simulated: 664810  inst.: 40770118 (ipc=22.6) sim_rate=152127 (inst/sec) elapsed = 0:0:04:28 / Sat Jul 28 12:52:09 2018
GPGPU-Sim uArch: cycles simulated: 666810  inst.: 40801471 (ipc=22.5) sim_rate=151678 (inst/sec) elapsed = 0:0:04:29 / Sat Jul 28 12:52:10 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,16,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 668810  inst.: 40833006 (ipc=22.4) sim_rate=151233 (inst/sec) elapsed = 0:0:04:30 / Sat Jul 28 12:52:11 2018
GPGPU-Sim uArch: cycles simulated: 671310  inst.: 40871347 (ipc=22.3) sim_rate=150816 (inst/sec) elapsed = 0:0:04:31 / Sat Jul 28 12:52:12 2018
GPGPU-Sim uArch: cycles simulated: 673310  inst.: 40902670 (ipc=22.2) sim_rate=150377 (inst/sec) elapsed = 0:0:04:32 / Sat Jul 28 12:52:13 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,15,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 675310  inst.: 40933695 (ipc=22.1) sim_rate=149940 (inst/sec) elapsed = 0:0:04:33 / Sat Jul 28 12:52:14 2018
GPGPU-Sim uArch: cycles simulated: 677810  inst.: 40972852 (ipc=22.0) sim_rate=149535 (inst/sec) elapsed = 0:0:04:34 / Sat Jul 28 12:52:15 2018
GPGPU-Sim uArch: cycles simulated: 679810  inst.: 41003896 (ipc=21.9) sim_rate=149105 (inst/sec) elapsed = 0:0:04:35 / Sat Jul 28 12:52:16 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,22,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 681810  inst.: 41034815 (ipc=21.8) sim_rate=148676 (inst/sec) elapsed = 0:0:04:36 / Sat Jul 28 12:52:17 2018
GPGPU-Sim uArch: cycles simulated: 684310  inst.: 41073996 (ipc=21.7) sim_rate=148281 (inst/sec) elapsed = 0:0:04:37 / Sat Jul 28 12:52:18 2018
GPGPU-Sim uArch: cycles simulated: 686310  inst.: 41105199 (ipc=21.7) sim_rate=147860 (inst/sec) elapsed = 0:0:04:38 / Sat Jul 28 12:52:19 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,16,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 688810  inst.: 41144196 (ipc=21.6) sim_rate=147470 (inst/sec) elapsed = 0:0:04:39 / Sat Jul 28 12:52:20 2018
GPGPU-Sim uArch: cycles simulated: 690810  inst.: 41174962 (ipc=21.5) sim_rate=147053 (inst/sec) elapsed = 0:0:04:40 / Sat Jul 28 12:52:21 2018
GPGPU-Sim uArch: cycles simulated: 692810  inst.: 41204728 (ipc=21.4) sim_rate=146636 (inst/sec) elapsed = 0:0:04:41 / Sat Jul 28 12:52:22 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,24,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 695310  inst.: 41241037 (ipc=21.3) sim_rate=146244 (inst/sec) elapsed = 0:0:04:42 / Sat Jul 28 12:52:23 2018
GPGPU-Sim uArch: cycles simulated: 697310  inst.: 41269306 (ipc=21.2) sim_rate=145827 (inst/sec) elapsed = 0:0:04:43 / Sat Jul 28 12:52:24 2018
GPGPU-Sim uArch: cycles simulated: 699310  inst.: 41297737 (ipc=21.2) sim_rate=145414 (inst/sec) elapsed = 0:0:04:44 / Sat Jul 28 12:52:25 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,19,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 701810  inst.: 41332860 (ipc=21.1) sim_rate=145027 (inst/sec) elapsed = 0:0:04:45 / Sat Jul 28 12:52:26 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (181899,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 703810  inst.: 41360865 (ipc=21.0) sim_rate=144618 (inst/sec) elapsed = 0:0:04:46 / Sat Jul 28 12:52:27 2018
GPGPU-Sim uArch: cycles simulated: 706310  inst.: 41395493 (ipc=20.9) sim_rate=144235 (inst/sec) elapsed = 0:0:04:47 / Sat Jul 28 12:52:28 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,22,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 709310  inst.: 41437316 (ipc=20.8) sim_rate=143879 (inst/sec) elapsed = 0:0:04:48 / Sat Jul 28 12:52:29 2018
GPGPU-Sim uArch: cycles simulated: 711810  inst.: 41470386 (ipc=20.7) sim_rate=143496 (inst/sec) elapsed = 0:0:04:49 / Sat Jul 28 12:52:30 2018
GPGPU-Sim uArch: cycles simulated: 714810  inst.: 41508760 (ipc=20.6) sim_rate=143133 (inst/sec) elapsed = 0:0:04:50 / Sat Jul 28 12:52:31 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,19,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 717810  inst.: 41545907 (ipc=20.4) sim_rate=142769 (inst/sec) elapsed = 0:0:04:51 / Sat Jul 28 12:52:32 2018
GPGPU-Sim uArch: cycles simulated: 720810  inst.: 41578413 (ipc=20.3) sim_rate=142391 (inst/sec) elapsed = 0:0:04:52 / Sat Jul 28 12:52:33 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (201448,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 724310  inst.: 41611714 (ipc=20.1) sim_rate=142019 (inst/sec) elapsed = 0:0:04:53 / Sat Jul 28 12:52:34 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,16,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 728810  inst.: 41643767 (ipc=19.8) sim_rate=141645 (inst/sec) elapsed = 0:0:04:54 / Sat Jul 28 12:52:35 2018
GPGPU-Sim uArch: cycles simulated: 734310  inst.: 41673350 (ipc=19.4) sim_rate=141265 (inst/sec) elapsed = 0:0:04:55 / Sat Jul 28 12:52:36 2018
GPGPU-Sim uArch: cycles simulated: 740310  inst.: 41693156 (ipc=19.0) sim_rate=140855 (inst/sec) elapsed = 0:0:04:56 / Sat Jul 28 12:52:37 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (220549,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (220721,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (220846,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (221006,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (221027,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (221033,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (221396,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (221530,521810), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 221531
gpu_sim_insn = 4156000
gpu_ipc =      18.7604
gpu_tot_sim_cycle = 743341
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      56.0948
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14434
gpu_stall_icnt2sh    = 109374
gpu_total_sim_rate=140870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744365
	L1I_total_cache_misses = 2563
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145362, Miss = 57106, Miss_rate = 0.393, Pending_hits = 4093, Reservation_fails = 102084
	L1D_cache_core[1]: Access = 148412, Miss = 58180, Miss_rate = 0.392, Pending_hits = 3990, Reservation_fails = 133422
	L1D_cache_core[2]: Access = 145372, Miss = 56893, Miss_rate = 0.391, Pending_hits = 4196, Reservation_fails = 129901
	L1D_cache_core[3]: Access = 144186, Miss = 56389, Miss_rate = 0.391, Pending_hits = 4536, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 96143, Miss = 40430, Miss_rate = 0.421, Pending_hits = 4286, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 144412, Miss = 56580, Miss_rate = 0.392, Pending_hits = 4440, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145098, Miss = 57148, Miss_rate = 0.394, Pending_hits = 4358, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 98166, Miss = 41225, Miss_rate = 0.420, Pending_hits = 4149, Reservation_fails = 97045
	L1D_cache_core[8]: Access = 97922, Miss = 41013, Miss_rate = 0.419, Pending_hits = 3928, Reservation_fails = 103050
	L1D_cache_core[9]: Access = 148315, Miss = 59185, Miss_rate = 0.399, Pending_hits = 4083, Reservation_fails = 74659
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 134256, Miss = 50949, Miss_rate = 0.379, Pending_hits = 3523, Reservation_fails = 107570
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 137198, Miss = 52449, Miss_rate = 0.382, Pending_hits = 3818, Reservation_fails = 116050
	L1D_total_cache_accesses = 1907576
	L1D_total_cache_misses = 755015
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 60900
	L1D_total_cache_reservation_fails = 1629991
	L1D_cache_data_port_util = 0.173
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1249338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2563
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15728, 15728, 15728, 15728, 15728, 15728, 15728, 15728, 11104, 11104, 10832, 10832, 10832, 10832, 10832, 10832, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 2078214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64775
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2078214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2877160	W0_Idle:948578	W0_Scoreboard:3835278	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518200 {8:64775,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1456 {8:182,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8809400 {136:64775,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24752 {136:182,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 204 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 743340 
mrq_lat_table:21734 	4806 	2027 	2232 	2091 	1879 	1549 	1637 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746337 	33336 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	124179 	56484 	116509 	475584 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32567 	24573 	7345 	305 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	396570 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1458 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  2.937931  2.863945  3.089172  3.129032  3.654206  3.522936  2.624060  2.643939  1.979452  2.227273  2.509202  2.393064  2.437870  2.397661  2.616352  2.797297 
dram[1]:  2.910345  2.832215  3.024845  3.095541  3.241667  3.245763  2.592592  2.829268  2.013986  2.109489  2.562500  2.487952  2.350575  2.673203  2.628931  2.670968 
dram[2]:  2.863945  3.043478  3.141936  3.184211  3.129032  3.206612  2.713178  2.653846  2.107143  2.180451  2.506173  2.294445  2.469880  2.478788  2.964539  2.743421 
dram[3]:  2.621118  2.818792  2.993827  2.892857  3.293103  3.730769  2.664122  2.514493  2.191176  2.185185  2.524691  2.562500  2.469880  2.605096  2.868966  2.548780 
dram[4]:  2.964539  2.863945  2.910180  3.012346  3.613208  3.592592  2.900000  2.738095  2.084507  2.107914  2.441176  2.481707  2.405882  2.621795  2.720779  2.530120 
dram[5]:  2.916667  2.802632  3.231788  3.050633  3.437500  3.403509  2.700000  2.415493  2.077465  2.055944  2.546012  2.603774  2.305085  2.389535  2.694805  2.670886 
average row locality = 38072/14099 = 2.700333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       304       299       327       327       279       274       253       255       221       224       281       288       316       314       304       304 
dram[1]:       302       300       329       328       276       273       256       254       220       221       282       289       313       313       306       304 
dram[2]:       301       298       329       326       275       276       256       251       223       222       280       289       314       313       306       305 
dram[3]:       302       298       327       328       272       276       255       252       226       225       283       286       314       313       304       306 
dram[4]:       298       298       328       330       273       275       254       253       224       223       286       283       313       313       307       307 
dram[5]:       298       302       330       326       275       276       257       251       224       224       287       286       312       315       305       308 
total reads: 27408
bank skew: 330/220 = 1.50
chip skew: 4576/4564 = 1.00
number of total write accesses:
dram[0]:       122       122       158       158       112       110        96        94        68        70       128       126        96        96       112       110 
dram[1]:       120       122       158       158       113       110        94        94        68        68       128       124        96        96       112       110 
dram[2]:       120       122       158       158       113       112        94        94        72        68       126       124        96        96       112       112 
dram[3]:       120       122       158       158       110       112        94        95        72        70       126       124        96        96       112       112 
dram[4]:       120       123       158       158       110       113        94        92        72        70       129       124        96        96       112       113 
dram[5]:       122       124       158       156       110       112        94        92        71        70       128       128        96        96       110       114 
total reads: 10664
bank skew: 158/68 = 2.32
chip skew: 1781/1771 = 1.01
average mf latency per bank:
dram[0]:        524       561       571       610       398       391       293       308       842       641     28126     28240       784       648       560       543
dram[1]:        516       593       570       589       394       414       299       323       931       567     28000     28126       866       661       581       548
dram[2]:        543       517       573       595       685       394       301       296       981       644     28437     28069       626       764       564       508
dram[3]:        553       507       578       602       413       372       312       498      1047       955     28861     34816       677       805       591       540
dram[4]:        530       565       573       609       417       371       306       303       846      1017     24791     28869       837       643       560       521
dram[5]:        512       573       614       592       394       378       290       295       610      1007     29629     27206       847       704       526       552
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548621 n_act=2347 n_pre=2331 n_req=6348 n_rd=9140 n_write=3556 bw_util=0.04486
n_activity=59191 dram_eff=0.429
bk0: 608a 560861i bk1: 598a 560503i bk2: 654a 559614i bk3: 654a 559639i bk4: 558a 561101i bk5: 548a 561291i bk6: 506a 561841i bk7: 510a 561420i bk8: 442a 562851i bk9: 448a 562535i bk10: 562a 560888i bk11: 576a 560378i bk12: 632a 560741i bk13: 628a 560216i bk14: 608a 559982i bk15: 608a 559712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.146468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548627 n_act=2355 n_pre=2339 n_req=6337 n_rd=9132 n_write=3542 bw_util=0.04478
n_activity=59200 dram_eff=0.4282
bk0: 604a 560821i bk1: 600a 560057i bk2: 658a 559863i bk3: 656a 559501i bk4: 552a 561556i bk5: 546a 561508i bk6: 512a 561697i bk7: 508a 561672i bk8: 440a 563018i bk9: 442a 562754i bk10: 564a 561059i bk11: 578a 560770i bk12: 626a 560656i bk13: 626a 560923i bk14: 612a 559936i bk15: 608a 560228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548659 n_act=2335 n_pre=2319 n_req=6341 n_rd=9128 n_write=3554 bw_util=0.04481
n_activity=59083 dram_eff=0.4293
bk0: 602a 560739i bk1: 596a 560348i bk2: 658a 559978i bk3: 652a 559270i bk4: 550a 561194i bk5: 552a 561138i bk6: 512a 561737i bk7: 502a 561436i bk8: 446a 562858i bk9: 444a 562714i bk10: 560a 560763i bk11: 578a 560676i bk12: 628a 560409i bk13: 626a 560291i bk14: 612a 560042i bk15: 610a 559958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548615 n_act=2354 n_pre=2338 n_req=6344 n_rd=9134 n_write=3554 bw_util=0.04483
n_activity=59549 dram_eff=0.4261
bk0: 604a 560522i bk1: 596a 560515i bk2: 654a 559522i bk3: 656a 559537i bk4: 544a 561538i bk5: 552a 561469i bk6: 510a 561917i bk7: 504a 561406i bk8: 452a 562873i bk9: 450a 562735i bk10: 566a 561016i bk11: 572a 560454i bk12: 628a 560807i bk13: 626a 560677i bk14: 608a 560896i bk15: 612a 559934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548645 n_act=2338 n_pre=2322 n_req=6345 n_rd=9130 n_write=3560 bw_util=0.04484
n_activity=59323 dram_eff=0.4278
bk0: 596a 560896i bk1: 596a 560525i bk2: 656a 559814i bk3: 660a 559665i bk4: 546a 561507i bk5: 550a 561431i bk6: 508a 561813i bk7: 506a 561647i bk8: 448a 562354i bk9: 446a 562247i bk10: 572a 560596i bk11: 566a 560544i bk12: 626a 560338i bk13: 626a 560420i bk14: 614a 560172i bk15: 614a 559810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=565995 n_nop=548555 n_act=2371 n_pre=2355 n_req=6357 n_rd=9152 n_write=3562 bw_util=0.04493
n_activity=59432 dram_eff=0.4279
bk0: 596a 560616i bk1: 604a 560137i bk2: 660a 559919i bk3: 652a 559418i bk4: 550a 561577i bk5: 552a 561374i bk6: 514a 562044i bk7: 502a 561928i bk8: 448a 562801i bk9: 448a 562660i bk10: 574a 560615i bk11: 572a 560781i bk12: 624a 560306i bk13: 630a 560571i bk14: 610a 560373i bk15: 616a 559922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63218, Miss = 2285, Miss_rate = 0.036, Pending_hits = 502, Reservation_fails = 469
L2_cache_bank[1]: Access = 63768, Miss = 2285, Miss_rate = 0.036, Pending_hits = 506, Reservation_fails = 394
L2_cache_bank[2]: Access = 63289, Miss = 2284, Miss_rate = 0.036, Pending_hits = 507, Reservation_fails = 222
L2_cache_bank[3]: Access = 63004, Miss = 2282, Miss_rate = 0.036, Pending_hits = 515, Reservation_fails = 388
L2_cache_bank[4]: Access = 62890, Miss = 2284, Miss_rate = 0.036, Pending_hits = 509, Reservation_fails = 182
L2_cache_bank[5]: Access = 61842, Miss = 2280, Miss_rate = 0.037, Pending_hits = 510, Reservation_fails = 326
L2_cache_bank[6]: Access = 63131, Miss = 2283, Miss_rate = 0.036, Pending_hits = 479, Reservation_fails = 43
L2_cache_bank[7]: Access = 80598, Miss = 2284, Miss_rate = 0.028, Pending_hits = 499, Reservation_fails = 289
L2_cache_bank[8]: Access = 67560, Miss = 2283, Miss_rate = 0.034, Pending_hits = 499, Reservation_fails = 132
L2_cache_bank[9]: Access = 63106, Miss = 2282, Miss_rate = 0.036, Pending_hits = 510, Reservation_fails = 300
L2_cache_bank[10]: Access = 66523, Miss = 2288, Miss_rate = 0.034, Pending_hits = 498, Reservation_fails = 210
L2_cache_bank[11]: Access = 61682, Miss = 2288, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 546
L2_total_cache_accesses = 780611
L2_total_cache_misses = 27408
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 6066
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1040469
icnt_total_pkts_simt_to_mem=1770243
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1696
	minimum = 6
	maximum = 159
Network latency average = 14.3266
	minimum = 6
	maximum = 135
Slowest packet = 737503
Flit latency average = 15.6197
	minimum = 6
	maximum = 134
Slowest flit = 1534486
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.138463
	minimum = 0.0747209 (at node 12)
	maximum = 0.222055 (at node 22)
Accepted packet rate average = 0.138463
	minimum = 0.0747209 (at node 12)
	maximum = 0.222055 (at node 22)
Injected flit rate average = 0.214766
	minimum = 0.146946 (at node 12)
	maximum = 0.294361 (at node 9)
Accepted flit rate average= 0.214766
	minimum = 0.084706 (at node 12)
	maximum = 0.438729 (at node 22)
Injected packet length average = 1.55107
Accepted packet length average = 1.55107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9795 (19 samples)
	minimum = 6 (19 samples)
	maximum = 106.053 (19 samples)
Network latency average = 11.9749 (19 samples)
	minimum = 6 (19 samples)
	maximum = 95.7895 (19 samples)
Flit latency average = 11.0266 (19 samples)
	minimum = 6 (19 samples)
	maximum = 92.3158 (19 samples)
Fragmentation average = 0.00203526 (19 samples)
	minimum = 0 (19 samples)
	maximum = 30.8947 (19 samples)
Injected packet rate average = 0.0369812 (19 samples)
	minimum = 0.0213319 (19 samples)
	maximum = 0.0651398 (19 samples)
Accepted packet rate average = 0.0369812 (19 samples)
	minimum = 0.0213319 (19 samples)
	maximum = 0.0651398 (19 samples)
Injected flit rate average = 0.0808002 (19 samples)
	minimum = 0.0461618 (19 samples)
	maximum = 0.161255 (19 samples)
Accepted flit rate average = 0.0808002 (19 samples)
	minimum = 0.0408761 (19 samples)
	maximum = 0.158202 (19 samples)
Injected packet size average = 2.1849 (19 samples)
Accepted packet size average = 2.1849 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 56 sec (296 sec)
gpgpu_simulation_rate = 140870 (inst/sec)
gpgpu_simulation_rate = 2511 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,743341)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (926,743341), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 1.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 927
gpu_sim_insn = 17120
gpu_ipc =      18.4682
gpu_tot_sim_cycle = 744268
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      56.0479
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14434
gpu_stall_icnt2sh    = 109374
gpu_total_sim_rate=140927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744669
	L1I_total_cache_misses = 2579
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145362, Miss = 57106, Miss_rate = 0.393, Pending_hits = 4093, Reservation_fails = 102084
	L1D_cache_core[1]: Access = 148460, Miss = 58196, Miss_rate = 0.392, Pending_hits = 3990, Reservation_fails = 133422
	L1D_cache_core[2]: Access = 145372, Miss = 56893, Miss_rate = 0.391, Pending_hits = 4196, Reservation_fails = 129901
	L1D_cache_core[3]: Access = 144186, Miss = 56389, Miss_rate = 0.391, Pending_hits = 4536, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 96143, Miss = 40430, Miss_rate = 0.421, Pending_hits = 4286, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 144412, Miss = 56580, Miss_rate = 0.392, Pending_hits = 4440, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145098, Miss = 57148, Miss_rate = 0.394, Pending_hits = 4358, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 98166, Miss = 41225, Miss_rate = 0.420, Pending_hits = 4149, Reservation_fails = 97045
	L1D_cache_core[8]: Access = 97922, Miss = 41013, Miss_rate = 0.419, Pending_hits = 3928, Reservation_fails = 103050
	L1D_cache_core[9]: Access = 148315, Miss = 59185, Miss_rate = 0.399, Pending_hits = 4083, Reservation_fails = 74659
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 134256, Miss = 50949, Miss_rate = 0.379, Pending_hits = 3523, Reservation_fails = 107570
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 137198, Miss = 52449, Miss_rate = 0.382, Pending_hits = 3818, Reservation_fails = 116050
	L1D_total_cache_accesses = 1907624
	L1D_total_cache_misses = 755031
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 60900
	L1D_total_cache_reservation_fails = 1629991
	L1D_cache_data_port_util = 0.173
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1249338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2579
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15728, 15728, 15728, 15728, 15728, 15728, 15728, 15728, 11104, 11104, 10832, 10832, 10832, 10832, 10832, 10832, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 2078214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64791
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2078214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2877229	W0_Idle:949274	W0_Scoreboard:3835819	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518328 {8:64791,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8811576 {136:64791,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 204 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 744267 
mrq_lat_table:21743 	4812 	2028 	2233 	2091 	1879 	1549 	1637 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746369 	33336 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	124210 	56486 	116509 	475584 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32578 	24578 	7345 	305 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	396586 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1459 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  2.937931  2.863945  3.089172  3.129032  3.654206  3.522936  2.624060  2.643939  1.979452  2.227273  2.506098  2.393064  2.437870  2.397661  2.616352  2.797297 
dram[1]:  2.897260  2.832215  3.024845  3.095541  3.241667  3.245763  2.592592  2.829268  2.013986  2.109489  2.559006  2.487952  2.350575  2.673203  2.628931  2.670968 
dram[2]:  2.863945  3.043478  3.141936  3.184211  3.129032  3.206612  2.713178  2.653846  2.107143  2.180451  2.503067  2.294445  2.469880  2.478788  2.964539  2.743421 
dram[3]:  2.621118  2.818792  2.993827  2.892857  3.293103  3.730769  2.664122  2.514493  2.191176  2.185185  2.521472  2.562500  2.469880  2.605096  2.868966  2.548780 
dram[4]:  2.964539  2.863945  2.910180  3.012346  3.613208  3.592592  2.900000  2.738095  2.084507  2.107914  2.438596  2.478788  2.405882  2.621795  2.720779  2.530120 
dram[5]:  2.916667  2.802632  3.231788  3.050633  3.437500  3.403509  2.700000  2.415493  2.077465  2.055944  2.542683  2.600000  2.305085  2.389535  2.694805  2.670886 
average row locality = 38089/14108 = 2.699816
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       304       299       327       327       279       274       253       255       221       224       283       288       316       314       304       304 
dram[1]:       303       300       329       328       276       273       256       254       220       221       284       289       313       313       306       304 
dram[2]:       301       298       329       326       275       276       256       251       223       222       282       289       314       313       306       305 
dram[3]:       302       298       327       328       272       276       255       252       226       225       285       286       314       313       304       306 
dram[4]:       298       298       328       330       273       275       254       253       224       223       288       285       313       313       307       307 
dram[5]:       298       302       330       326       275       276       257       251       224       224       289       288       312       315       305       308 
total reads: 27425
bank skew: 330/220 = 1.50
chip skew: 4580/4566 = 1.00
number of total write accesses:
dram[0]:       122       122       158       158       112       110        96        94        68        70       128       126        96        96       112       110 
dram[1]:       120       122       158       158       113       110        94        94        68        68       128       124        96        96       112       110 
dram[2]:       120       122       158       158       113       112        94        94        72        68       126       124        96        96       112       112 
dram[3]:       120       122       158       158       110       112        94        95        72        70       126       124        96        96       112       112 
dram[4]:       120       123       158       158       110       113        94        92        72        70       129       124        96        96       112       113 
dram[5]:       122       124       158       156       110       112        94        92        71        70       128       128        96        96       110       114 
total reads: 10664
bank skew: 158/68 = 2.32
chip skew: 1781/1771 = 1.01
average mf latency per bank:
dram[0]:        524       561       571       610       398       391       293       308       842       641     27991     28240       784       648       560       543
dram[1]:        515       593       570       589       394       414       299       323       931       567     27866     28126       866       661       581       548
dram[2]:        543       517       573       595       685       394       301       296       981       644     28299     28069       626       764       564       508
dram[3]:        553       507       578       602       413       372       312       498      1047       955     28722     34816       677       805       591       540
dram[4]:        530       565       573       609       417       371       306       303       846      1017     24674     28729       837       643       560       521
dram[5]:        512       573       614       592       394       378       290       295       610      1007     29489     27077       847       704       526       552
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549321 n_act=2348 n_pre=2332 n_req=6350 n_rd=9144 n_write=3556 bw_util=0.04482
n_activity=59214 dram_eff=0.429
bk0: 608a 561566i bk1: 598a 561208i bk2: 654a 560320i bk3: 654a 560345i bk4: 558a 561808i bk5: 548a 561998i bk6: 506a 562548i bk7: 510a 562127i bk8: 442a 563558i bk9: 448a 563242i bk10: 566a 561579i bk11: 576a 561083i bk12: 632a 561446i bk13: 628a 560921i bk14: 608a 560687i bk15: 608a 560417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.146285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549323 n_act=2357 n_pre=2341 n_req=6340 n_rd=9138 n_write=3542 bw_util=0.04475
n_activity=59238 dram_eff=0.4281
bk0: 606a 561515i bk1: 600a 560761i bk2: 658a 560568i bk3: 656a 560206i bk4: 552a 562262i bk5: 546a 562215i bk6: 512a 562404i bk7: 508a 562379i bk8: 440a 563725i bk9: 442a 563461i bk10: 568a 561750i bk11: 578a 561475i bk12: 626a 561361i bk13: 626a 561629i bk14: 612a 560642i bk15: 608a 560934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549359 n_act=2336 n_pre=2320 n_req=6343 n_rd=9132 n_write=3554 bw_util=0.04477
n_activity=59106 dram_eff=0.4293
bk0: 602a 561445i bk1: 596a 561054i bk2: 658a 560684i bk3: 652a 559976i bk4: 550a 561900i bk5: 552a 561844i bk6: 512a 562443i bk7: 502a 562142i bk8: 446a 563564i bk9: 444a 563421i bk10: 564a 561454i bk11: 578a 561381i bk12: 628a 561114i bk13: 626a 560997i bk14: 612a 560748i bk15: 610a 560664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549315 n_act=2355 n_pre=2339 n_req=6346 n_rd=9138 n_write=3554 bw_util=0.04479
n_activity=59572 dram_eff=0.4261
bk0: 604a 561228i bk1: 596a 561221i bk2: 654a 560228i bk3: 656a 560243i bk4: 544a 562244i bk5: 552a 562175i bk6: 510a 562623i bk7: 504a 562112i bk8: 452a 563579i bk9: 450a 563441i bk10: 570a 561707i bk11: 572a 561160i bk12: 628a 561513i bk13: 626a 561383i bk14: 608a 561602i bk15: 612a 560640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549339 n_act=2340 n_pre=2324 n_req=6349 n_rd=9138 n_write=3560 bw_util=0.04481
n_activity=59365 dram_eff=0.4278
bk0: 596a 561602i bk1: 596a 561231i bk2: 656a 560520i bk3: 660a 560371i bk4: 546a 562213i bk5: 550a 562137i bk6: 508a 562519i bk7: 506a 562353i bk8: 448a 563061i bk9: 446a 562954i bk10: 576a 561285i bk11: 570a 561232i bk12: 626a 561042i bk13: 626a 561125i bk14: 614a 560878i bk15: 614a 560516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=566701 n_nop=549249 n_act=2373 n_pre=2357 n_req=6361 n_rd=9160 n_write=3562 bw_util=0.0449
n_activity=59478 dram_eff=0.4278
bk0: 596a 561322i bk1: 604a 560843i bk2: 660a 560625i bk3: 652a 560124i bk4: 550a 562283i bk5: 552a 562080i bk6: 514a 562750i bk7: 502a 562634i bk8: 448a 563508i bk9: 448a 563367i bk10: 578a 561306i bk11: 576a 561471i bk12: 624a 561010i bk13: 630a 561276i bk14: 610a 561079i bk15: 616a 560628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63222, Miss = 2287, Miss_rate = 0.036, Pending_hits = 502, Reservation_fails = 469
L2_cache_bank[1]: Access = 63768, Miss = 2285, Miss_rate = 0.036, Pending_hits = 506, Reservation_fails = 394
L2_cache_bank[2]: Access = 63294, Miss = 2287, Miss_rate = 0.036, Pending_hits = 507, Reservation_fails = 222
L2_cache_bank[3]: Access = 63004, Miss = 2282, Miss_rate = 0.036, Pending_hits = 515, Reservation_fails = 388
L2_cache_bank[4]: Access = 62894, Miss = 2286, Miss_rate = 0.036, Pending_hits = 509, Reservation_fails = 182
L2_cache_bank[5]: Access = 61842, Miss = 2280, Miss_rate = 0.037, Pending_hits = 510, Reservation_fails = 326
L2_cache_bank[6]: Access = 63135, Miss = 2285, Miss_rate = 0.036, Pending_hits = 479, Reservation_fails = 43
L2_cache_bank[7]: Access = 80598, Miss = 2284, Miss_rate = 0.028, Pending_hits = 499, Reservation_fails = 289
L2_cache_bank[8]: Access = 67564, Miss = 2285, Miss_rate = 0.034, Pending_hits = 499, Reservation_fails = 132
L2_cache_bank[9]: Access = 63110, Miss = 2284, Miss_rate = 0.036, Pending_hits = 510, Reservation_fails = 300
L2_cache_bank[10]: Access = 66527, Miss = 2290, Miss_rate = 0.034, Pending_hits = 498, Reservation_fails = 210
L2_cache_bank[11]: Access = 61686, Miss = 2290, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 546
L2_total_cache_accesses = 780644
L2_total_cache_misses = 27425
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 6066
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1040570
icnt_total_pkts_simt_to_mem=1770340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66667
	minimum = 6
	maximum = 19
Network latency average = 8.60606
	minimum = 6
	maximum = 19
Slowest packet = 1561264
Flit latency average = 6.9899
	minimum = 6
	maximum = 15
Slowest flit = 2810854
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00263694
	minimum = 0 (at node 0)
	maximum = 0.0355987 (at node 1)
Accepted packet rate average = 0.00263694
	minimum = 0 (at node 0)
	maximum = 0.0355987 (at node 1)
Injected flit rate average = 0.00791082
	minimum = 0 (at node 0)
	maximum = 0.104639 (at node 1)
Accepted flit rate average= 0.00791082
	minimum = 0 (at node 0)
	maximum = 0.108954 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6639 (20 samples)
	minimum = 6 (20 samples)
	maximum = 101.7 (20 samples)
Network latency average = 11.8064 (20 samples)
	minimum = 6 (20 samples)
	maximum = 91.95 (20 samples)
Flit latency average = 10.8247 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.45 (20 samples)
Fragmentation average = 0.0019335 (20 samples)
	minimum = 0 (20 samples)
	maximum = 29.35 (20 samples)
Injected packet rate average = 0.035264 (20 samples)
	minimum = 0.0202653 (20 samples)
	maximum = 0.0636628 (20 samples)
Accepted packet rate average = 0.035264 (20 samples)
	minimum = 0.0202653 (20 samples)
	maximum = 0.0636628 (20 samples)
Injected flit rate average = 0.0771557 (20 samples)
	minimum = 0.0438537 (20 samples)
	maximum = 0.158424 (20 samples)
Accepted flit rate average = 0.0771557 (20 samples)
	minimum = 0.0388323 (20 samples)
	maximum = 0.15574 (20 samples)
Injected packet size average = 2.18795 (20 samples)
Accepted packet size average = 2.18795 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 56 sec (296 sec)
gpgpu_simulation_rate = 140927 (inst/sec)
gpgpu_simulation_rate = 2514 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,744268)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,744268)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 747268  inst.: 41773941 (ipc=19.8) sim_rate=140653 (inst/sec) elapsed = 0:0:04:57 / Sat Jul 28 12:52:38 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3965,744268), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3996,744268), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 2.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 3997
gpu_sim_insn = 74850
gpu_ipc =      18.7265
gpu_tot_sim_cycle = 748265
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      55.8486
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14434
gpu_stall_icnt2sh    = 109374
gpu_total_sim_rate=140705

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746329
	L1I_total_cache_misses = 2783
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145362, Miss = 57106, Miss_rate = 0.393, Pending_hits = 4093, Reservation_fails = 102084
	L1D_cache_core[1]: Access = 148460, Miss = 58196, Miss_rate = 0.392, Pending_hits = 3990, Reservation_fails = 133422
	L1D_cache_core[2]: Access = 145412, Miss = 56918, Miss_rate = 0.391, Pending_hits = 4211, Reservation_fails = 129901
	L1D_cache_core[3]: Access = 144209, Miss = 56404, Miss_rate = 0.391, Pending_hits = 4544, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 96143, Miss = 40430, Miss_rate = 0.421, Pending_hits = 4286, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 144412, Miss = 56580, Miss_rate = 0.392, Pending_hits = 4440, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145098, Miss = 57148, Miss_rate = 0.394, Pending_hits = 4358, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 98166, Miss = 41225, Miss_rate = 0.420, Pending_hits = 4149, Reservation_fails = 97045
	L1D_cache_core[8]: Access = 97922, Miss = 41013, Miss_rate = 0.419, Pending_hits = 3928, Reservation_fails = 103050
	L1D_cache_core[9]: Access = 148315, Miss = 59185, Miss_rate = 0.399, Pending_hits = 4083, Reservation_fails = 74659
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 134256, Miss = 50949, Miss_rate = 0.379, Pending_hits = 3523, Reservation_fails = 107570
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 137198, Miss = 52449, Miss_rate = 0.382, Pending_hits = 3818, Reservation_fails = 116050
	L1D_total_cache_accesses = 1907687
	L1D_total_cache_misses = 755071
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 60923
	L1D_total_cache_reservation_fails = 1629991
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1249338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2783
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15728, 15728, 15728, 15728, 15728, 15728, 15728, 15728, 11104, 11104, 10832, 10832, 10832, 10832, 10832, 10832, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 2078214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64806
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2078214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2877445	W0_Idle:955145	W0_Scoreboard:3843037	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518448 {8:64806,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8813616 {136:64806,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 204 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 748264 
mrq_lat_table:21778 	4821 	2045 	2245 	2091 	1879 	1549 	1637 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746411 	33336 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	124260 	56494 	116509 	475584 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32591 	24582 	7345 	305 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	396611 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1462 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  2.924658  2.863945  3.089172  3.129032  3.629630  3.522936  2.624060  2.643939  1.979452  2.227273  2.506098  2.393064  2.452941  2.406977  2.616352  2.797297 
dram[1]:  2.897260  2.820000  3.024845  3.095541  3.241667  3.245763  2.592592  2.829268  2.013986  2.109489  2.559006  2.487952  2.360000  2.681818  2.628931  2.670968 
dram[2]:  2.863945  3.035971  3.141936  3.184211  3.129032  3.206612  2.713178  2.653846  2.107143  2.180451  2.503067  2.294445  2.479042  2.487952  2.964539  2.743421 
dram[3]:  2.621118  2.813333  2.993827  2.892857  3.293103  3.714286  2.664122  2.514493  2.191176  2.185185  2.521472  2.562500  2.479042  2.626582  2.868966  2.548780 
dram[4]:  2.964539  2.858108  2.910180  3.012346  3.613208  3.577982  2.900000  2.738095  2.084507  2.107914  2.438596  2.478788  2.415205  2.656051  2.720779  2.530120 
dram[5]:  2.916667  2.790850  3.231788  3.050633  3.437500  3.391304  2.700000  2.415493  2.077465  2.055944  2.542683  2.600000  2.314607  2.410405  2.694805  2.670886 
average row locality = 38162/14130 = 2.700778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       305       299       327       327       280       274       253       255       221       224       283       288       319       316       304       304 
dram[1]:       303       301       329       328       276       273       256       254       220       221       284       289       315       315       306       304 
dram[2]:       301       300       329       326       275       276       256       251       223       222       282       289       316       315       306       305 
dram[3]:       302       300       327       328       272       278       255       252       226       225       285       286       316       317       304       306 
dram[4]:       298       300       328       330       273       277       254       253       224       223       288       285       315       318       307       307 
dram[5]:       298       303       330       326       275       278       257       251       224       224       289       288       314       319       305       308 
total reads: 27473
bank skew: 330/220 = 1.50
chip skew: 4589/4572 = 1.00
number of total write accesses:
dram[0]:       122       122       158       158       112       110        96        94        68        70       128       126        98        98       112       110 
dram[1]:       120       122       158       158       113       110        94        94        68        68       128       124        98        98       112       110 
dram[2]:       120       122       158       158       113       112        94        94        72        68       126       124        98        98       112       112 
dram[3]:       120       122       158       158       110       112        94        95        72        70       126       124        98        98       112       112 
dram[4]:       120       123       158       158       110       113        94        92        72        70       129       124        98        99       112       113 
dram[5]:       122       124       158       156       110       112        94        92        71        70       128       128        98        98       110       114 
total reads: 10689
bank skew: 158/68 = 2.32
chip skew: 1785/1775 = 1.01
average mf latency per bank:
dram[0]:        524       561       571       610       397       391       293       308       842       641     27991     28240       776       642       560       543
dram[1]:        515       592       570       589       394       414       299       323       931       567     27866     28126       859       656       581       548
dram[2]:        543       515       573       595       685       394       301       296       981       644     28299     28069       621       758       564       508
dram[3]:        553       504       578       602       413       371       312       498      1047       955     28722     34816       671       796       591       540
dram[4]:        530       563       573       609       417       370       306       303       846      1017     24674     28729       830       633       560       521
dram[5]:        512       572       614       592       394       378       290       295       610      1007     29489     27077       840       696       526       552
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552334 n_act=2352 n_pre=2336 n_req=6361 n_rd=9158 n_write=3564 bw_util=0.04466
n_activity=59349 dram_eff=0.4287
bk0: 610a 564597i bk1: 598a 564249i bk2: 654a 563362i bk3: 654a 563387i bk4: 560a 564839i bk5: 548a 565040i bk6: 506a 565591i bk7: 510a 565170i bk8: 442a 566602i bk9: 448a 566286i bk10: 566a 564623i bk11: 576a 564127i bk12: 638a 564437i bk13: 632a 563926i bk14: 608a 563730i bk15: 608a 563460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552342 n_act=2360 n_pre=2344 n_req=6349 n_rd=9148 n_write=3550 bw_util=0.04457
n_activity=59344 dram_eff=0.4279
bk0: 606a 564558i bk1: 602a 563792i bk2: 658a 563609i bk3: 656a 563248i bk4: 552a 565304i bk5: 546a 565257i bk6: 512a 565446i bk7: 508a 565422i bk8: 440a 566768i bk9: 442a 566505i bk10: 568a 564795i bk11: 578a 564520i bk12: 630a 564363i bk13: 630a 564634i bk14: 612a 563684i bk15: 608a 563976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552376 n_act=2339 n_pre=2323 n_req=6353 n_rd=9144 n_write=3562 bw_util=0.0446
n_activity=59219 dram_eff=0.4291
bk0: 602a 564488i bk1: 600a 564081i bk2: 658a 563725i bk3: 652a 563017i bk4: 550a 564942i bk5: 552a 564886i bk6: 512a 565485i bk7: 502a 565185i bk8: 446a 566608i bk9: 444a 566465i bk10: 564a 564499i bk11: 578a 564426i bk12: 632a 564120i bk13: 630a 564002i bk14: 612a 563790i bk15: 610a 563706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552322 n_act=2359 n_pre=2343 n_req=6360 n_rd=9158 n_write=3562 bw_util=0.04465
n_activity=59727 dram_eff=0.4259
bk0: 604a 564270i bk1: 600a 564247i bk2: 654a 563269i bk3: 656a 563284i bk4: 544a 565287i bk5: 556a 565200i bk6: 510a 565664i bk7: 504a 565154i bk8: 452a 566624i bk9: 450a 566486i bk10: 570a 564752i bk11: 572a 564205i bk12: 632a 564519i bk13: 634a 564373i bk14: 608a 564644i bk15: 612a 563682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8056fc00, atomic=0 1 entries : 0x7f611a0b1d70 :  mf: uid=6370608, sid02:w12, part=4, addr=0x8056fc00, load , size=128, unknown  status = IN_PARTITION_DRAM (748264), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552343 n_act=2344 n_pre=2328 n_req=6365 n_rd=9159 n_write=3570 bw_util=0.04468
n_activity=59537 dram_eff=0.4276
bk0: 596a 564644i bk1: 600a 564257i bk2: 656a 563561i bk3: 660a 563414i bk4: 546a 565256i bk5: 554a 565162i bk6: 508a 565560i bk7: 506a 565395i bk8: 448a 566104i bk9: 446a 565999i bk10: 576a 564330i bk11: 570a 564277i bk12: 629a 564044i bk13: 636a 564093i bk14: 614a 563920i bk15: 614a 563558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7f6119ffc7a0 :  mf: uid=6370609, sid02:w14, part=5, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (748264), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=569744 n_nop=552259 n_act=2377 n_pre=2361 n_req=6374 n_rd=9177 n_write=3570 bw_util=0.04475
n_activity=59620 dram_eff=0.4276
bk0: 596a 564364i bk1: 606a 563873i bk2: 660a 563666i bk3: 652a 563166i bk4: 550a 565326i bk5: 556a 565105i bk6: 514a 565791i bk7: 502a 565676i bk8: 448a 566552i bk9: 448a 566412i bk10: 578a 564351i bk11: 576a 564516i bk12: 627a 564017i bk13: 638a 564266i bk14: 610a 564121i bk15: 616a 563670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63228, Miss = 2292, Miss_rate = 0.036, Pending_hits = 503, Reservation_fails = 469
L2_cache_bank[1]: Access = 63770, Miss = 2287, Miss_rate = 0.036, Pending_hits = 506, Reservation_fails = 394
L2_cache_bank[2]: Access = 63296, Miss = 2289, Miss_rate = 0.036, Pending_hits = 507, Reservation_fails = 222
L2_cache_bank[3]: Access = 63008, Miss = 2285, Miss_rate = 0.036, Pending_hits = 516, Reservation_fails = 388
L2_cache_bank[4]: Access = 62896, Miss = 2288, Miss_rate = 0.036, Pending_hits = 509, Reservation_fails = 182
L2_cache_bank[5]: Access = 61848, Miss = 2284, Miss_rate = 0.037, Pending_hits = 512, Reservation_fails = 326
L2_cache_bank[6]: Access = 63137, Miss = 2287, Miss_rate = 0.036, Pending_hits = 479, Reservation_fails = 43
L2_cache_bank[7]: Access = 80608, Miss = 2292, Miss_rate = 0.028, Pending_hits = 501, Reservation_fails = 289
L2_cache_bank[8]: Access = 67566, Miss = 2287, Miss_rate = 0.034, Pending_hits = 499, Reservation_fails = 132
L2_cache_bank[9]: Access = 63121, Miss = 2293, Miss_rate = 0.036, Pending_hits = 512, Reservation_fails = 300
L2_cache_bank[10]: Access = 66529, Miss = 2292, Miss_rate = 0.034, Pending_hits = 498, Reservation_fails = 210
L2_cache_bank[11]: Access = 61695, Miss = 2297, Miss_rate = 0.037, Pending_hits = 533, Reservation_fails = 546
L2_total_cache_accesses = 780702
L2_total_cache_misses = 27473
L2_total_cache_miss_rate = 0.0352
L2_total_cache_pending_hits = 6075
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1040756
icnt_total_pkts_simt_to_mem=1770498
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02586
	minimum = 6
	maximum = 16
Network latency average = 8.50862
	minimum = 6
	maximum = 16
Slowest packet = 1561291
Flit latency average = 6.81686
	minimum = 6
	maximum = 12
Slowest flit = 2811159
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00107488
	minimum = 0 (at node 0)
	maximum = 0.00850638 (at node 2)
Accepted packet rate average = 0.00107488
	minimum = 0 (at node 0)
	maximum = 0.00850638 (at node 2)
Injected flit rate average = 0.00318758
	minimum = 0 (at node 0)
	maximum = 0.0245184 (at node 2)
Accepted flit rate average= 0.00318758
	minimum = 0 (at node 0)
	maximum = 0.0260195 (at node 2)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3954 (21 samples)
	minimum = 6 (21 samples)
	maximum = 97.619 (21 samples)
Network latency average = 11.6494 (21 samples)
	minimum = 6 (21 samples)
	maximum = 88.3333 (21 samples)
Flit latency average = 10.6339 (21 samples)
	minimum = 6 (21 samples)
	maximum = 84.8095 (21 samples)
Fragmentation average = 0.00184143 (21 samples)
	minimum = 0 (21 samples)
	maximum = 27.9524 (21 samples)
Injected packet rate average = 0.033636 (21 samples)
	minimum = 0.0193003 (21 samples)
	maximum = 0.0610363 (21 samples)
Accepted packet rate average = 0.033636 (21 samples)
	minimum = 0.0193003 (21 samples)
	maximum = 0.0610363 (21 samples)
Injected flit rate average = 0.0736335 (21 samples)
	minimum = 0.0417655 (21 samples)
	maximum = 0.152048 (21 samples)
Accepted flit rate average = 0.0736335 (21 samples)
	minimum = 0.0369831 (21 samples)
	maximum = 0.149563 (21 samples)
Injected packet size average = 2.18913 (21 samples)
Accepted packet size average = 2.18913 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 57 sec (297 sec)
gpgpu_simulation_rate = 140705 (inst/sec)
gpgpu_simulation_rate = 2519 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,748265)
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,748265)
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,748265)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 752765  inst.: 42175023 (ipc=85.7) sim_rate=141526 (inst/sec) elapsed = 0:0:04:58 / Sat Jul 28 12:52:39 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6011,748265), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8100,748265), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8163,748265), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 4.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 8164
gpu_sim_insn = 692480
gpu_ipc =      84.8212
gpu_tot_sim_cycle = 756429
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      56.1613
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14434
gpu_stall_icnt2sh    = 109713
gpu_total_sim_rate=142557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2761028
	L1I_total_cache_misses = 3074
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145362, Miss = 57106, Miss_rate = 0.393, Pending_hits = 4093, Reservation_fails = 102084
	L1D_cache_core[1]: Access = 148460, Miss = 58196, Miss_rate = 0.392, Pending_hits = 3990, Reservation_fails = 133422
	L1D_cache_core[2]: Access = 145412, Miss = 56918, Miss_rate = 0.391, Pending_hits = 4211, Reservation_fails = 129901
	L1D_cache_core[3]: Access = 144209, Miss = 56404, Miss_rate = 0.391, Pending_hits = 4544, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97447, Miss = 40866, Miss_rate = 0.419, Pending_hits = 4290, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145716, Miss = 57016, Miss_rate = 0.391, Pending_hits = 4444, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145750, Miss = 57366, Miss_rate = 0.394, Pending_hits = 4360, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 98166, Miss = 41225, Miss_rate = 0.420, Pending_hits = 4149, Reservation_fails = 97045
	L1D_cache_core[8]: Access = 97922, Miss = 41013, Miss_rate = 0.419, Pending_hits = 3928, Reservation_fails = 103050
	L1D_cache_core[9]: Access = 148315, Miss = 59185, Miss_rate = 0.399, Pending_hits = 4083, Reservation_fails = 74659
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 134256, Miss = 50949, Miss_rate = 0.379, Pending_hits = 3523, Reservation_fails = 107570
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 137198, Miss = 52449, Miss_rate = 0.382, Pending_hits = 3818, Reservation_fails = 116050
	L1D_total_cache_accesses = 1910947
	L1D_total_cache_misses = 756161
	L1D_total_cache_miss_rate = 0.3957
	L1D_total_cache_pending_hits = 60933
	L1D_total_cache_reservation_fails = 1629991
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1075803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1249338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15728, 15728, 15728, 15728, 15728, 15728, 15728, 15728, 11104, 11104, 10832, 10832, 10832, 10832, 10832, 10832, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 10428, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 2079474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64896
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2079474
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2877991	W0_Idle:962713	W0_Scoreboard:3853501	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519168 {8:64896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8825856 {136:64896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 204 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 756428 
mrq_lat_table:22353 	4981 	2549 	2500 	2421 	2125 	1586 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747382 	33455 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	125007 	56839 	116528 	475584 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32625 	24594 	7370 	324 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	397611 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1474 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.340136  3.277027  3.348101  3.378205  3.629630  3.522936  2.624060  2.643939  1.979452  2.227273  2.518293  2.393064  2.452941  2.430233  3.000000  3.208054 
dram[1]:  3.319728  3.225166  3.277778  3.341772  3.241667  3.245763  2.592592  2.829268  2.013986  2.109489  2.571429  2.487952  2.382857  2.707792  3.012500  3.064103 
dram[2]:  3.268456  3.471429  3.403846  3.437908  3.129032  3.206612  2.713178  2.653846  2.107143  2.180451  2.515337  2.294445  2.502994  2.512048  3.394366  3.143791 
dram[3]:  2.993865  3.218543  3.245399  3.112426  3.293103  3.714286  2.664122  2.514493  2.191176  2.185185  2.533742  2.559006  2.502994  2.651899  3.287671  2.921212 
dram[4]:  3.384615  3.268456  3.154762  3.239264  3.613208  3.577982  2.900000  2.738095  2.084507  2.107914  2.438596  2.490909  2.438596  2.681529  3.116129  2.898204 
dram[5]:  3.337931  3.188312  3.500000  3.283019  3.437500  3.391304  2.700000  2.415493  2.077465  2.055944  2.542683  2.612500  2.337079  2.433526  3.090322  3.056604 
average row locality = 40273/14170 = 2.842131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       337       331       353       351       280       274       253       255       221       224       283       288       319       318       336       336 
dram[1]:       336       333       355       352       276       273       256       254       220       221       284       289       317       317       338       336 
dram[2]:       335       332       355       350       275       276       256       251       223       222       282       289       318       317       338       337 
dram[3]:       336       332       353       352       272       278       255       252       226       225       285       286       318       319       336       338 
dram[4]:       332       332       354       354       273       277       254       253       224       223       288       285       317       320       339       339 
dram[5]:       330       335       356       350       275       278       257       251       224       224       289       288       316       321       337       340 
total reads: 28570
bank skew: 356/220 = 1.62
chip skew: 4771/4756 = 1.00
number of total write accesses:
dram[0]:       154       154       176       176       112       110        96        94        68        70       130       126        98       100       144       142 
dram[1]:       152       154       176       176       113       110        94        94        68        68       130       124       100       100       144       142 
dram[2]:       152       154       176       176       113       112        94        94        72        68       128       124       100       100       144       144 
dram[3]:       152       154       176       174       110       112        94        95        72        70       128       126       100       100       144       144 
dram[4]:       152       155       176       174       110       113        94        92        72        70       129       126       100       101       144       145 
dram[5]:       154       156       176       172       110       112        94        92        71        70       128       130       100       100       142       146 
total reads: 11703
bank skew: 176/68 = 2.59
chip skew: 1953/1945 = 1.00
average mf latency per bank:
dram[0]:        471       502       535       572       397       391       293       308       842       641     27856     28240       776       637       500       485
dram[1]:        461       528       534       552       394       414       299       323       931       567     27732     28126       851       650       520       489
dram[2]:        484       461       538       558       685       394       301       296       981       644     28161     28069       616       752       504       456
dram[3]:        493       452       541       567       413       371       312       498      1047       955     28583     34647       666       789       526       483
dram[4]:        472       503       536       574       417       370       306       303       846      1017     24674     28590       823       628       501       466
dram[5]:        459       511       575       558       394       378       290       295       610      1007     29489     26947       833       690       470       495
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557842 n_act=2358 n_pre=2342 n_req=6709 n_rd=9518 n_write=3900 bw_util=0.04659
n_activity=62511 dram_eff=0.4293
bk0: 674a 569971i bk1: 662a 569666i bk2: 706a 568952i bk3: 702a 569071i bk4: 560a 571050i bk5: 548a 571252i bk6: 506a 571806i bk7: 510a 571385i bk8: 442a 572818i bk9: 448a 572502i bk10: 566a 570831i bk11: 576a 570346i bk12: 638a 570656i bk13: 636a 570105i bk14: 672a 569181i bk15: 672a 568944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.149953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557840 n_act=2366 n_pre=2350 n_req=6702 n_rd=9514 n_write=3890 bw_util=0.04654
n_activity=62528 dram_eff=0.4287
bk0: 672a 569964i bk1: 666a 569234i bk2: 710a 569239i bk3: 704a 568882i bk4: 552a 571519i bk5: 546a 571472i bk6: 512a 571662i bk7: 508a 571638i bk8: 440a 572985i bk9: 442a 572722i bk10: 568a 571002i bk11: 578a 570737i bk12: 634a 570529i bk13: 634a 570812i bk14: 676a 569078i bk15: 672a 569409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138551
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8057fc80, atomic=0 1 entries : 0x7f6119607c20 :  mf: uid=6389990, sid04:w15, part=2, addr=0x8057fc80, load , size=128, unknown  status = IN_PARTITION_DRAM (756428), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557871 n_act=2346 n_pre=2330 n_req=6707 n_rd=9511 n_write=3902 bw_util=0.04658
n_activity=62432 dram_eff=0.4297
bk0: 670a 569835i bk1: 664a 569535i bk2: 710a 569401i bk3: 700a 568610i bk4: 550a 571156i bk5: 552a 571101i bk6: 512a 571701i bk7: 502a 571401i bk8: 446a 572824i bk9: 444a 572681i bk10: 564a 570707i bk11: 578a 570644i bk12: 636a 570284i bk13: 634a 570164i bk14: 676a 569247i bk15: 673a 569196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557814 n_act=2367 n_pre=2351 n_req=6714 n_rd=9526 n_write=3902 bw_util=0.04663
n_activity=62957 dram_eff=0.4266
bk0: 672a 569634i bk1: 664a 569702i bk2: 706a 568959i bk3: 704a 568960i bk4: 544a 571500i bk5: 556a 571414i bk6: 510a 571880i bk7: 504a 571372i bk8: 452a 572842i bk9: 450a 572704i bk10: 570a 570882i bk11: 572a 570408i bk12: 636a 570681i bk13: 638a 570544i bk14: 672a 570062i bk15: 676a 569168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557840 n_act=2351 n_pre=2335 n_req=6717 n_rd=9528 n_write=3906 bw_util=0.04665
n_activity=62719 dram_eff=0.4284
bk0: 664a 570014i bk1: 664a 569691i bk2: 708a 569195i bk3: 708a 568968i bk4: 546a 571465i bk5: 554a 571376i bk6: 508a 571774i bk7: 506a 571611i bk8: 448a 572320i bk9: 446a 572216i bk10: 576a 570548i bk11: 570a 570479i bk12: 634a 570198i bk13: 640a 570253i bk14: 678a 569364i bk15: 678a 569008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=575960 n_nop=557762 n_act=2383 n_pre=2367 n_req=6724 n_rd=9542 n_write=3906 bw_util=0.0467
n_activity=62715 dram_eff=0.4289
bk0: 660a 569709i bk1: 670a 569330i bk2: 712a 569353i bk3: 700a 568764i bk4: 550a 571538i bk5: 556a 571319i bk6: 514a 572006i bk7: 502a 571891i bk8: 448a 572769i bk9: 448a 572629i bk10: 578a 570568i bk11: 576a 570724i bk12: 632a 570188i bk13: 642a 570425i bk14: 674a 569540i bk15: 680a 569069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63318, Miss = 2382, Miss_rate = 0.038, Pending_hits = 503, Reservation_fails = 469
L2_cache_bank[1]: Access = 63860, Miss = 2377, Miss_rate = 0.037, Pending_hits = 506, Reservation_fails = 394
L2_cache_bank[2]: Access = 63391, Miss = 2382, Miss_rate = 0.038, Pending_hits = 509, Reservation_fails = 222
L2_cache_bank[3]: Access = 63098, Miss = 2375, Miss_rate = 0.038, Pending_hits = 516, Reservation_fails = 388
L2_cache_bank[4]: Access = 62994, Miss = 2382, Miss_rate = 0.038, Pending_hits = 513, Reservation_fails = 182
L2_cache_bank[5]: Access = 61938, Miss = 2374, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 326
L2_cache_bank[6]: Access = 63235, Miss = 2381, Miss_rate = 0.038, Pending_hits = 483, Reservation_fails = 43
L2_cache_bank[7]: Access = 80698, Miss = 2382, Miss_rate = 0.030, Pending_hits = 501, Reservation_fails = 289
L2_cache_bank[8]: Access = 67664, Miss = 2381, Miss_rate = 0.035, Pending_hits = 501, Reservation_fails = 132
L2_cache_bank[9]: Access = 63211, Miss = 2383, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 300
L2_cache_bank[10]: Access = 66621, Miss = 2384, Miss_rate = 0.036, Pending_hits = 498, Reservation_fails = 210
L2_cache_bank[11]: Access = 61785, Miss = 2387, Miss_rate = 0.039, Pending_hits = 533, Reservation_fails = 546
L2_total_cache_accesses = 781813
L2_total_cache_misses = 28570
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6087
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 122
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1042311
icnt_total_pkts_simt_to_mem=1775609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4253
	minimum = 6
	maximum = 108
Network latency average = 9.66787
	minimum = 6
	maximum = 97
Slowest packet = 1561536
Flit latency average = 8.11146
	minimum = 6
	maximum = 93
Slowest flit = 2811725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0100804
	minimum = 0 (at node 0)
	maximum = 0.0542626 (at node 4)
Accepted packet rate average = 0.0100804
	minimum = 0 (at node 0)
	maximum = 0.0542626 (at node 4)
Injected flit rate average = 0.0302412
	minimum = 0 (at node 0)
	maximum = 0.250245 (at node 4)
Accepted flit rate average= 0.0302412
	minimum = 0 (at node 0)
	maximum = 0.0753307 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2149 (22 samples)
	minimum = 6 (22 samples)
	maximum = 98.0909 (22 samples)
Network latency average = 11.5593 (22 samples)
	minimum = 6 (22 samples)
	maximum = 88.7273 (22 samples)
Flit latency average = 10.5192 (22 samples)
	minimum = 6 (22 samples)
	maximum = 85.1818 (22 samples)
Fragmentation average = 0.00175772 (22 samples)
	minimum = 0 (22 samples)
	maximum = 26.6818 (22 samples)
Injected packet rate average = 0.0325652 (22 samples)
	minimum = 0.018423 (22 samples)
	maximum = 0.0607284 (22 samples)
Accepted packet rate average = 0.0325652 (22 samples)
	minimum = 0.018423 (22 samples)
	maximum = 0.0607284 (22 samples)
Injected flit rate average = 0.0716611 (22 samples)
	minimum = 0.039867 (22 samples)
	maximum = 0.156511 (22 samples)
Accepted flit rate average = 0.0716611 (22 samples)
	minimum = 0.0353021 (22 samples)
	maximum = 0.146188 (22 samples)
Injected packet size average = 2.20054 (22 samples)
Accepted packet size average = 2.20054 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 58 sec (298 sec)
gpgpu_simulation_rate = 142557 (inst/sec)
gpgpu_simulation_rate = 2538 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,756429)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,756429)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(11,0,0) tid=(26,19,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,0,0) tid=(26,16,0)
GPGPU-Sim uArch: cycles simulated: 756929  inst.: 42715681 (ipc=467.4) sim_rate=142861 (inst/sec) elapsed = 0:0:04:59 / Sat Jul 28 12:52:40 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(5,0,0) tid=(0,27,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (747,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(748,756429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (753,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(754,756429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (759,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(760,756429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (765,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(766,756429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (771,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(772,756429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (777,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(778,756429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (783,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(784,756429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (789,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(790,756429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (807,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(808,756429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (813,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(814,756429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,756429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (825,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(826,756429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (831,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(832,756429)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(6,1,0) tid=(14,16,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,1,0) tid=(20,22,0)
GPGPU-Sim uArch: cycles simulated: 757429  inst.: 42973503 (ipc=491.5) sim_rate=143245 (inst/sec) elapsed = 0:0:05:00 / Sat Jul 28 12:52:41 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(2,1,0) tid=(20,23,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1168,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1169,756429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1173,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1174,756429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1179,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1180,756429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1191,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1192,756429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1199,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1210,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1215,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1227,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1230,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1240,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1255,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(15,1,0) tid=(10,29,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1581,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1583,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1587,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1599,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 758429  inst.: 43263443 (ipc=390.7) sim_rate=143732 (inst/sec) elapsed = 0:0:05:01 / Sat Jul 28 12:52:42 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(1,1,0) tid=(2,8,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 762929  inst.: 43463183 (ipc=151.0) sim_rate=143917 (inst/sec) elapsed = 0:0:05:02 / Sat Jul 28 12:52:43 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,0,0) tid=(20,6,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,0,0) tid=(12,4,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,0,0) tid=(22,7,0)
GPGPU-Sim uArch: cycles simulated: 767929  inst.: 43680171 (ipc=104.2) sim_rate=144158 (inst/sec) elapsed = 0:0:05:03 / Sat Jul 28 12:52:44 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,0,0) tid=(26,2,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 772929  inst.: 43894363 (ipc=85.6) sim_rate=144389 (inst/sec) elapsed = 0:0:05:04 / Sat Jul 28 12:52:45 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 778429  inst.: 44137841 (ipc=75.3) sim_rate=144714 (inst/sec) elapsed = 0:0:05:05 / Sat Jul 28 12:52:46 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(0,0,0) tid=(26,25,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,1,0) tid=(6,17,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,0,0) tid=(20,25,0)
GPGPU-Sim uArch: cycles simulated: 782429  inst.: 44461731 (ipc=76.1) sim_rate=145299 (inst/sec) elapsed = 0:0:05:06 / Sat Jul 28 12:52:47 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,1,0) tid=(0,28,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(0,1,0) tid=(2,28,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,1,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 786929  inst.: 44761373 (ipc=74.7) sim_rate=145802 (inst/sec) elapsed = 0:0:05:07 / Sat Jul 28 12:52:48 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,0,0) tid=(20,30,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,1,0) tid=(30,24,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34345,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,1,0) tid=(18,29,0)
GPGPU-Sim uArch: cycles simulated: 793929  inst.: 45046009 (ipc=68.4) sim_rate=146253 (inst/sec) elapsed = 0:0:05:08 / Sat Jul 28 12:52:49 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37674,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38346,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,1,0) tid=(26,29,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43186,756429), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 43187
gpu_sim_insn = 2604928
gpu_ipc =      60.3174
gpu_tot_sim_cycle = 799616
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      56.3857
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14521
gpu_stall_icnt2sh    = 110658
gpu_total_sim_rate=146386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816725
	L1I_total_cache_misses = 4115
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145362, Miss = 57106, Miss_rate = 0.393, Pending_hits = 4093, Reservation_fails = 102084
	L1D_cache_core[1]: Access = 148460, Miss = 58196, Miss_rate = 0.392, Pending_hits = 3990, Reservation_fails = 133422
	L1D_cache_core[2]: Access = 145412, Miss = 56918, Miss_rate = 0.391, Pending_hits = 4211, Reservation_fails = 129901
	L1D_cache_core[3]: Access = 144209, Miss = 56404, Miss_rate = 0.391, Pending_hits = 4544, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97447, Miss = 40866, Miss_rate = 0.419, Pending_hits = 4290, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145716, Miss = 57016, Miss_rate = 0.391, Pending_hits = 4444, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145750, Miss = 57366, Miss_rate = 0.394, Pending_hits = 4360, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 108212, Miss = 45602, Miss_rate = 0.421, Pending_hits = 5519, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106162, Miss = 44449, Miss_rate = 0.419, Pending_hits = 5382, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 156555, Miss = 62599, Miss_rate = 0.400, Pending_hits = 5353, Reservation_fails = 94073
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 137198, Miss = 52449, Miss_rate = 0.382, Pending_hits = 3818, Reservation_fails = 116050
	L1D_total_cache_accesses = 1947519
	L1D_total_cache_misses = 771749
	L1D_total_cache_miss_rate = 0.3963
	L1D_total_cache_pending_hits = 66569
	L1D_total_cache_reservation_fails = 1718100
	L1D_cache_data_port_util = 0.170
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1090972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1263958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4115
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15770, 15770, 15770, 15770, 15770, 15770, 15770, 15770, 11146, 11146, 10874, 10874, 10874, 10874, 10874, 10874, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 10470, 
gpgpu_n_tot_thrd_icount = 163796192
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 2179451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66594
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2179451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3046015	W0_Idle:998304	W0_Scoreboard:3888310	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 532752 {8:66594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 2032 {8:254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9056784 {136:66594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 34544 {136:254,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 204 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 799615 
mrq_lat_table:22564 	5038 	2571 	2511 	2423 	2125 	1586 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	762942 	33673 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	126705 	59241 	124961 	478863 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33525 	25277 	7454 	355 	0 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	411691 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1558 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.340136  3.277027  3.427673  3.458599  3.629630  3.522936  2.624060  2.643939  2.020408  2.270677  2.518293  2.393064  2.452941  2.430233  3.000000  3.208054 
dram[1]:  3.319728  3.225166  3.355828  3.421384  3.241667  3.245763  2.592592  2.829268  2.055556  2.152174  2.571429  2.487952  2.382857  2.707792  3.012500  3.064103 
dram[2]:  3.268456  3.453901  3.484076  3.532468  3.129032  3.206612  2.713178  2.653846  2.148936  2.223881  2.515337  2.294445  2.502994  2.512048  3.394366  3.143791 
dram[3]:  2.993865  3.210526  3.323171  3.200000  3.293103  3.714286  2.664122  2.514493  2.248175  2.227941  2.533742  2.559006  2.502994  2.651899  3.287671  2.921212 
dram[4]:  3.384615  3.268456  3.230769  3.329268  3.613208  3.577982  2.900000  2.738095  2.139860  2.150000  2.438596  2.490909  2.438596  2.681529  3.116129  2.898204 
dram[5]:  3.337931  3.188312  3.581699  3.375000  3.437500  3.391304  2.700000  2.415493  2.118881  2.097222  2.542683  2.612500  2.337079  2.433526  3.090322  3.056604 
average row locality = 40576/14196 = 2.858270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       337       331       369       367       280       274       253       255       229       232       283       288       319       318       336       336 
dram[1]:       336       333       371       368       276       273       256       254       228       229       284       289       317       317       338       336 
dram[2]:       335       333       371       368       275       276       256       251       231       230       282       289       318       317       338       337 
dram[3]:       336       334       369       370       272       278       255       252       236       233       285       286       318       319       336       338 
dram[4]:       332       332       370       372       273       277       254       253       234       231       288       285       317       320       339       339 
dram[5]:       330       335       372       368       275       278       257       251       232       232       289       288       316       321       337       340 
total reads: 28873
bank skew: 372/228 = 1.63
chip skew: 4821/4805 = 1.00
number of total write accesses:
dram[0]:       154       154       176       176       112       110        96        94        68        70       130       126        98       100       144       142 
dram[1]:       152       154       176       176       113       110        94        94        68        68       130       124       100       100       144       142 
dram[2]:       152       154       176       176       113       112        94        94        72        68       128       124       100       100       144       144 
dram[3]:       152       154       176       174       110       112        94        95        72        70       128       126       100       100       144       144 
dram[4]:       152       155       176       174       110       113        94        92        72        70       129       126       100       101       144       145 
dram[5]:       154       156       176       172       110       112        94        92        71        70       128       130       100       100       142       146 
total reads: 11703
bank skew: 176/68 = 2.59
chip skew: 1953/1945 = 1.00
average mf latency per bank:
dram[0]:        471       502       561       599       397       391       293       308      1564      1346     27856     28240       776       637       500       485
dram[1]:        461       528       561       584       394       414       299       323      1647      1261     27732     28126       851       650       520       489
dram[2]:        484       460       565       589       685       394       301       296      1645      1376     28161     28069       616       752       504       456
dram[3]:        493       450       569       596       413       371       312       498      1703      1641     28583     34647       666       789       526       483
dram[4]:        472       503       564       603       417       370       306       303      1475      1660     24674     28590       823       628       501       466
dram[5]:        459       511       604       590       394       378       290       295      1272      1682     29489     26947       833       690       470       495
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590622 n_act=2362 n_pre=2346 n_req=6757 n_rd=9614 n_write=3900 bw_util=0.04439
n_activity=62888 dram_eff=0.4298
bk0: 674a 602856i bk1: 662a 602552i bk2: 738a 601762i bk3: 734a 601871i bk4: 560a 603932i bk5: 548a 604136i bk6: 506a 604690i bk7: 510a 604270i bk8: 458a 605654i bk9: 464a 605322i bk10: 566a 603713i bk11: 576a 603229i bk12: 638a 603539i bk13: 636a 602988i bk14: 672a 602064i bk15: 672a 601829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.141948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590620 n_act=2370 n_pre=2354 n_req=6750 n_rd=9610 n_write=3890 bw_util=0.04435
n_activity=62911 dram_eff=0.4292
bk0: 672a 602848i bk1: 666a 602119i bk2: 742a 602050i bk3: 736a 601686i bk4: 552a 604402i bk5: 546a 604355i bk6: 512a 604545i bk7: 508a 604524i bk8: 456a 605818i bk9: 458a 605556i bk10: 568a 603883i bk11: 578a 603620i bk12: 634a 603412i bk13: 634a 603696i bk14: 676a 601962i bk15: 672a 602293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590642 n_act=2351 n_pre=2335 n_req=6758 n_rd=9614 n_write=3902 bw_util=0.0444
n_activity=62854 dram_eff=0.4301
bk0: 670a 602721i bk1: 666a 602410i bk2: 742a 602206i bk3: 736a 601408i bk4: 550a 604039i bk5: 552a 603984i bk6: 512a 604584i bk7: 502a 604286i bk8: 462a 605658i bk9: 460a 605518i bk10: 564a 603588i bk11: 578a 603527i bk12: 636a 603167i bk13: 634a 603048i bk14: 676a 602131i bk15: 674a 602079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590580 n_act=2372 n_pre=2356 n_req=6768 n_rd=9634 n_write=3902 bw_util=0.04446
n_activity=63404 dram_eff=0.427
bk0: 672a 602520i bk1: 668a 602573i bk2: 738a 601768i bk3: 740a 601750i bk4: 544a 604382i bk5: 556a 604296i bk6: 510a 604762i bk7: 504a 604255i bk8: 472a 605676i bk9: 466a 605541i bk10: 570a 603765i bk11: 572a 603291i bk12: 636a 603565i bk13: 638a 603429i bk14: 672a 602948i bk15: 676a 602054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590612 n_act=2355 n_pre=2339 n_req=6769 n_rd=9632 n_write=3906 bw_util=0.04447
n_activity=63122 dram_eff=0.4289
bk0: 664a 602900i bk1: 664a 602577i bk2: 740a 602008i bk3: 744a 601759i bk4: 546a 604347i bk5: 554a 604259i bk6: 508a 604658i bk7: 506a 604495i bk8: 468a 605150i bk9: 462a 605046i bk10: 576a 603429i bk11: 570a 603361i bk12: 634a 603081i bk13: 640a 603137i bk14: 678a 602248i bk15: 678a 601892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=608844 n_nop=590538 n_act=2387 n_pre=2371 n_req=6774 n_rd=9642 n_write=3906 bw_util=0.0445
n_activity=63128 dram_eff=0.4292
bk0: 660a 602594i bk1: 670a 602216i bk2: 744a 602161i bk3: 736a 601566i bk4: 550a 604421i bk5: 556a 604202i bk6: 514a 604889i bk7: 502a 604775i bk8: 464a 605614i bk9: 464a 605468i bk10: 578a 603450i bk11: 576a 603606i bk12: 632a 603072i bk13: 642a 603309i bk14: 674a 602424i bk15: 680a 601954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64666, Miss = 2406, Miss_rate = 0.037, Pending_hits = 526, Reservation_fails = 469
L2_cache_bank[1]: Access = 65213, Miss = 2401, Miss_rate = 0.037, Pending_hits = 530, Reservation_fails = 394
L2_cache_bank[2]: Access = 64740, Miss = 2406, Miss_rate = 0.037, Pending_hits = 533, Reservation_fails = 222
L2_cache_bank[3]: Access = 64396, Miss = 2399, Miss_rate = 0.037, Pending_hits = 546, Reservation_fails = 388
L2_cache_bank[4]: Access = 64279, Miss = 2406, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 63319, Miss = 2401, Miss_rate = 0.038, Pending_hits = 547, Reservation_fails = 393
L2_cache_bank[6]: Access = 64589, Miss = 2407, Miss_rate = 0.037, Pending_hits = 507, Reservation_fails = 43
L2_cache_bank[7]: Access = 82014, Miss = 2410, Miss_rate = 0.029, Pending_hits = 535, Reservation_fails = 333
L2_cache_bank[8]: Access = 68955, Miss = 2407, Miss_rate = 0.035, Pending_hits = 527, Reservation_fails = 132
L2_cache_bank[9]: Access = 64447, Miss = 2409, Miss_rate = 0.037, Pending_hits = 538, Reservation_fails = 300
L2_cache_bank[10]: Access = 67918, Miss = 2408, Miss_rate = 0.035, Pending_hits = 522, Reservation_fails = 210
L2_cache_bank[11]: Access = 63089, Miss = 2413, Miss_rate = 0.038, Pending_hits = 556, Reservation_fails = 546
L2_total_cache_accesses = 797625
L2_total_cache_misses = 28873
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 6402
L2_total_cache_reservation_fails = 3612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 611
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1065051
icnt_total_pkts_simt_to_mem=1827261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8954
	minimum = 6
	maximum = 115
Network latency average = 11.0429
	minimum = 6
	maximum = 97
Slowest packet = 1563763
Flit latency average = 10.6023
	minimum = 6
	maximum = 93
Slowest flit = 2818721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0271206
	minimum = 4.63102e-05 (at node 0)
	maximum = 0.102577 (at node 7)
Accepted packet rate average = 0.0271206
	minimum = 4.63102e-05 (at node 0)
	maximum = 0.102577 (at node 7)
Injected flit rate average = 0.0637983
	minimum = 4.63102e-05 (at node 0)
	maximum = 0.351541 (at node 7)
Accepted flit rate average= 0.0637983
	minimum = 0.000231551 (at node 0)
	maximum = 0.145368 (at node 7)
Injected packet length average = 2.35239
Accepted packet length average = 2.35239
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2445 (23 samples)
	minimum = 6 (23 samples)
	maximum = 98.8261 (23 samples)
Network latency average = 11.5369 (23 samples)
	minimum = 6 (23 samples)
	maximum = 89.087 (23 samples)
Flit latency average = 10.5228 (23 samples)
	minimum = 6 (23 samples)
	maximum = 85.5217 (23 samples)
Fragmentation average = 0.0016813 (23 samples)
	minimum = 0 (23 samples)
	maximum = 25.5217 (23 samples)
Injected packet rate average = 0.0323285 (23 samples)
	minimum = 0.017624 (23 samples)
	maximum = 0.0625479 (23 samples)
Accepted packet rate average = 0.0323285 (23 samples)
	minimum = 0.017624 (23 samples)
	maximum = 0.0625479 (23 samples)
Injected flit rate average = 0.0713192 (23 samples)
	minimum = 0.0381357 (23 samples)
	maximum = 0.164991 (23 samples)
Accepted flit rate average = 0.0713192 (23 samples)
	minimum = 0.0337773 (23 samples)
	maximum = 0.146153 (23 samples)
Injected packet size average = 2.20608 (23 samples)
Accepted packet size average = 2.20608 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 8 sec (308 sec)
gpgpu_simulation_rate = 146386 (inst/sec)
gpgpu_simulation_rate = 2596 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,799616)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,799616)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,4,0) tid=(26,15,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,0,0) tid=(26,25,0)
GPGPU-Sim uArch: cycles simulated: 800116  inst.: 45286415 (ipc=399.0) sim_rate=146557 (inst/sec) elapsed = 0:0:05:09 / Sat Jul 28 12:52:50 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(0,0,0) tid=(26,19,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (733,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(734,799616)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (751,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(752,799616)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(782,799616)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (793,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(794,799616)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (799,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(800,799616)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,799616)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (811,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(812,799616)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,0,0) tid=(26,23,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (951,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(952,799616)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (957,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(958,799616)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (963,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(964,799616)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (969,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(970,799616)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,12,0) tid=(26,24,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,9,0) tid=(26,30,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1157,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1158,799616)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1159,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1160,799616)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1195,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1196,799616)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1207,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1208,799616)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1213,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1214,799616)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1216,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1217,799616)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1221,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,15,0) tid=(26,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1367,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1377,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1377,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1383,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 801116  inst.: 45824751 (ipc=491.9) sim_rate=147821 (inst/sec) elapsed = 0:0:05:10 / Sat Jul 28 12:52:51 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1567,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1568,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1615,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1616,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1621,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1630,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,1,0) tid=(26,2,0)
GPGPU-Sim uArch: cycles simulated: 803116  inst.: 45915727 (ipc=236.8) sim_rate=147638 (inst/sec) elapsed = 0:0:05:11 / Sat Jul 28 12:52:52 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,1,0) tid=(26,6,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,1,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 808616  inst.: 46099311 (ipc=112.5) sim_rate=147754 (inst/sec) elapsed = 0:0:05:12 / Sat Jul 28 12:52:53 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(0,1,0) tid=(26,8,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,0,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 814116  inst.: 46282991 (ipc=82.5) sim_rate=147868 (inst/sec) elapsed = 0:0:05:13 / Sat Jul 28 12:52:54 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(26,3,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,1,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 819616  inst.: 46465871 (ipc=68.9) sim_rate=147980 (inst/sec) elapsed = 0:0:05:14 / Sat Jul 28 12:52:55 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,1,0) tid=(26,3,0)
GPGPU-Sim uArch: cycles simulated: 825116  inst.: 46649679 (ipc=61.3) sim_rate=148094 (inst/sec) elapsed = 0:0:05:15 / Sat Jul 28 12:52:56 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,0,0) tid=(26,24,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(0,0,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 831116  inst.: 46849775 (ipc=56.0) sim_rate=148258 (inst/sec) elapsed = 0:0:05:16 / Sat Jul 28 12:52:57 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,0,0) tid=(26,28,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,0,0) tid=(26,30,0)
GPGPU-Sim uArch: cycles simulated: 837116  inst.: 47048879 (ipc=52.3) sim_rate=148419 (inst/sec) elapsed = 0:0:05:17 / Sat Jul 28 12:52:58 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,1,0) tid=(26,17,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,1,0) tid=(26,15,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,1,0) tid=(26,19,0)
GPGPU-Sim uArch: cycles simulated: 843616  inst.: 47264815 (ipc=49.5) sim_rate=148631 (inst/sec) elapsed = 0:0:05:18 / Sat Jul 28 12:52:59 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,1,0) tid=(26,23,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,1,0) tid=(26,21,0)
GPGPU-Sim uArch: cycles simulated: 850116  inst.: 47481391 (ipc=47.4) sim_rate=148844 (inst/sec) elapsed = 0:0:05:19 / Sat Jul 28 12:53:00 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,1,0) tid=(26,23,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,1,0) tid=(26,27,0)
GPGPU-Sim uArch: cycles simulated: 856616  inst.: 47696015 (ipc=45.8) sim_rate=149050 (inst/sec) elapsed = 0:0:05:20 / Sat Jul 28 12:53:01 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57557,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57723,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57804,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57873,799616), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 57874
gpu_sim_insn = 2621440
gpu_ipc =      45.2956
gpu_tot_sim_cycle = 857490
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      55.6372
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112898
gpu_total_sim_rate=149088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863652
	L1I_total_cache_misses = 5346
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204320, Miss = 61309, Miss_rate = 0.300, Pending_hits = 4101, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201272, Miss = 60032, Miss_rate = 0.298, Pending_hits = 4327, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144209, Miss = 56404, Miss_rate = 0.391, Pending_hits = 4544, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97447, Miss = 40866, Miss_rate = 0.419, Pending_hits = 4290, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145716, Miss = 57016, Miss_rate = 0.391, Pending_hits = 4444, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145750, Miss = 57366, Miss_rate = 0.394, Pending_hits = 4360, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 108212, Miss = 45602, Miss_rate = 0.421, Pending_hits = 5519, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106162, Miss = 44449, Miss_rate = 0.419, Pending_hits = 5382, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 156555, Miss = 62599, Miss_rate = 0.400, Pending_hits = 5353, Reservation_fails = 94073
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2170959
	L1D_total_cache_misses = 784196
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 67045
	L1D_total_cache_reservation_fails = 1719280
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1263958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5346
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16266, 16266, 16266, 16266, 16266, 16266, 16266, 16266, 11642, 11642, 11370, 11370, 11370, 11370, 11370, 11370, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2384743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67253
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2384743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3342031	W0_Idle:1093919	W0_Scoreboard:3909003	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538024 {8:67253,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2352 {8:294,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9146408 {136:67253,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 39984 {136:294,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 203 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 857489 
mrq_lat_table:22773 	5069 	2594 	2523 	2435 	2126 	1586 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	775505 	33769 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	133871 	64404 	125331 	478863 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33927 	25383 	7551 	408 	1 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	423691 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1672 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.351351  3.295302  3.459120  3.458599  3.629630  3.522936  2.624060  2.643939  2.060811  2.328358  2.518293  2.393064  2.452941  2.445087  3.018634  3.220000 
dram[1]:  3.344594  3.243421  3.361963  3.427673  3.241667  3.245763  2.592592  2.829268  2.096552  2.208633  2.571429  2.487952  2.382857  2.709677  3.037267  3.070064 
dram[2]:  3.273333  3.471831  3.484076  3.558442  3.129032  3.206612  2.713178  2.653846  2.190141  2.266667  2.515337  2.294445  2.505952  2.512048  3.419580  3.162338 
dram[3]:  3.006098  3.228758  3.341463  3.205882  3.293103  3.714286  2.664122  2.514493  2.289855  2.270073  2.533742  2.559006  2.505952  2.641510  3.299320  2.951807 
dram[4]:  3.409722  3.278146  3.248521  3.329268  3.613208  3.577982  2.900000  2.738095  2.180556  2.191489  2.438596  2.490909  2.438596  2.689873  3.121795  2.916667 
dram[5]:  3.363014  3.185897  3.581699  3.393750  3.437500  3.391304  2.700000  2.415493  2.159722  2.137931  2.542683  2.612500  2.329609  2.436782  3.115385  3.075000 
average row locality = 40864/14242 = 2.869260
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       342       337       374       367       280       274       253       255       237       242       283       288       319       323       342       341 
dram[1]:       343       339       372       369       276       273       256       254       236       239       284       289       317       320       345       340 
dram[2]:       339       339       371       372       275       276       256       251       239       238       282       289       321       317       345       343 
dram[3]:       341       340       372       371       272       278       255       252       244       241       285       286       321       320       341       346 
dram[4]:       339       340       373       372       273       277       254       253       242       239       288       285       317       324       343       345 
dram[5]:       337       341       372       371       275       278       257       251       240       240       289       288       317       324       344       346 
total reads: 29161
bank skew: 374/236 = 1.58
chip skew: 4870/4852 = 1.00
number of total write accesses:
dram[0]:       154       154       176       176       112       110        96        94        68        70       130       126        98       100       144       142 
dram[1]:       152       154       176       176       113       110        94        94        68        68       130       124       100       100       144       142 
dram[2]:       152       154       176       176       113       112        94        94        72        68       128       124       100       100       144       144 
dram[3]:       152       154       176       174       110       112        94        95        72        70       128       126       100       100       144       144 
dram[4]:       152       155       176       174       110       113        94        92        72        70       129       126       100       101       144       145 
dram[5]:       154       156       176       172       110       112        94        92        71        70       128       130       100       100       142       146 
total reads: 11703
bank skew: 176/68 = 2.59
chip skew: 1953/1945 = 1.00
average mf latency per bank:
dram[0]:        559       617       656       605       397       391       293       308      1532      1317     27856     28240       776       756       619       573
dram[1]:        607       645       580       603       394       414       299       323      1615      1236     27732     28126       851       720       651       563
dram[2]:        541       582       570       673       685       394       301       296      1612      1351     28161     28069       685       752       635       574
dram[3]:        595       567       626       614       413       371       312       498      1670      1609     28583     34647       732       806       631       629
dram[4]:        605       617       621       610       417       370       306       303      1446      1628     24674     28590       823       733       559       583
dram[5]:        594       582       611       647       394       378       290       295      1250      1648     29489     26947       850       740       619       610
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634575 n_act=2369 n_pre=2353 n_req=6807 n_rd=9714 n_write=3900 bw_util=0.0417
n_activity=63265 dram_eff=0.4304
bk0: 684a 646891i bk1: 674a 646578i bk2: 748a 645805i bk3: 734a 645938i bk4: 560a 647999i bk5: 548a 648204i bk6: 506a 648759i bk7: 510a 648341i bk8: 474a 649658i bk9: 484a 649329i bk10: 566a 647779i bk11: 576a 647296i bk12: 638a 647606i bk13: 646a 647003i bk14: 684a 646093i bk15: 682a 645842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634579 n_act=2377 n_pre=2361 n_req=6797 n_rd=9704 n_write=3890 bw_util=0.04164
n_activity=63262 dram_eff=0.4298
bk0: 686a 646868i bk1: 678a 646139i bk2: 744a 646109i bk3: 738a 645746i bk4: 552a 648469i bk5: 546a 648423i bk6: 512a 648613i bk7: 508a 648593i bk8: 472a 649843i bk9: 478a 649565i bk10: 568a 647949i bk11: 578a 647688i bk12: 634a 647481i bk13: 640a 647738i bk14: 690a 645977i bk15: 680a 646335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634603 n_act=2358 n_pre=2342 n_req=6804 n_rd=9706 n_write=3902 bw_util=0.04168
n_activity=63219 dram_eff=0.4305
bk0: 678a 646763i bk1: 678a 646423i bk2: 742a 646269i bk3: 744a 645454i bk4: 550a 648106i bk5: 552a 648052i bk6: 512a 648653i bk7: 502a 648356i bk8: 478a 649688i bk9: 476a 649529i bk10: 564a 647655i bk11: 578a 647595i bk12: 642a 647213i bk13: 634a 647114i bk14: 690a 646154i bk15: 686a 646108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634535 n_act=2380 n_pre=2364 n_req=6816 n_rd=9730 n_write=3902 bw_util=0.04176
n_activity=63763 dram_eff=0.4276
bk0: 682a 646552i bk1: 680a 646595i bk2: 744a 645818i bk3: 742a 645813i bk4: 544a 648449i bk5: 556a 648363i bk6: 510a 648830i bk7: 504a 648324i bk8: 488a 649701i bk9: 482a 649556i bk10: 570a 647832i bk11: 572a 647359i bk12: 642a 647612i bk13: 640a 647472i bk14: 682a 646984i bk15: 692a 646062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634567 n_act=2363 n_pre=2347 n_req=6817 n_rd=9728 n_write=3906 bw_util=0.04176
n_activity=63508 dram_eff=0.4294
bk0: 678a 646921i bk1: 680a 646590i bk2: 746a 646056i bk3: 744a 645823i bk4: 546a 648412i bk5: 554a 648326i bk6: 508a 648726i bk7: 506a 648563i bk8: 484a 649179i bk9: 478a 649066i bk10: 576a 647495i bk11: 570a 647427i bk12: 634a 647149i bk13: 648a 647173i bk14: 686a 646292i bk15: 690a 645926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=652911 n_nop=634489 n_act=2396 n_pre=2380 n_req=6823 n_rd=9740 n_write=3906 bw_util=0.0418
n_activity=63525 dram_eff=0.4296
bk0: 674a 646612i bk1: 682a 646235i bk2: 744a 646222i bk3: 742a 645618i bk4: 550a 648490i bk5: 556a 648271i bk6: 514a 648958i bk7: 502a 648845i bk8: 480a 649642i bk9: 480a 649497i bk10: 578a 647518i bk11: 576a 647674i bk12: 634a 647128i bk13: 648a 647348i bk14: 688a 646449i bk15: 692a 645985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65769, Miss = 2430, Miss_rate = 0.037, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 66323, Miss = 2427, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 65795, Miss = 2429, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 65353, Miss = 2423, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 65179, Miss = 2428, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 64479, Miss = 2425, Miss_rate = 0.038, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 65744, Miss = 2431, Miss_rate = 0.037, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 83073, Miss = 2434, Miss_rate = 0.029, Pending_hits = 538, Reservation_fails = 333
L2_cache_bank[8]: Access = 69854, Miss = 2429, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 65631, Miss = 2435, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 68973, Miss = 2431, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64151, Miss = 2439, Miss_rate = 0.038, Pending_hits = 562, Reservation_fails = 546
L2_total_cache_accesses = 810324
L2_total_cache_misses = 29161
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 6445
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 170
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1080546
icnt_total_pkts_simt_to_mem=1871960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.81817
	minimum = 6
	maximum = 128
Network latency average = 8.44897
	minimum = 6
	maximum = 99
Slowest packet = 1595497
Flit latency average = 7.59871
	minimum = 6
	maximum = 95
Slowest flit = 2892980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162537
	minimum = 3.45578e-05 (at node 7)
	maximum = 0.0547914 (at node 0)
Accepted packet rate average = 0.0162537
	minimum = 3.45578e-05 (at node 7)
	maximum = 0.0547914 (at node 0)
Injected flit rate average = 0.0385217
	minimum = 3.45578e-05 (at node 7)
	maximum = 0.193023 (at node 0)
Accepted flit rate average= 0.0385217
	minimum = 0.000172789 (at node 7)
	maximum = 0.0697031 (at node 24)
Injected packet length average = 2.37003
Accepted packet length average = 2.37003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0601 (24 samples)
	minimum = 6 (24 samples)
	maximum = 100.042 (24 samples)
Network latency average = 11.4082 (24 samples)
	minimum = 6 (24 samples)
	maximum = 89.5 (24 samples)
Flit latency average = 10.401 (24 samples)
	minimum = 6 (24 samples)
	maximum = 85.9167 (24 samples)
Fragmentation average = 0.00161125 (24 samples)
	minimum = 0 (24 samples)
	maximum = 24.4583 (24 samples)
Injected packet rate average = 0.0316587 (24 samples)
	minimum = 0.0168911 (24 samples)
	maximum = 0.0622247 (24 samples)
Accepted packet rate average = 0.0316587 (24 samples)
	minimum = 0.0168911 (24 samples)
	maximum = 0.0622247 (24 samples)
Injected flit rate average = 0.0699527 (24 samples)
	minimum = 0.0365481 (24 samples)
	maximum = 0.166159 (24 samples)
Accepted flit rate average = 0.0699527 (24 samples)
	minimum = 0.0323771 (24 samples)
	maximum = 0.142967 (24 samples)
Injected packet size average = 2.20958 (24 samples)
Accepted packet size average = 2.20958 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 20 sec (320 sec)
gpgpu_simulation_rate = 149088 (inst/sec)
gpgpu_simulation_rate = 2679 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,857490)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (388,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (394,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (400,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (406,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (656,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1081,857490), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 9.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 1082
gpu_sim_insn = 37040
gpu_ipc =      34.2329
gpu_tot_sim_cycle = 858572
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      55.6103
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112898
gpu_total_sim_rate=149204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864556
	L1I_total_cache_misses = 5554
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204320, Miss = 61309, Miss_rate = 0.300, Pending_hits = 4101, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201272, Miss = 60032, Miss_rate = 0.298, Pending_hits = 4327, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144209, Miss = 56404, Miss_rate = 0.391, Pending_hits = 4544, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97447, Miss = 40866, Miss_rate = 0.419, Pending_hits = 4290, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145716, Miss = 57016, Miss_rate = 0.391, Pending_hits = 4444, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145750, Miss = 57366, Miss_rate = 0.394, Pending_hits = 4360, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 108212, Miss = 45602, Miss_rate = 0.421, Pending_hits = 5519, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106162, Miss = 44449, Miss_rate = 0.419, Pending_hits = 5382, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 156657, Miss = 62650, Miss_rate = 0.400, Pending_hits = 5354, Reservation_fails = 94318
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2171061
	L1D_total_cache_misses = 784247
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 67046
	L1D_total_cache_reservation_fails = 1719525
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1264008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5554
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16276, 16276, 16276, 16276, 16276, 16276, 16276, 16276, 11652, 11652, 11380, 11380, 11380, 11380, 11380, 11380, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2385084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67304
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2385084
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3342039	W0_Idle:1098383	W0_Scoreboard:3910267	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538432 {8:67304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2456 {8:307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9153344 {136:67304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 41752 {136:307,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 203 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 858571 
mrq_lat_table:22774 	5070 	2594 	2523 	2435 	2126 	1586 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	775598 	33777 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	133914 	64429 	125377 	478863 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33931 	25389 	7568 	428 	5 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	423741 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1674 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.335571  3.295302  3.459120  3.458599  3.629630  3.522936  2.624060  2.643939  2.060811  2.328358  2.518293  2.393064  2.452941  2.445087  3.018634  3.220000 
dram[1]:  3.344594  3.243421  3.361963  3.433962  3.241667  3.245763  2.592592  2.829268  2.096552  2.208633  2.571429  2.487952  2.382857  2.709677  3.037267  3.070064 
dram[2]:  3.273333  3.471831  3.484076  3.558442  3.129032  3.206612  2.713178  2.653846  2.190141  2.266667  2.515337  2.294445  2.505952  2.512048  3.419580  3.162338 
dram[3]:  3.006098  3.228758  3.341463  3.205882  3.293103  3.714286  2.664122  2.514493  2.289855  2.270073  2.533742  2.559006  2.505952  2.641510  3.299320  2.951807 
dram[4]:  3.409722  3.278146  3.248521  3.329268  3.613208  3.577982  2.900000  2.738095  2.180556  2.191489  2.438596  2.490909  2.438596  2.689873  3.121795  2.916667 
dram[5]:  3.363014  3.185897  3.581699  3.393750  3.437500  3.391304  2.700000  2.415493  2.159722  2.137931  2.542683  2.612500  2.329609  2.436782  3.115385  3.075000 
average row locality = 40866/14243 = 2.869199
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       343       337       374       367       280       274       253       255       237       242       283       288       319       323       342       341 
dram[1]:       343       339       372       370       276       273       256       254       236       239       284       289       317       320       345       340 
dram[2]:       339       339       371       372       275       276       256       251       239       238       282       289       321       317       345       343 
dram[3]:       341       340       372       371       272       278       255       252       244       241       285       286       321       320       341       346 
dram[4]:       339       340       373       372       273       277       254       253       242       239       288       285       317       324       343       345 
dram[5]:       337       341       372       371       275       278       257       251       240       240       289       288       317       324       344       346 
total reads: 29163
bank skew: 374/236 = 1.58
chip skew: 4870/4853 = 1.00
number of total write accesses:
dram[0]:       154       154       176       176       112       110        96        94        68        70       130       126        98       100       144       142 
dram[1]:       152       154       176       176       113       110        94        94        68        68       130       124       100       100       144       142 
dram[2]:       152       154       176       176       113       112        94        94        72        68       128       124       100       100       144       144 
dram[3]:       152       154       176       174       110       112        94        95        72        70       128       126       100       100       144       144 
dram[4]:       152       155       176       174       110       113        94        92        72        70       129       126       100       101       144       145 
dram[5]:       154       156       176       172       110       112        94        92        71        70       128       130       100       100       142       146 
total reads: 11703
bank skew: 176/68 = 2.59
chip skew: 1953/1945 = 1.00
average mf latency per bank:
dram[0]:        558       617       659       608       397       391       293       308      1532      1317     27856     28240       776       756       619       573
dram[1]:        607       645       583       605       394       414       299       323      1615      1236     27732     28126       851       720       651       563
dram[2]:        541       582       573       677       685       394       301       296      1612      1351     28161     28069       685       752       635       574
dram[3]:        595       567       628       617       413       371       312       498      1670      1609     28583     34647       732       806       631       629
dram[4]:        605       617       623       613       417       370       306       303      1446      1628     24674     28590       823       733       559       583
dram[5]:        594       582       614       650       394       378       290       295      1250      1648     29489     26947       850       740       619       610
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635395 n_act=2370 n_pre=2354 n_req=6808 n_rd=9716 n_write=3900 bw_util=0.04166
n_activity=63280 dram_eff=0.4303
bk0: 686a 647704i bk1: 674a 647401i bk2: 748a 646628i bk3: 734a 646761i bk4: 560a 648823i bk5: 548a 649028i bk6: 506a 649583i bk7: 510a 649165i bk8: 474a 650482i bk9: 484a 650153i bk10: 566a 648603i bk11: 576a 648120i bk12: 638a 648430i bk13: 646a 647827i bk14: 684a 646918i bk15: 682a 646667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635401 n_act=2377 n_pre=2361 n_req=6798 n_rd=9706 n_write=3890 bw_util=0.04159
n_activity=63270 dram_eff=0.4298
bk0: 686a 647692i bk1: 678a 646963i bk2: 744a 646933i bk3: 740a 646566i bk4: 552a 649293i bk5: 546a 649247i bk6: 512a 649437i bk7: 508a 649417i bk8: 472a 650667i bk9: 478a 650389i bk10: 568a 648773i bk11: 578a 648512i bk12: 634a 648305i bk13: 640a 648562i bk14: 690a 646801i bk15: 680a 647159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635427 n_act=2358 n_pre=2342 n_req=6804 n_rd=9706 n_write=3902 bw_util=0.04163
n_activity=63219 dram_eff=0.4305
bk0: 678a 647587i bk1: 678a 647247i bk2: 742a 647093i bk3: 744a 646278i bk4: 550a 648930i bk5: 552a 648876i bk6: 512a 649477i bk7: 502a 649180i bk8: 478a 650512i bk9: 476a 650353i bk10: 564a 648479i bk11: 578a 648419i bk12: 642a 648037i bk13: 634a 647938i bk14: 690a 646978i bk15: 686a 646932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635359 n_act=2380 n_pre=2364 n_req=6816 n_rd=9730 n_write=3902 bw_util=0.0417
n_activity=63763 dram_eff=0.4276
bk0: 682a 647376i bk1: 680a 647419i bk2: 744a 646642i bk3: 742a 646637i bk4: 544a 649273i bk5: 556a 649187i bk6: 510a 649654i bk7: 504a 649148i bk8: 488a 650525i bk9: 482a 650380i bk10: 570a 648656i bk11: 572a 648183i bk12: 642a 648436i bk13: 640a 648296i bk14: 682a 647808i bk15: 692a 646886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123094
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635391 n_act=2363 n_pre=2347 n_req=6817 n_rd=9728 n_write=3906 bw_util=0.04171
n_activity=63508 dram_eff=0.4294
bk0: 678a 647745i bk1: 680a 647414i bk2: 746a 646880i bk3: 744a 646647i bk4: 546a 649236i bk5: 554a 649150i bk6: 508a 649550i bk7: 506a 649387i bk8: 484a 650003i bk9: 478a 649890i bk10: 576a 648319i bk11: 570a 648251i bk12: 634a 647973i bk13: 648a 647997i bk14: 686a 647116i bk15: 690a 646750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=653735 n_nop=635313 n_act=2396 n_pre=2380 n_req=6823 n_rd=9740 n_write=3906 bw_util=0.04175
n_activity=63525 dram_eff=0.4296
bk0: 674a 647436i bk1: 682a 647059i bk2: 744a 647046i bk3: 742a 646442i bk4: 550a 649314i bk5: 556a 649095i bk6: 514a 649782i bk7: 502a 649669i bk8: 480a 650466i bk9: 480a 650321i bk10: 578a 648342i bk11: 576a 648498i bk12: 634a 647952i bk13: 648a 648172i bk14: 688a 647273i bk15: 692a 646809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12212

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65778, Miss = 2431, Miss_rate = 0.037, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 66331, Miss = 2427, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 65815, Miss = 2429, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 65363, Miss = 2424, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 65187, Miss = 2428, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 64490, Miss = 2425, Miss_rate = 0.038, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 65752, Miss = 2431, Miss_rate = 0.037, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 83081, Miss = 2434, Miss_rate = 0.029, Pending_hits = 538, Reservation_fails = 333
L2_cache_bank[8]: Access = 69862, Miss = 2429, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 65639, Miss = 2435, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 68981, Miss = 2431, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64159, Miss = 2439, Miss_rate = 0.038, Pending_hits = 562, Reservation_fails = 546
L2_total_cache_accesses = 810438
L2_total_cache_misses = 29163
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 6445
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 182
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1080916
icnt_total_pkts_simt_to_mem=1872124
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1184
	minimum = 6
	maximum = 164
Network latency average = 21.9342
	minimum = 6
	maximum = 147
Slowest packet = 1620745
Flit latency average = 31.47
	minimum = 6
	maximum = 143
Slowest flit = 2952775
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00780448
	minimum = 0 (at node 1)
	maximum = 0.0951941 (at node 9)
Accepted packet rate average = 0.00780448
	minimum = 0 (at node 1)
	maximum = 0.0951941 (at node 9)
Injected flit rate average = 0.0182789
	minimum = 0 (at node 1)
	maximum = 0.141405 (at node 9)
Accepted flit rate average= 0.0182789
	minimum = 0 (at node 1)
	maximum = 0.291128 (at node 9)
Injected packet length average = 2.34211
Accepted packet length average = 2.34211
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5024 (25 samples)
	minimum = 6 (25 samples)
	maximum = 102.6 (25 samples)
Network latency average = 11.8292 (25 samples)
	minimum = 6 (25 samples)
	maximum = 91.8 (25 samples)
Flit latency average = 11.2437 (25 samples)
	minimum = 6 (25 samples)
	maximum = 88.2 (25 samples)
Fragmentation average = 0.0015468 (25 samples)
	minimum = 0 (25 samples)
	maximum = 23.48 (25 samples)
Injected packet rate average = 0.0307046 (25 samples)
	minimum = 0.0162155 (25 samples)
	maximum = 0.0635435 (25 samples)
Accepted packet rate average = 0.0307046 (25 samples)
	minimum = 0.0162155 (25 samples)
	maximum = 0.0635435 (25 samples)
Injected flit rate average = 0.0678857 (25 samples)
	minimum = 0.0350862 (25 samples)
	maximum = 0.165168 (25 samples)
Accepted flit rate average = 0.0678857 (25 samples)
	minimum = 0.031082 (25 samples)
	maximum = 0.148894 (25 samples)
Injected packet size average = 2.21093 (25 samples)
Accepted packet size average = 2.21093 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 20 sec (320 sec)
gpgpu_simulation_rate = 149204 (inst/sec)
gpgpu_simulation_rate = 2683 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,858572)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,858572)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,858572)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,858572)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,858572)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,858572)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 860572  inst.: 47941171 (ipc=97.9) sim_rate=149349 (inst/sec) elapsed = 0:0:05:21 / Sat Jul 28 12:53:02 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2220,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2230,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3206,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3210,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3267,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3351,858572), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 5.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3352
gpu_sim_insn = 265690
gpu_ipc =      79.2631
gpu_tot_sim_cycle = 861924
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      55.7022
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112898
gpu_total_sim_rate=149567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2869973
	L1I_total_cache_misses = 5980
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204359, Miss = 61331, Miss_rate = 0.300, Pending_hits = 4118, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201309, Miss = 60054, Miss_rate = 0.298, Pending_hits = 4340, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144248, Miss = 56426, Miss_rate = 0.391, Pending_hits = 4561, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97486, Miss = 40888, Miss_rate = 0.419, Pending_hits = 4307, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145753, Miss = 57038, Miss_rate = 0.391, Pending_hits = 4459, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145774, Miss = 57379, Miss_rate = 0.394, Pending_hits = 4371, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 108212, Miss = 45602, Miss_rate = 0.421, Pending_hits = 5519, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106162, Miss = 44449, Miss_rate = 0.419, Pending_hits = 5382, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 156657, Miss = 62650, Miss_rate = 0.400, Pending_hits = 5354, Reservation_fails = 94318
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2171276
	L1D_total_cache_misses = 784370
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 67136
	L1D_total_cache_reservation_fails = 1719525
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82474
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1264008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16276, 16276, 16276, 16276, 16276, 16276, 16276, 16276, 11652, 11652, 11380, 11380, 11380, 11380, 11380, 11380, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2385114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67337
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2385114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3342688	W0_Idle:1105957	W0_Scoreboard:3927887	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538696 {8:67337,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2704 {8:338,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9157832 {136:67337,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 45968 {136:338,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 203 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 861923 
mrq_lat_table:22830 	5082 	2615 	2551 	2473 	2156 	1609 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	775698 	33804 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134003 	64474 	125401 	478863 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33964 	25393 	7568 	428 	5 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	423831 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1679 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.335571  3.295302  3.459120  3.458599  3.629630  3.522936  2.624060  2.643939  2.060811  2.328358  2.518293  2.390805  2.514451  2.528736  3.018634  3.220000 
dram[1]:  3.344594  3.243421  3.361963  3.433962  3.241667  3.245763  2.592592  2.829268  2.096552  2.208633  2.561728  2.485030  2.460227  2.794872  3.037267  3.070064 
dram[2]:  3.273333  3.471831  3.484076  3.558442  3.129032  3.206612  2.713178  2.653846  2.190141  2.266667  2.512195  2.292818  2.591716  2.574850  3.419580  3.162338 
dram[3]:  3.006098  3.228758  3.341463  3.205882  3.293103  3.714286  2.664122  2.514493  2.289855  2.270073  2.530488  2.555556  2.585799  2.700000  3.299320  2.951807 
dram[4]:  3.409722  3.278146  3.248521  3.329268  3.613208  3.577982  2.900000  2.738095  2.180556  2.191489  2.436047  2.487952  2.523256  2.748428  3.121795  2.916667 
dram[5]:  3.363014  3.185897  3.581699  3.393750  3.437500  3.391304  2.700000  2.415493  2.159722  2.137931  2.539394  2.608696  2.405555  2.520000  3.115385  3.075000 
average row locality = 41074/14268 = 2.878750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       343       337       374       367       280       274       253       255       237       242       283       290       329       332       342       341 
dram[1]:       343       339       372       370       276       273       256       254       236       239       285       291       325       328       345       340 
dram[2]:       339       339       371       372       275       276       256       251       239       238       284       291       330       324       345       343 
dram[3]:       341       340       372       371       272       278       255       252       244       241       287       288       329       326       341       346 
dram[4]:       339       340       373       372       273       277       254       253       242       239       290       287       326       330       343       345 
dram[5]:       337       341       372       371       275       278       257       251       240       240       291       290       325       333       344       346 
total reads: 29281
bank skew: 374/236 = 1.58
chip skew: 4891/4872 = 1.00
number of total write accesses:
dram[0]:       154       154       176       176       112       110        96        94        68        70       130       126       106       108       144       142 
dram[1]:       152       154       176       176       113       110        94        94        68        68       130       124       108       108       144       142 
dram[2]:       152       154       176       176       113       112        94        94        72        68       128       124       108       106       144       144 
dram[3]:       152       154       176       174       110       112        94        95        72        70       128       126       108       106       144       144 
dram[4]:       152       155       176       174       110       113        94        92        72        70       129       126       108       107       144       145 
dram[5]:       154       156       176       172       110       112        94        92        71        70       128       130       108       108       142       146 
total reads: 11793
bank skew: 176/68 = 2.59
chip skew: 1969/1961 = 1.00
average mf latency per bank:
dram[0]:        559       617       659       608       397       391       293       308      1532      1317     27856     28105       749       733       619       573
dram[1]:        607       645       583       605       394       414       299       323      1615      1236     27665     27992       824       698       651       563
dram[2]:        541       582       573       677       685       394       301       296      1612      1351     28025     27934       663       732       635       574
dram[3]:        595       567       628       617       413       371       312       498      1670      1609     28447     34481       710       786       631       629
dram[4]:        605       617       623       613       417       370       306       303      1446      1628     24558     28452       796       716       559       583
dram[5]:        594       582       614       650       394       378       290       295      1250      1648     29350     26820       823       716       619       610
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637863 n_act=2375 n_pre=2359 n_req=6845 n_rd=9758 n_write=3932 bw_util=0.04172
n_activity=63655 dram_eff=0.4301
bk0: 686a 650253i bk1: 674a 649951i bk2: 748a 649179i bk3: 734a 649313i bk4: 560a 651375i bk5: 548a 651580i bk6: 506a 652136i bk7: 510a 651719i bk8: 474a 653036i bk9: 484a 652708i bk10: 566a 651158i bk11: 580a 650660i bk12: 658a 650750i bk13: 664a 650149i bk14: 684a 649466i bk15: 682a 649216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637875 n_act=2381 n_pre=2365 n_req=6833 n_rd=9744 n_write=3922 bw_util=0.04165
n_activity=63644 dram_eff=0.4295
bk0: 686a 650242i bk1: 678a 649514i bk2: 744a 649484i bk3: 740a 649117i bk4: 552a 651845i bk5: 546a 651800i bk6: 512a 651991i bk7: 508a 651971i bk8: 472a 653221i bk9: 478a 652943i bk10: 570a 651315i bk11: 582a 651049i bk12: 650a 650664i bk13: 656a 650915i bk14: 690a 649351i bk15: 680a 649709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637903 n_act=2362 n_pre=2346 n_req=6838 n_rd=9746 n_write=3930 bw_util=0.04168
n_activity=63574 dram_eff=0.4302
bk0: 678a 650136i bk1: 678a 649796i bk2: 742a 649642i bk3: 744a 648829i bk4: 550a 651482i bk5: 552a 651429i bk6: 512a 652031i bk7: 502a 651735i bk8: 478a 653067i bk9: 476a 652908i bk10: 568a 651018i bk11: 582a 650957i bk12: 660a 650406i bk13: 648a 650325i bk14: 690a 649527i bk15: 686a 649481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637839 n_act=2384 n_pre=2368 n_req=6848 n_rd=9766 n_write=3930 bw_util=0.04174
n_activity=64101 dram_eff=0.4273
bk0: 682a 649927i bk1: 680a 649970i bk2: 744a 649194i bk3: 742a 649189i bk4: 544a 651826i bk5: 556a 651740i bk6: 510a 652207i bk7: 504a 651701i bk8: 488a 653079i bk9: 482a 652934i bk10: 574a 651195i bk11: 576a 650720i bk12: 658a 650793i bk13: 652a 650704i bk14: 682a 650356i bk15: 692a 649434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637869 n_act=2367 n_pre=2351 n_req=6850 n_rd=9766 n_write=3934 bw_util=0.04175
n_activity=63862 dram_eff=0.4291
bk0: 678a 650295i bk1: 680a 649964i bk2: 746a 649432i bk3: 744a 649199i bk4: 546a 651788i bk5: 554a 651702i bk6: 508a 652103i bk7: 506a 651940i bk8: 484a 652556i bk9: 478a 652443i bk10: 580a 650858i bk11: 574a 650788i bk12: 652a 650323i bk13: 660a 650408i bk14: 686a 649666i bk15: 690a 649300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7f6119cd5d50 :  mf: uid=6855572, sid05:w08, part=5, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (861923), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=656287 n_nop=637784 n_act=2400 n_pre=2384 n_req=6860 n_rd=9781 n_write=3938 bw_util=0.04181
n_activity=63886 dram_eff=0.4295
bk0: 674a 649987i bk1: 682a 649610i bk2: 744a 649597i bk3: 742a 648993i bk4: 550a 651867i bk5: 556a 651648i bk6: 514a 652335i bk7: 502a 652222i bk8: 480a 653020i bk9: 480a 652875i bk10: 582a 650880i bk11: 580a 651032i bk12: 650a 650284i bk13: 665a 650524i bk14: 688a 649823i bk15: 692a 649360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65792, Miss = 2441, Miss_rate = 0.037, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 66342, Miss = 2438, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 65824, Miss = 2438, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 65378, Miss = 2434, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 65198, Miss = 2439, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 64507, Miss = 2434, Miss_rate = 0.038, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 65763, Miss = 2441, Miss_rate = 0.037, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 83098, Miss = 2442, Miss_rate = 0.029, Pending_hits = 539, Reservation_fails = 333
L2_cache_bank[8]: Access = 69873, Miss = 2440, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 65655, Miss = 2443, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 68992, Miss = 2441, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64174, Miss = 2450, Miss_rate = 0.038, Pending_hits = 563, Reservation_fails = 546
L2_total_cache_accesses = 810596
L2_total_cache_misses = 29281
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 6447
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 213
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1081338
icnt_total_pkts_simt_to_mem=1872642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0443
	minimum = 6
	maximum = 31
Network latency average = 9.03165
	minimum = 6
	maximum = 22
Slowest packet = 1620879
Flit latency average = 7.52979
	minimum = 6
	maximum = 18
Slowest flit = 2953630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00349156
	minimum = 0 (at node 0)
	maximum = 0.00924821 (at node 1)
Accepted packet rate average = 0.00349156
	minimum = 0 (at node 0)
	maximum = 0.00924821 (at node 1)
Injected flit rate average = 0.0103863
	minimum = 0 (at node 0)
	maximum = 0.0283413 (at node 1)
Accepted flit rate average= 0.0103863
	minimum = 0 (at node 0)
	maximum = 0.0265513 (at node 1)
Injected packet length average = 2.97468
Accepted packet length average = 2.97468
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.331 (26 samples)
	minimum = 6 (26 samples)
	maximum = 99.8462 (26 samples)
Network latency average = 11.7216 (26 samples)
	minimum = 6 (26 samples)
	maximum = 89.1154 (26 samples)
Flit latency average = 11.1009 (26 samples)
	minimum = 6 (26 samples)
	maximum = 85.5 (26 samples)
Fragmentation average = 0.00148731 (26 samples)
	minimum = 0 (26 samples)
	maximum = 22.5769 (26 samples)
Injected packet rate average = 0.0296579 (26 samples)
	minimum = 0.0155918 (26 samples)
	maximum = 0.0614552 (26 samples)
Accepted packet rate average = 0.0296579 (26 samples)
	minimum = 0.0155918 (26 samples)
	maximum = 0.0614552 (26 samples)
Injected flit rate average = 0.0656742 (26 samples)
	minimum = 0.0337368 (26 samples)
	maximum = 0.159906 (26 samples)
Accepted flit rate average = 0.0656742 (26 samples)
	minimum = 0.0298865 (26 samples)
	maximum = 0.144188 (26 samples)
Injected packet size average = 2.21439 (26 samples)
Accepted packet size average = 2.21439 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 21 sec (321 sec)
gpgpu_simulation_rate = 149567 (inst/sec)
gpgpu_simulation_rate = 2685 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,861924)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,861924)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(423,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 867424  inst.: 48256761 (ipc=44.7) sim_rate=149865 (inst/sec) elapsed = 0:0:05:22 / Sat Jul 28 12:53:03 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5627,861924), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8033,861924), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 7.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 8034
gpu_sim_insn = 314944
gpu_ipc =      39.2014
gpu_tot_sim_cycle = 869958
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      55.5499
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112898
gpu_total_sim_rate=150080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876681
	L1I_total_cache_misses = 6142
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204359, Miss = 61331, Miss_rate = 0.300, Pending_hits = 4118, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201309, Miss = 60054, Miss_rate = 0.298, Pending_hits = 4340, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144248, Miss = 56426, Miss_rate = 0.391, Pending_hits = 4561, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97486, Miss = 40888, Miss_rate = 0.419, Pending_hits = 4307, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145753, Miss = 57038, Miss_rate = 0.391, Pending_hits = 4459, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145774, Miss = 57379, Miss_rate = 0.394, Pending_hits = 4371, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 109439, Miss = 46025, Miss_rate = 0.421, Pending_hits = 5532, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106312, Miss = 44506, Miss_rate = 0.419, Pending_hits = 5384, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 156657, Miss = 62650, Miss_rate = 0.400, Pending_hits = 5354, Reservation_fails = 94318
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2172653
	L1D_total_cache_misses = 784850
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 67151
	L1D_total_cache_reservation_fails = 1719525
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1302161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82668
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1264008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6142
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16276, 16276, 16276, 16276, 16276, 16276, 16276, 16276, 11652, 11652, 11380, 11380, 11380, 11380, 11380, 11380, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2385591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67367
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2385591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3342971	W0_Idle:1111642	W0_Scoreboard:3937465	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538936 {8:67367,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2816 {8:352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9161912 {136:67367,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 47872 {136:352,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 203 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 869957 
mrq_lat_table:23135 	5166 	2946 	2635 	2564 	2186 	1609 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	776167 	33815 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134382 	64589 	125401 	478863 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33977 	25399 	7573 	434 	5 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	424281 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1692 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     53064     53142     48789     53846    111473    114282     49497     54575     53836     53054     48715     38565     53045     49539     53817     53889 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709     53057     53884     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799     48766     54567     54663     53045 
dram[3]:     53045     49569     53833     49485    112990    115312     48844     54562     48730     53031     48715     53816     53112     53057     53817     48777 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742     53817     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829     48786     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.673333  3.606667  3.459120  3.458599  3.629630  3.522936  2.624060  2.643939  2.060811  2.328358  2.518293  2.390805  2.514451  2.528736  3.148148  3.357616 
dram[1]:  3.684564  3.549020  3.361963  3.433962  3.241667  3.245763  2.592592  2.829268  2.096552  2.208633  2.561728  2.485030  2.460227  2.794872  3.166667  3.202532 
dram[2]:  3.609272  3.797203  3.484076  3.558442  3.129032  3.206612  2.713178  2.653846  2.190141  2.266667  2.512195  2.292818  2.591716  2.574850  3.562500  3.322581 
dram[3]:  3.315151  3.532468  3.341463  3.205882  3.293103  3.714286  2.664122  2.514493  2.289855  2.270073  2.530488  2.555556  2.585799  2.700000  3.439189  3.101796 
dram[4]:  3.758621  3.585526  3.248521  3.329268  3.613208  3.577982  2.900000  2.738095  2.180556  2.191489  2.436047  2.487952  2.523256  2.748428  3.254777  3.065089 
dram[5]:  3.687075  3.484076  3.581699  3.393750  3.437500  3.391304  2.700000  2.415493  2.159722  2.137931  2.539394  2.608696  2.405555  2.520000  3.248408  3.229814 
average row locality = 41999/14292 = 2.938637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       371       363       374       367       280       274       253       255       237       242       283       290       329       332       354       353 
dram[1]:       371       365       372       370       276       273       256       254       236       239       285       291       325       328       357       352 
dram[2]:       367       365       371       372       275       276       256       251       239       238       284       291       330       324       357       357 
dram[3]:       369       366       372       371       272       278       255       252       244       241       287       288       329       326       353       360 
dram[4]:       367       366       373       372       273       277       254       253       242       239       290       287       326       330       355       359 
dram[5]:       364       367       372       371       275       278       257       251       240       240       291       290       325       333       356       360 
total reads: 29756
bank skew: 374/236 = 1.58
chip skew: 4970/4950 = 1.00
number of total write accesses:
dram[0]:       180       178       176       176       112       110        96        94        68        70       130       126       106       108       156       154 
dram[1]:       178       178       176       176       113       110        94        94        68        68       130       124       108       108       156       154 
dram[2]:       178       178       176       176       113       112        94        94        72        68       128       124       108       106       156       158 
dram[3]:       178       178       176       174       110       112        94        95        72        70       128       126       108       106       156       158 
dram[4]:       178       179       176       174       110       113        94        92        72        70       129       126       108       107       156       159 
dram[5]:       178       180       176       172       110       112        94        92        71        70       128       130       108       108       154       160 
total reads: 12243
bank skew: 180/68 = 2.65
chip skew: 2043/2035 = 1.00
average mf latency per bank:
dram[0]:        515       570       659       608       397       391       293       308      1532      1317     27856     28105       749       733       595       551
dram[1]:        558       596       583       605       394       414       299       323      1615      1236     27665     27992       824       698       626       542
dram[2]:        499       538       573       677       685       394       301       296      1612      1351     28025     27934       663       732       610       548
dram[3]:        547       525       628       617       413       371       312       498      1670      1609     28447     34481       710       786       606       601
dram[4]:        556       571       623       613       417       370       306       303      1446      1628     24558     28452       796       716       537       557
dram[5]:        549       539       614       650       394       378       290       295      1250      1648     29350     26820       823       716       595       583
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643668 n_act=2379 n_pre=2363 n_req=6997 n_rd=9914 n_write=4080 bw_util=0.04225
n_activity=65230 dram_eff=0.4291
bk0: 742a 655841i bk1: 726a 655491i bk2: 748a 655292i bk3: 734a 655428i bk4: 560a 657491i bk5: 548a 657697i bk6: 506a 658253i bk7: 510a 657836i bk8: 474a 659153i bk9: 484a 658825i bk10: 566a 657275i bk11: 580a 656778i bk12: 658a 656868i bk13: 664a 656268i bk14: 708a 655334i bk15: 706a 655096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643680 n_act=2385 n_pre=2369 n_req=6985 n_rd=9900 n_write=4070 bw_util=0.04218
n_activity=65219 dram_eff=0.4284
bk0: 742a 655834i bk1: 730a 655121i bk2: 744a 655597i bk3: 740a 655231i bk4: 552a 657961i bk5: 546a 657916i bk6: 512a 658107i bk7: 508a 658088i bk8: 472a 659338i bk9: 478a 659061i bk10: 570a 657433i bk11: 582a 657168i bk12: 650a 656783i bk13: 656a 657034i bk14: 714a 655200i bk15: 704a 655556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643700 n_act=2366 n_pre=2350 n_req=6994 n_rd=9906 n_write=4082 bw_util=0.04223
n_activity=65222 dram_eff=0.4289
bk0: 734a 655703i bk1: 730a 655357i bk2: 742a 655756i bk3: 744a 654944i bk4: 550a 657599i bk5: 552a 657546i bk6: 512a 658148i bk7: 502a 657852i bk8: 478a 659184i bk9: 476a 659025i bk10: 568a 657136i bk11: 582a 657075i bk12: 660a 656525i bk13: 648a 656444i bk14: 714a 655402i bk15: 714a 655318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7f6119979df0 :  mf: uid=6864301, sid07:w15, part=3, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (869957), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643637 n_act=2388 n_pre=2372 n_req=7004 n_rd=9925 n_write=4082 bw_util=0.04229
n_activity=65764 dram_eff=0.426
bk0: 737a 655513i bk1: 732a 655539i bk2: 744a 655308i bk3: 742a 655303i bk4: 544a 657943i bk5: 556a 657857i bk6: 510a 658324i bk7: 504a 657818i bk8: 488a 659196i bk9: 482a 659051i bk10: 574a 657313i bk11: 576a 656838i bk12: 658a 656912i bk13: 652a 656823i bk14: 706a 656248i bk15: 720a 655293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643666 n_act=2371 n_pre=2355 n_req=7006 n_rd=9926 n_write=4086 bw_util=0.04231
n_activity=65460 dram_eff=0.4281
bk0: 734a 655878i bk1: 732a 655559i bk2: 746a 655545i bk3: 744a 655313i bk4: 546a 657903i bk5: 554a 657817i bk6: 508a 658220i bk7: 506a 658057i bk8: 484a 658673i bk9: 478a 658560i bk10: 580a 656976i bk11: 574a 656906i bk12: 652a 656442i bk13: 660a 656528i bk14: 710a 655510i bk15: 718a 655103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=662404 n_nop=643586 n_act=2404 n_pre=2388 n_req=7013 n_rd=9940 n_write=4086 bw_util=0.04235
n_activity=65489 dram_eff=0.4283
bk0: 728a 655583i bk1: 734a 655161i bk2: 744a 655710i bk3: 742a 655107i bk4: 550a 657983i bk5: 556a 657764i bk6: 514a 658451i bk7: 502a 658339i bk8: 480a 659137i bk9: 480a 658992i bk10: 582a 656998i bk11: 580a 657151i bk12: 650a 656404i bk13: 666a 656642i bk14: 712a 655690i bk15: 720a 655184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65832, Miss = 2481, Miss_rate = 0.038, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 66380, Miss = 2476, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 65866, Miss = 2478, Miss_rate = 0.038, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 65416, Miss = 2472, Miss_rate = 0.038, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 65244, Miss = 2479, Miss_rate = 0.038, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 64547, Miss = 2474, Miss_rate = 0.038, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 65809, Miss = 2481, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 83138, Miss = 2482, Miss_rate = 0.030, Pending_hits = 539, Reservation_fails = 333
L2_cache_bank[8]: Access = 69918, Miss = 2480, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 65695, Miss = 2483, Miss_rate = 0.038, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 69031, Miss = 2480, Miss_rate = 0.036, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64214, Miss = 2490, Miss_rate = 0.039, Pending_hits = 563, Reservation_fails = 546
L2_total_cache_accesses = 811090
L2_total_cache_misses = 29756
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 6447
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 227
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1082008
icnt_total_pkts_simt_to_mem=1874936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.3583
	minimum = 6
	maximum = 73
Network latency average = 8.95951
	minimum = 6
	maximum = 73
Slowest packet = 1621266
Flit latency average = 7.43657
	minimum = 6
	maximum = 69
Slowest flit = 2954206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00455472
	minimum = 0 (at node 0)
	maximum = 0.0535225 (at node 7)
Accepted packet rate average = 0.00455472
	minimum = 0 (at node 0)
	maximum = 0.0535225 (at node 7)
Injected flit rate average = 0.0136641
	minimum = 0 (at node 0)
	maximum = 0.252676 (at node 7)
Accepted flit rate average= 0.0136641
	minimum = 0 (at node 0)
	maximum = 0.068459 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1468 (27 samples)
	minimum = 6 (27 samples)
	maximum = 98.8519 (27 samples)
Network latency average = 11.6193 (27 samples)
	minimum = 6 (27 samples)
	maximum = 88.5185 (27 samples)
Flit latency average = 10.9652 (27 samples)
	minimum = 6 (27 samples)
	maximum = 84.8889 (27 samples)
Fragmentation average = 0.00143222 (27 samples)
	minimum = 0 (27 samples)
	maximum = 21.7407 (27 samples)
Injected packet rate average = 0.0287282 (27 samples)
	minimum = 0.0150143 (27 samples)
	maximum = 0.0611614 (27 samples)
Accepted packet rate average = 0.0287282 (27 samples)
	minimum = 0.0150143 (27 samples)
	maximum = 0.0611614 (27 samples)
Injected flit rate average = 0.0637479 (27 samples)
	minimum = 0.0324872 (27 samples)
	maximum = 0.163342 (27 samples)
Accepted flit rate average = 0.0637479 (27 samples)
	minimum = 0.0287796 (27 samples)
	maximum = 0.141384 (27 samples)
Injected packet size average = 2.219 (27 samples)
Accepted packet size average = 2.219 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 22 sec (322 sec)
gpgpu_simulation_rate = 150080 (inst/sec)
gpgpu_simulation_rate = 2701 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,869958)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,9,0)
GPGPU-Sim uArch: cycles simulated: 877958  inst.: 48419025 (ipc=11.6) sim_rate=149904 (inst/sec) elapsed = 0:0:05:23 / Sat Jul 28 12:53:04 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 889458  inst.: 48527949 (ipc=10.4) sim_rate=149777 (inst/sec) elapsed = 0:0:05:24 / Sat Jul 28 12:53:05 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 896458  inst.: 48593649 (ipc=10.1) sim_rate=149518 (inst/sec) elapsed = 0:0:05:25 / Sat Jul 28 12:53:06 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 909458  inst.: 48715029 (ipc= 9.8) sim_rate=149432 (inst/sec) elapsed = 0:0:05:26 / Sat Jul 28 12:53:07 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 916458  inst.: 48780309 (ipc= 9.8) sim_rate=149175 (inst/sec) elapsed = 0:0:05:27 / Sat Jul 28 12:53:08 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(15,24,0)
GPGPU-Sim uArch: cycles simulated: 927958  inst.: 48886509 (ipc= 9.7) sim_rate=149044 (inst/sec) elapsed = 0:0:05:28 / Sat Jul 28 12:53:09 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 939458  inst.: 48993169 (ipc= 9.6) sim_rate=148915 (inst/sec) elapsed = 0:0:05:29 / Sat Jul 28 12:53:10 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 952958  inst.: 49116369 (ipc= 9.5) sim_rate=148837 (inst/sec) elapsed = 0:0:05:30 / Sat Jul 28 12:53:11 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(15,20,0)
GPGPU-Sim uArch: cycles simulated: 965958  inst.: 49235489 (ipc= 9.5) sim_rate=148747 (inst/sec) elapsed = 0:0:05:31 / Sat Jul 28 12:53:12 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 978958  inst.: 49354689 (ipc= 9.4) sim_rate=148658 (inst/sec) elapsed = 0:0:05:32 / Sat Jul 28 12:53:13 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 990458  inst.: 49459489 (ipc= 9.4) sim_rate=148526 (inst/sec) elapsed = 0:0:05:33 / Sat Jul 28 12:53:14 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 1002958  inst.: 49573349 (ipc= 9.4) sim_rate=148423 (inst/sec) elapsed = 0:0:05:34 / Sat Jul 28 12:53:15 2018
GPGPU-Sim uArch: cycles simulated: 1013458  inst.: 49671369 (ipc= 9.4) sim_rate=148272 (inst/sec) elapsed = 0:0:05:35 / Sat Jul 28 12:53:16 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(15,16,0)
GPGPU-Sim uArch: cycles simulated: 1019458  inst.: 49727429 (ipc= 9.4) sim_rate=147998 (inst/sec) elapsed = 0:0:05:36 / Sat Jul 28 12:53:17 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 1024458  inst.: 49773989 (ipc= 9.4) sim_rate=147697 (inst/sec) elapsed = 0:0:05:37 / Sat Jul 28 12:53:18 2018
GPGPU-Sim uArch: cycles simulated: 1032958  inst.: 49851529 (ipc= 9.4) sim_rate=147489 (inst/sec) elapsed = 0:0:05:38 / Sat Jul 28 12:53:19 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1039458  inst.: 49913649 (ipc= 9.4) sim_rate=147237 (inst/sec) elapsed = 0:0:05:39 / Sat Jul 28 12:53:20 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1047458  inst.: 49988589 (ipc= 9.4) sim_rate=147025 (inst/sec) elapsed = 0:0:05:40 / Sat Jul 28 12:53:21 2018
GPGPU-Sim uArch: cycles simulated: 1054458  inst.: 50058489 (ipc= 9.4) sim_rate=146799 (inst/sec) elapsed = 0:0:05:41 / Sat Jul 28 12:53:22 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,17,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 1063958  inst.: 50174889 (ipc= 9.5) sim_rate=146710 (inst/sec) elapsed = 0:0:05:42 / Sat Jul 28 12:53:23 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,20,0)
GPGPU-Sim uArch: cycles simulated: 1074458  inst.: 50300989 (ipc= 9.7) sim_rate=146650 (inst/sec) elapsed = 0:0:05:43 / Sat Jul 28 12:53:24 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1084458  inst.: 50422849 (ipc= 9.8) sim_rate=146578 (inst/sec) elapsed = 0:0:05:44 / Sat Jul 28 12:53:25 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(11,20,0)
GPGPU-Sim uArch: cycles simulated: 1092458  inst.: 50508673 (ipc= 9.8) sim_rate=146401 (inst/sec) elapsed = 0:0:05:45 / Sat Jul 28 12:53:26 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 1101958  inst.: 50605953 (ipc= 9.8) sim_rate=146259 (inst/sec) elapsed = 0:0:05:46 / Sat Jul 28 12:53:27 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(19,22,0)
GPGPU-Sim uArch: cycles simulated: 1111958  inst.: 50701429 (ipc= 9.8) sim_rate=146113 (inst/sec) elapsed = 0:0:05:47 / Sat Jul 28 12:53:28 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 1125458  inst.: 50804861 (ipc= 9.7) sim_rate=145990 (inst/sec) elapsed = 0:0:05:48 / Sat Jul 28 12:53:29 2018
GPGPU-Sim uArch: cycles simulated: 1136958  inst.: 50871145 (ipc= 9.5) sim_rate=145762 (inst/sec) elapsed = 0:0:05:49 / Sat Jul 28 12:53:30 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,21,0)
GPGPU-Sim uArch: cycles simulated: 1149958  inst.: 50925789 (ipc= 9.3) sim_rate=145502 (inst/sec) elapsed = 0:0:05:50 / Sat Jul 28 12:53:31 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (286312,869958), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 286313
gpu_sim_insn = 2625004
gpu_ipc =       9.1683
gpu_tot_sim_cycle = 1156271
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      44.0650
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112947
gpu_total_sim_rate=145574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2949340
	L1I_total_cache_misses = 6142
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204359, Miss = 61331, Miss_rate = 0.300, Pending_hits = 4118, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201309, Miss = 60054, Miss_rate = 0.298, Pending_hits = 4340, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144248, Miss = 56426, Miss_rate = 0.391, Pending_hits = 4561, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97486, Miss = 40888, Miss_rate = 0.419, Pending_hits = 4307, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145753, Miss = 57038, Miss_rate = 0.391, Pending_hits = 4459, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145774, Miss = 57379, Miss_rate = 0.394, Pending_hits = 4371, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 109439, Miss = 46025, Miss_rate = 0.421, Pending_hits = 5532, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106312, Miss = 44506, Miss_rate = 0.419, Pending_hits = 5384, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 214006, Miss = 93171, Miss_rate = 0.435, Pending_hits = 14153, Reservation_fails = 234187
	L1D_cache_core[10]: Access = 144622, Miss = 56244, Miss_rate = 0.389, Pending_hits = 4494, Reservation_fails = 126227
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2230002
	L1D_total_cache_misses = 815371
	L1D_total_cache_miss_rate = 0.3656
	L1D_total_cache_pending_hits = 75950
	L1D_total_cache_reservation_fails = 1859394
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1320166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 591121
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1268273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6142
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16276, 16276, 16276, 16276, 16276, 16276, 16276, 16276, 11652, 11652, 11380, 11380, 11380, 11380, 11380, 11380, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 10966, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2539584
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76604
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2539584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3622938	W0_Idle:1128023	W0_Scoreboard:4082849	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 612832 {8:76604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2816 {8:352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10418144 {136:76604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 47872 {136:352,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 202 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 1156270 
mrq_lat_table:23912 	5317 	2951 	2639 	2564 	2186 	1609 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	806427 	34104 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	147385 	71281 	136162 	478956 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39513 	28854 	7817 	436 	5 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	437901 	7692 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2264 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     54674     54567     54734     54709    111473    114282     54593     54575     54586     54604     57552     53154     54654     54563     54642     54636 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709    172580    178793     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799    173512    179866     54663     53045 
dram[3]:     54680     54705     54465     54730    112990    115312     54611     54610     54462     54586     54418     60712     54663     54630     54553     54625 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742    176084     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829    176778     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.705882  3.640523  3.493827  3.484472  3.675676  3.571429  2.683824  2.703704  2.109677  2.413043  2.662791  2.505435  2.573034  2.572222  3.174699  3.380645 
dram[1]:  3.684564  3.549020  3.361963  3.425000  3.241667  3.245763  2.592592  2.829268  2.096552  2.208633  2.717791  2.636905  2.457627  2.789809  3.166667  3.202532 
dram[2]:  3.609272  3.797203  3.474684  3.548387  3.129032  3.206612  2.713178  2.653846  2.190141  2.266667  2.666667  2.434066  2.588235  2.571429  3.562500  3.322581 
dram[3]:  3.351191  3.566879  3.369048  3.235632  3.344538  3.759259  2.723881  2.574468  2.366197  2.354610  2.649425  2.649425  2.628572  2.768293  3.460526  3.141176 
dram[4]:  3.758621  3.585526  3.241176  3.329268  3.613208  3.577982  2.900000  2.738095  2.180556  2.191489  2.583815  2.652695  2.520231  2.748428  3.254777  3.065089 
dram[5]:  3.687075  3.484076  3.571429  3.393750  3.437500  3.391304  2.700000  2.415493  2.159722  2.137931  2.692771  2.777778  2.403315  2.520000  3.248408  3.229814 
average row locality = 42936/14457 = 2.969911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       387       379       390       385       296       290       269       271       257       263       328       334       352       355       371       370 
dram[1]:       371       365       372       372       276       273       256       254       236       239       313       319       327       330       357       352 
dram[2]:       367       365       373       374       275       276       256       251       239       238       312       319       332       326       357       357 
dram[3]:       385       382       390       389       288       294       271       268       264       262       332       334       352       348       370       376 
dram[4]:       367       366       375       372       273       277       254       253       242       239       318       317       328       330       355       359 
dram[5]:       364       367       374       371       275       278       257       251       240       240       319       320       327       333       356       360 
total reads: 30688
bank skew: 390/236 = 1.65
chip skew: 5305/5012 = 1.06
number of total write accesses:
dram[0]:       180       178       176       176       112       110        96        94        70        70       130       127       106       108       156       154 
dram[1]:       178       178       176       176       113       110        94        94        68        68       130       124       108       108       156       154 
dram[2]:       178       178       176       176       113       112        94        94        72        68       128       124       108       106       156       158 
dram[3]:       178       178       176       174       110       112        94        95        72        70       129       127       108       106       156       158 
dram[4]:       178       179       176       174       110       113        94        92        72        70       129       126       108       107       156       159 
dram[5]:       178       180       176       172       110       112        94        92        71        70       128       130       108       108       154       160 
total reads: 12248
bank skew: 180/68 = 2.65
chip skew: 2043/2035 = 1.00
average mf latency per bank:
dram[0]:        548       604       689      1497       449       443       352       370      1524      1329     25284     25533       798       775       632       587
dram[1]:        558       596       583      1390       394       414       299       323      1615      1236     26021     26324       827       700       626       542
dram[2]:        499       538      1402      1448       685       394       301       296      1612      1351     26346     26274       666       735       610       548
dram[3]:        582       560      1513      1101       464       422       374       551      1660      1605     25780     31138       753       831       640       635
dram[4]:        556       571      1344       613       417       370       306       303      1446      1628     23118     26632       799       716       537       557
dram[5]:        549       539      1481       650       394       378       290       295      1250      1648     27613     25135       825       716       595       583
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=860843 n_act=2452 n_pre=2436 n_req=7340 n_rd=10594 n_write=4086 bw_util=0.03335
n_activity=68393 dram_eff=0.4293
bk0: 774a 873753i bk1: 758a 873409i bk2: 780a 873211i bk3: 770a 873335i bk4: 592a 875417i bk5: 580a 875625i bk6: 538a 876182i bk7: 542a 875766i bk8: 514a 877029i bk9: 526a 876714i bk10: 656a 875016i bk11: 668a 874514i bk12: 704a 874729i bk13: 710a 874123i bk14: 742a 873224i bk15: 740a 872994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0999068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=861553 n_act=2390 n_pre=2374 n_req=7047 n_rd=10024 n_write=4070 bw_util=0.03202
n_activity=65750 dram_eff=0.4287
bk0: 742a 873841i bk1: 730a 873128i bk2: 744a 873605i bk3: 744a 873223i bk4: 552a 875967i bk5: 546a 875922i bk6: 512a 876114i bk7: 508a 876095i bk8: 472a 877346i bk9: 478a 877069i bk10: 626a 875321i bk11: 638a 875055i bk12: 654a 874774i bk13: 660a 875025i bk14: 714a 873205i bk15: 704a 873562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0917447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=861567 n_act=2372 n_pre=2356 n_req=7058 n_rd=10034 n_write=4082 bw_util=0.03207
n_activity=65772 dram_eff=0.4292
bk0: 734a 873709i bk1: 730a 873363i bk2: 746a 873746i bk3: 748a 872934i bk4: 550a 875605i bk5: 552a 875553i bk6: 512a 876156i bk7: 502a 875860i bk8: 478a 877193i bk9: 476a 877034i bk10: 624a 875025i bk11: 638a 874963i bk12: 664a 874515i bk13: 652a 874434i bk14: 714a 873406i bk15: 714a 873323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0977918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=860809 n_act=2461 n_pre=2445 n_req=7348 n_rd=10610 n_write=4086 bw_util=0.03338
n_activity=68873 dram_eff=0.4268
bk0: 770a 873425i bk1: 764a 873446i bk2: 780a 873206i bk3: 778a 873204i bk4: 576a 875861i bk5: 588a 875777i bk6: 542a 876246i bk7: 536a 875742i bk8: 528a 877100i bk9: 524a 876943i bk10: 664a 875042i bk11: 668a 874539i bk12: 704a 874760i bk13: 696a 874696i bk14: 740a 874140i bk15: 752a 873199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0926249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=861541 n_act=2375 n_pre=2359 n_req=7068 n_rd=10050 n_write=4086 bw_util=0.03211
n_activity=65982 dram_eff=0.4285
bk0: 734a 873884i bk1: 732a 873565i bk2: 750a 873533i bk3: 744a 873319i bk4: 546a 875909i bk5: 554a 875824i bk6: 508a 876227i bk7: 506a 876065i bk8: 484a 876682i bk9: 478a 876569i bk10: 636a 874865i bk11: 634a 874787i bk12: 656a 874433i bk13: 660a 874533i bk14: 710a 873516i bk15: 718a 873109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0984358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=880411 n_nop=861461 n_act=2408 n_pre=2392 n_req=7075 n_rd=10064 n_write=4086 bw_util=0.03214
n_activity=66013 dram_eff=0.4287
bk0: 728a 873589i bk1: 734a 873167i bk2: 748a 873700i bk3: 742a 873113i bk4: 550a 875989i bk5: 556a 875771i bk6: 514a 876459i bk7: 502a 876348i bk8: 480a 877147i bk9: 480a 877002i bk10: 638a 874888i bk11: 640a 875031i bk12: 654a 874394i bk13: 666a 874646i bk14: 712a 873695i bk15: 720a 873189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0923148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67554, Miss = 2650, Miss_rate = 0.039, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 70994, Miss = 2647, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 66162, Miss = 2508, Miss_rate = 0.038, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 68589, Miss = 2504, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 68420, Miss = 2511, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 67729, Miss = 2506, Miss_rate = 0.037, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 70418, Miss = 2652, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 86581, Miss = 2653, Miss_rate = 0.031, Pending_hits = 539, Reservation_fails = 333
L2_cache_bank[8]: Access = 72509, Miss = 2512, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 65981, Miss = 2513, Miss_rate = 0.038, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 72206, Miss = 2512, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64496, Miss = 2520, Miss_rate = 0.039, Pending_hits = 563, Reservation_fails = 546
L2_total_cache_accesses = 841639
L2_total_cache_misses = 30688
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6447
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 227
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1149505
icnt_total_pkts_simt_to_mem=1956173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.2262
	minimum = 6
	maximum = 67
Network latency average = 10.0683
	minimum = 6
	maximum = 62
Slowest packet = 1657166
Flit latency average = 9.06672
	minimum = 6
	maximum = 62
Slowest flit = 3080463
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00790355
	minimum = 0 (at node 0)
	maximum = 0.106698 (at node 9)
Accepted packet rate average = 0.00790355
	minimum = 0 (at node 0)
	maximum = 0.106698 (at node 9)
Injected flit rate average = 0.01924
	minimum = 0 (at node 0)
	maximum = 0.283735 (at node 9)
Accepted flit rate average= 0.01924
	minimum = 0 (at node 0)
	maximum = 0.235745 (at node 9)
Injected packet length average = 2.43435
Accepted packet length average = 2.43435
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0782 (28 samples)
	minimum = 6 (28 samples)
	maximum = 97.7143 (28 samples)
Network latency average = 11.5639 (28 samples)
	minimum = 6 (28 samples)
	maximum = 87.5714 (28 samples)
Flit latency average = 10.8974 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.0714 (28 samples)
Fragmentation average = 0.00138107 (28 samples)
	minimum = 0 (28 samples)
	maximum = 20.9643 (28 samples)
Injected packet rate average = 0.0279844 (28 samples)
	minimum = 0.0144781 (28 samples)
	maximum = 0.0627877 (28 samples)
Accepted packet rate average = 0.0279844 (28 samples)
	minimum = 0.0144781 (28 samples)
	maximum = 0.0627877 (28 samples)
Injected flit rate average = 0.0621583 (28 samples)
	minimum = 0.031327 (28 samples)
	maximum = 0.167642 (28 samples)
Accepted flit rate average = 0.0621583 (28 samples)
	minimum = 0.0277518 (28 samples)
	maximum = 0.144754 (28 samples)
Injected packet size average = 2.22118 (28 samples)
Accepted packet size average = 2.22118 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 145574 (inst/sec)
gpgpu_simulation_rate = 3303 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1156271)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1156271)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(13,0,0) tid=(31,7,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(8,0,0) tid=(17,13,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (402,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(403,1156271)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (407,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(408,1156271)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (409,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (409,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(410,1156271)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (413,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (415,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (420,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (420,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (421,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (422,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (426,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (429,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (430,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1156771  inst.: 51291066 (ipc=680.0) sim_rate=145713 (inst/sec) elapsed = 0:0:05:52 / Sat Jul 28 12:53:33 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (816,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (821,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (831,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 1161771  inst.: 51405569 (ipc=82.6) sim_rate=145624 (inst/sec) elapsed = 0:0:05:53 / Sat Jul 28 12:53:34 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(23,27,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13397,1156271), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13398
gpu_sim_insn = 548672
gpu_ipc =      40.9518
gpu_tot_sim_cycle = 1169669
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      44.0293
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112947
gpu_total_sim_rate=145891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959817
	L1I_total_cache_misses = 6155
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204359, Miss = 61331, Miss_rate = 0.300, Pending_hits = 4118, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201309, Miss = 60054, Miss_rate = 0.298, Pending_hits = 4340, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144248, Miss = 56426, Miss_rate = 0.391, Pending_hits = 4561, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97486, Miss = 40888, Miss_rate = 0.419, Pending_hits = 4307, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145753, Miss = 57038, Miss_rate = 0.391, Pending_hits = 4459, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145774, Miss = 57379, Miss_rate = 0.394, Pending_hits = 4371, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 109439, Miss = 46025, Miss_rate = 0.421, Pending_hits = 5532, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106312, Miss = 44506, Miss_rate = 0.419, Pending_hits = 5384, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 214006, Miss = 93171, Miss_rate = 0.435, Pending_hits = 14153, Reservation_fails = 234187
	L1D_cache_core[10]: Access = 156678, Miss = 57397, Miss_rate = 0.366, Pending_hits = 4625, Reservation_fails = 126452
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89708, Miss = 35965, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2242058
	L1D_total_cache_misses = 816524
	L1D_total_cache_miss_rate = 0.3642
	L1D_total_cache_pending_hits = 76081
	L1D_total_cache_reservation_fails = 1859619
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 591346
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1268273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6155
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16297, 16297, 16297, 16297, 16297, 16297, 16297, 16297, 11673, 11673, 11401, 11401, 11401, 11401, 11401, 11401, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 10987, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2549913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76682
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2549913
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3637284	W0_Idle:1133374	W0_Scoreboard:4085506	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 613456 {8:76682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2824 {8:353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10428752 {136:76682,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 48008 {136:353,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 202 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 1169668 
mrq_lat_table:23946 	5326 	2952 	2650 	2567 	2186 	1609 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807606 	34123 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	148096 	71701 	136230 	478956 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39556 	28865 	7826 	449 	7 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	437901 	8812 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2289 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     54674     54567     54734     54709    111473    114282     54593     54575     54586     54604     57552     53154     54654     54563     54642     54636 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709    172580    178793     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799    173512    179866     54663     53045 
dram[3]:     54680     54705     54465     54730    112990    115312     54611     54610     54462     54586     54418     60712     54663     54630     54553     54625 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742    176084     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829    176778     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.705882  3.640523  3.493827  3.484472  3.675676  3.571429  2.678832  2.698529  2.108974  2.413043  2.662791  2.505435  2.569832  2.563536  3.174699  3.380645 
dram[1]:  3.684564  3.549020  3.361963  3.425000  3.241667  3.245763  2.588235  2.822581  2.095891  2.208633  2.717791  2.636905  2.468927  2.802548  3.166667  3.202532 
dram[2]:  3.609272  3.797203  3.474684  3.548387  3.129032  3.206612  2.707692  2.648855  2.188811  2.266667  2.666667  2.434066  2.600000  2.583333  3.562500  3.322581 
dram[3]:  3.351191  3.566879  3.369048  3.235632  3.344538  3.759259  2.718518  2.570423  2.363636  2.345070  2.649425  2.649425  2.619318  2.763636  3.460526  3.141176 
dram[4]:  3.758621  3.585526  3.241176  3.329268  3.613208  3.577982  2.892562  2.732283  2.179310  2.190141  2.583815  2.652695  2.520231  2.743750  3.254777  3.065089 
dram[5]:  3.687075  3.484076  3.571429  3.393750  3.437500  3.379310  2.694656  2.405594  2.159722  2.136986  2.692771  2.777778  2.403315  2.517045  3.248408  3.229814 
average row locality = 42994/14484 = 2.968379
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       387       379       390       385       296       290       271       273       259       263       328       334       354       356       371       370 
dram[1]:       371       365       372       372       276       273       258       256       238       239       313       319       329       332       357       352 
dram[2]:       367       365       373       374       275       276       258       253       241       238       312       319       334       328       357       357 
dram[3]:       385       382       390       389       288       294       273       270       266       263       332       334       353       350       370       376 
dram[4]:       367       366       375       372       273       277       256       255       244       241       318       317       328       332       355       359 
dram[5]:       364       367       374       371       275       280       259       252       240       242       319       320       327       335       356       360 
total reads: 30746
bank skew: 390/238 = 1.64
chip skew: 5315/5022 = 1.06
number of total write accesses:
dram[0]:       180       178       176       176       112       110        96        94        70        70       130       127       106       108       156       154 
dram[1]:       178       178       176       176       113       110        94        94        68        68       130       124       108       108       156       154 
dram[2]:       178       178       176       176       113       112        94        94        72        68       128       124       108       106       156       158 
dram[3]:       178       178       176       174       110       112        94        95        72        70       129       127       108       106       156       158 
dram[4]:       178       179       176       174       110       113        94        92        72        70       129       126       108       107       156       159 
dram[5]:       178       180       176       172       110       112        94        92        71        70       128       130       108       108       154       160 
total reads: 12248
bank skew: 180/68 = 2.65
chip skew: 2043/2035 = 1.00
average mf latency per bank:
dram[0]:        548       604       689      1497       449       443       392       410      1516      1329     25284     25533       796       774       632       587
dram[1]:        558       596       583      1390       394       414       332       365      1607      1236     26021     26324       824       698       626       542
dram[2]:        499       538      1402      1448       685       394       343       330      1604      1351     26346     26274       664       732       610       548
dram[3]:        582       560      1513      1101       464       422       405       591      1652      1601     25780     31138       752       828       640       635
dram[4]:        556       571      1344       613       417       370       348       337      1439      1620     23118     26632       799       714       537       557
dram[5]:        549       539      1481       650       394       408       324       312      1250      1639     27613     25135       825       714       595       583
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=871016 n_act=2457 n_pre=2441 n_req=7349 n_rd=10612 n_write=4086 bw_util=0.03301
n_activity=68491 dram_eff=0.4292
bk0: 774a 883954i bk1: 758a 883610i bk2: 780a 883412i bk3: 770a 883538i bk4: 592a 885620i bk5: 580a 885829i bk6: 542a 886368i bk7: 546a 885952i bk8: 518a 887211i bk9: 526a 886913i bk10: 656a 885216i bk11: 668a 884715i bk12: 708a 884914i bk13: 712a 884309i bk14: 742a 883422i bk15: 740a 883193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0987849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=871728 n_act=2393 n_pre=2377 n_req=7057 n_rd=10044 n_write=4070 bw_util=0.0317
n_activity=65836 dram_eff=0.4288
bk0: 742a 884043i bk1: 730a 883330i bk2: 744a 883807i bk3: 744a 883425i bk4: 552a 886169i bk5: 546a 886125i bk6: 516a 886296i bk7: 512a 886281i bk8: 476a 887528i bk9: 478a 887267i bk10: 626a 885519i bk11: 638a 885255i bk12: 658a 884966i bk13: 664a 885212i bk14: 714a 883406i bk15: 704a 883763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0907219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=871742 n_act=2375 n_pre=2359 n_req=7068 n_rd=10054 n_write=4082 bw_util=0.03174
n_activity=65863 dram_eff=0.4293
bk0: 734a 883911i bk1: 730a 883565i bk2: 746a 883948i bk3: 748a 883136i bk4: 550a 885808i bk5: 552a 885756i bk6: 516a 886339i bk7: 506a 886043i bk8: 482a 887375i bk9: 476a 887232i bk10: 624a 885224i bk11: 638a 885162i bk12: 668a 884707i bk13: 656a 884625i bk14: 714a 883607i bk15: 714a 883524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0967054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=870978 n_act=2467 n_pre=2451 n_req=7358 n_rd=10630 n_write=4086 bw_util=0.03305
n_activity=68973 dram_eff=0.4267
bk0: 770a 883626i bk1: 764a 883647i bk2: 780a 883407i bk3: 778a 883406i bk4: 576a 886065i bk5: 588a 885981i bk6: 546a 886434i bk7: 540a 885926i bk8: 532a 887282i bk9: 526a 887130i bk10: 664a 885241i bk11: 668a 884739i bk12: 706a 884949i bk13: 700a 884879i bk14: 740a 884337i bk15: 752a 883398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0915865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=871712 n_act=2380 n_pre=2364 n_req=7078 n_rd=10070 n_write=4086 bw_util=0.03179
n_activity=66080 dram_eff=0.4285
bk0: 734a 884087i bk1: 732a 883768i bk2: 750a 883736i bk3: 744a 883522i bk4: 546a 886112i bk5: 554a 886027i bk6: 512a 886414i bk7: 510a 886250i bk8: 488a 886861i bk9: 482a 886749i bk10: 636a 885063i bk11: 634a 884986i bk12: 656a 884632i bk13: 664a 884717i bk14: 710a 883714i bk15: 718a 883310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0973353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=890612 n_nop=871634 n_act=2413 n_pre=2397 n_req=7084 n_rd=10082 n_write=4086 bw_util=0.03182
n_activity=66102 dram_eff=0.4287
bk0: 728a 883790i bk1: 734a 883369i bk2: 748a 883903i bk3: 742a 883316i bk4: 550a 886193i bk5: 560a 885957i bk6: 518a 886642i bk7: 504a 886536i bk8: 480a 887347i bk9: 484a 887184i bk10: 638a 885086i bk11: 640a 885229i bk12: 654a 884594i bk13: 670a 884825i bk14: 712a 883894i bk15: 720a 883390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0912889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67660, Miss = 2656, Miss_rate = 0.039, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 71101, Miss = 2650, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 66248, Miss = 2514, Miss_rate = 0.038, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 68695, Miss = 2508, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 68526, Miss = 2517, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 67815, Miss = 2510, Miss_rate = 0.037, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 70504, Miss = 2657, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 86690, Miss = 2658, Miss_rate = 0.031, Pending_hits = 539, Reservation_fails = 333
L2_cache_bank[8]: Access = 72615, Miss = 2516, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 66069, Miss = 2519, Miss_rate = 0.038, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 72290, Miss = 2514, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64625, Miss = 2527, Miss_rate = 0.039, Pending_hits = 563, Reservation_fails = 546
L2_total_cache_accesses = 842838
L2_total_cache_misses = 30746
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6447
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1151020
icnt_total_pkts_simt_to_mem=1960252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3862
	minimum = 6
	maximum = 136
Network latency average = 8.99374
	minimum = 6
	maximum = 112
Slowest packet = 1683333
Flit latency average = 8.57508
	minimum = 6
	maximum = 108
Slowest flit = 3105817
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00662896
	minimum = 0 (at node 0)
	maximum = 0.089491 (at node 10)
Accepted packet rate average = 0.00662896
	minimum = 0 (at node 0)
	maximum = 0.089491 (at node 10)
Injected flit rate average = 0.0154639
	minimum = 0 (at node 0)
	maximum = 0.304448 (at node 10)
Accepted flit rate average= 0.0154639
	minimum = 0 (at node 0)
	maximum = 0.113077 (at node 10)
Injected packet length average = 2.33278
Accepted packet length average = 2.33278
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9509 (29 samples)
	minimum = 6 (29 samples)
	maximum = 99.0345 (29 samples)
Network latency average = 11.4753 (29 samples)
	minimum = 6 (29 samples)
	maximum = 88.4138 (29 samples)
Flit latency average = 10.8173 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.8966 (29 samples)
Fragmentation average = 0.00133345 (29 samples)
	minimum = 0 (29 samples)
	maximum = 20.2414 (29 samples)
Injected packet rate average = 0.027248 (29 samples)
	minimum = 0.0139789 (29 samples)
	maximum = 0.0637085 (29 samples)
Accepted packet rate average = 0.027248 (29 samples)
	minimum = 0.0139789 (29 samples)
	maximum = 0.0637085 (29 samples)
Injected flit rate average = 0.0605482 (29 samples)
	minimum = 0.0302467 (29 samples)
	maximum = 0.172359 (29 samples)
Accepted flit rate average = 0.0605482 (29 samples)
	minimum = 0.0267948 (29 samples)
	maximum = 0.143661 (29 samples)
Injected packet size average = 2.22211 (29 samples)
Accepted packet size average = 2.22211 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 145891 (inst/sec)
gpgpu_simulation_rate = 3313 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1169669)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1169669)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (167,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (200,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (200,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (202,1169669), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (426,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (432,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (449,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (457,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 1170169  inst.: 51613145 (ipc=226.9) sim_rate=145799 (inst/sec) elapsed = 0:0:05:54 / Sat Jul 28 12:53:35 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (553,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (612,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (617,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (623,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (626,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (629,1169669), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (632,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (638,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (644,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (789,1169669), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 13.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 790
gpu_sim_insn = 118240
gpu_ipc =     149.6709
gpu_tot_sim_cycle = 1170459
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      44.1006
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14586
gpu_stall_icnt2sh    = 112961
gpu_total_sim_rate=145813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962597
	L1I_total_cache_misses = 6715
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201222, Miss = 60220, Miss_rate = 0.299, Pending_hits = 4224, Reservation_fails = 102454
	L1D_cache_core[1]: Access = 204359, Miss = 61331, Miss_rate = 0.300, Pending_hits = 4118, Reservation_fails = 133704
	L1D_cache_core[2]: Access = 201309, Miss = 60054, Miss_rate = 0.298, Pending_hits = 4340, Reservation_fails = 130187
	L1D_cache_core[3]: Access = 144248, Miss = 56426, Miss_rate = 0.391, Pending_hits = 4561, Reservation_fails = 125982
	L1D_cache_core[4]: Access = 97486, Miss = 40888, Miss_rate = 0.419, Pending_hits = 4307, Reservation_fails = 104352
	L1D_cache_core[5]: Access = 145753, Miss = 57038, Miss_rate = 0.391, Pending_hits = 4459, Reservation_fails = 134307
	L1D_cache_core[6]: Access = 145774, Miss = 57379, Miss_rate = 0.394, Pending_hits = 4371, Reservation_fails = 126668
	L1D_cache_core[7]: Access = 109439, Miss = 46025, Miss_rate = 0.421, Pending_hits = 5532, Reservation_fails = 119689
	L1D_cache_core[8]: Access = 106312, Miss = 44506, Miss_rate = 0.419, Pending_hits = 5384, Reservation_fails = 124485
	L1D_cache_core[9]: Access = 214006, Miss = 93171, Miss_rate = 0.435, Pending_hits = 14153, Reservation_fails = 234187
	L1D_cache_core[10]: Access = 156678, Miss = 57397, Miss_rate = 0.366, Pending_hits = 4625, Reservation_fails = 126452
	L1D_cache_core[11]: Access = 144302, Miss = 55310, Miss_rate = 0.383, Pending_hits = 5065, Reservation_fails = 132186
	L1D_cache_core[12]: Access = 88404, Miss = 35259, Miss_rate = 0.399, Pending_hits = 3474, Reservation_fails = 78963
	L1D_cache_core[13]: Access = 89749, Miss = 35986, Miss_rate = 0.401, Pending_hits = 3532, Reservation_fails = 69711
	L1D_cache_core[14]: Access = 193058, Miss = 55555, Miss_rate = 0.288, Pending_hits = 3936, Reservation_fails = 116292
	L1D_total_cache_accesses = 2242099
	L1D_total_cache_misses = 816545
	L1D_total_cache_miss_rate = 0.3642
	L1D_total_cache_pending_hits = 76081
	L1D_total_cache_reservation_fails = 1859619
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 591346
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1268273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6715
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16307, 16307, 16307, 16307, 16307, 16307, 16307, 16307, 11683, 11683, 11411, 11411, 11411, 11411, 11411, 11411, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 10997, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2549951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76703
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2549951
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3637478	W0_Idle:1140724	W0_Scoreboard:4086392	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 613624 {8:76703,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2992 {8:374,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10431608 {136:76703,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 50864 {136:374,}
maxmrqlatency = 417 
maxdqlatency = 0 
maxmflatency = 791 
averagemflatency = 202 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 1170458 
mrq_lat_table:23955 	5327 	2952 	2654 	2567 	2192 	1609 	1641 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807637 	34133 	756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	148124 	71726 	136239 	478956 	7686 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39559 	28873 	7836 	449 	7 	0 	0 	0 	148 	299 	7547 	22789 	30883 	108983 	123600 	24820 	437901 	8832 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2291 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     54674     54567     54734     54709    111473    114282     54593     54575     54586     54604     57552     53154     54654     54563     54642     54636 
dram[1]:     49569     54573     48732     48740    111757    114698     53080     49637     53805     48719     47937     48709    172580    178793     48774     53818 
dram[2]:     53791     48820     53073     48732    112589    115000     53049     49490     53828     53836     48743     53799    173512    179866     54663     53045 
dram[3]:     54680     54705     54465     54730    112990    115312     54611     54610     54462     54586     54418     60712     54663     54630     54553     54625 
dram[4]:     48815     54564     48790     53071    113468    115560     49490     53791     53827     53056     48715     48742    176084     49538     53826     53886 
dram[5]:     49569     53800     49478     53061    113744    116086     53081     49626     53806     48729     53826     37829    176778     53798     48773     53045 
average row accesses per activate:
dram[0]:  3.705882  3.640523  3.493827  3.484472  3.675676  3.571429  2.678832  2.698529  2.108974  2.413043  2.662791  2.505435  2.569832  2.563536  3.174699  3.380645 
dram[1]:  3.684564  3.549020  3.361963  3.425000  3.241667  3.245763  2.588235  2.822581  2.095891  2.208633  2.717791  2.636905  2.468927  2.802548  3.166667  3.202532 
dram[2]:  3.609272  3.797203  3.474684  3.548387  3.129032  3.206612  2.707692  2.648855  2.216783  2.286765  2.672727  2.434066  2.600000  2.583333  3.562500  3.322581 
dram[3]:  3.351191  3.566879  3.369048  3.235632  3.344538  3.759259  2.718518  2.570423  2.363636  2.345070  2.649425  2.649425  2.619318  2.763636  3.460526  3.141176 
dram[4]:  3.758621  3.585526  3.241176  3.329268  3.613208  3.577982  2.892562  2.732283  2.179310  2.190141  2.583815  2.652695  2.520231  2.743750  3.254777  3.065089 
dram[5]:  3.687075  3.484076  3.571429  3.393750  3.437500  3.379310  2.694656  2.405594  2.179310  2.164384  2.692771  2.783951  2.403315  2.517045  3.248408  3.229814 
average row locality = 43014/14486 = 2.969350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       387       379       390       385       296       290       271       273       259       263       328       334       354       356       371       370 
dram[1]:       371       365       372       372       276       273       258       256       238       239       313       319       329       332       357       352 
dram[2]:       367       365       373       374       275       276       258       253       245       243       313       319       334       328       357       357 
dram[3]:       385       382       390       389       288       294       273       270       266       263       332       334       353       350       370       376 
dram[4]:       367       366       375       372       273       277       256       255       244       241       318       317       328       332       355       359 
dram[5]:       364       367       374       371       275       280       259       252       245       246       319       321       327       335       356       360 
total reads: 30766
bank skew: 390/238 = 1.64
chip skew: 5315/5022 = 1.06
number of total write accesses:
dram[0]:       180       178       176       176       112       110        96        94        70        70       130       127       106       108       156       154 
dram[1]:       178       178       176       176       113       110        94        94        68        68       130       124       108       108       156       154 
dram[2]:       178       178       176       176       113       112        94        94        72        68       128       124       108       106       156       158 
dram[3]:       178       178       176       174       110       112        94        95        72        70       129       127       108       106       156       158 
dram[4]:       178       179       176       174       110       113        94        92        72        70       129       126       108       107       156       159 
dram[5]:       178       180       176       172       110       112        94        92        71        70       128       130       108       108       154       160 
total reads: 12248
bank skew: 180/68 = 2.65
chip skew: 2043/2035 = 1.00
average mf latency per bank:
dram[0]:        548       604       689      1497       449       443       392       410      1516      1329     25284     25533       796       774       632       587
dram[1]:        558       596       583      1390       394       414       332       365      1607      1236     26021     26324       824       698       626       542
dram[2]:        499       538      1402      1448       685       394       343       330      1589      1337     26287     26274       664       732       610       548
dram[3]:        582       560      1513      1101       464       422       405       591      1652      1602     25780     31138       752       828       640       635
dram[4]:        556       571      1344       613       417       370       348       337      1439      1620     23118     26632       799       714       537       557
dram[5]:        549       539      1481       650       394       408       324       312      1237      1624     27613     25080       825       714       595       583
maximum mf latency per bank:
dram[0]:        566       521       769       622       502       419       680       556       387       385       592       593       670       677       618       628
dram[1]:        569       597       749       605       386       454       615       475       424       642       613       564       657       618       757       554
dram[2]:        534       564       681       678       465       432       488       620       406       645       664       559       666       626       696       637
dram[3]:        533       558       599       791       475       486       599       538       475       592       526       581       620       739       657       583
dram[4]:        577       555       644       690       424       584       582       679       654       586       540       580       625       631       628       771
dram[5]:        543       626       629       686       393       451       590       451       420       636       587       724       552       682       559       633

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=871617 n_act=2457 n_pre=2441 n_req=7349 n_rd=10612 n_write=4086 bw_util=0.03298
n_activity=68491 dram_eff=0.4292
bk0: 774a 884555i bk1: 758a 884211i bk2: 780a 884013i bk3: 770a 884139i bk4: 592a 886221i bk5: 580a 886430i bk6: 542a 886969i bk7: 546a 886553i bk8: 518a 887812i bk9: 526a 887514i bk10: 656a 885817i bk11: 668a 885316i bk12: 708a 885515i bk13: 712a 884910i bk14: 742a 884023i bk15: 740a 883794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0987183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=872329 n_act=2393 n_pre=2377 n_req=7057 n_rd=10044 n_write=4070 bw_util=0.03167
n_activity=65836 dram_eff=0.4288
bk0: 742a 884644i bk1: 730a 883931i bk2: 744a 884408i bk3: 744a 884026i bk4: 552a 886770i bk5: 546a 886726i bk6: 516a 886897i bk7: 512a 886882i bk8: 476a 888129i bk9: 478a 887868i bk10: 626a 886120i bk11: 638a 885856i bk12: 658a 885567i bk13: 664a 885813i bk14: 714a 884007i bk15: 704a 884364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0906607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=872321 n_act=2376 n_pre=2360 n_req=7078 n_rd=10074 n_write=4082 bw_util=0.03177
n_activity=65926 dram_eff=0.4295
bk0: 734a 884512i bk1: 730a 884166i bk2: 746a 884549i bk3: 748a 883737i bk4: 550a 886409i bk5: 552a 886357i bk6: 516a 886940i bk7: 506a 886645i bk8: 490a 887958i bk9: 486a 887777i bk10: 626a 885820i bk11: 638a 885762i bk12: 668a 885307i bk13: 656a 885226i bk14: 714a 884208i bk15: 714a 884125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0967546
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=871579 n_act=2467 n_pre=2451 n_req=7358 n_rd=10630 n_write=4086 bw_util=0.03302
n_activity=68973 dram_eff=0.4267
bk0: 770a 884227i bk1: 764a 884248i bk2: 780a 884008i bk3: 778a 884007i bk4: 576a 886666i bk5: 588a 886582i bk6: 546a 887035i bk7: 540a 886527i bk8: 532a 887883i bk9: 526a 887731i bk10: 664a 885842i bk11: 668a 885340i bk12: 706a 885550i bk13: 700a 885480i bk14: 740a 884938i bk15: 752a 883999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0915247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=872313 n_act=2380 n_pre=2364 n_req=7078 n_rd=10070 n_write=4086 bw_util=0.03177
n_activity=66080 dram_eff=0.4285
bk0: 734a 884688i bk1: 732a 884369i bk2: 750a 884337i bk3: 744a 884123i bk4: 546a 886713i bk5: 554a 886628i bk6: 512a 887015i bk7: 510a 886851i bk8: 488a 887462i bk9: 482a 887350i bk10: 636a 885664i bk11: 634a 885587i bk12: 656a 885233i bk13: 664a 885318i bk14: 710a 884315i bk15: 718a 883911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0972697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=891213 n_nop=872213 n_act=2414 n_pre=2398 n_req=7094 n_rd=10102 n_write=4086 bw_util=0.03184
n_activity=66165 dram_eff=0.4289
bk0: 728a 884391i bk1: 734a 883970i bk2: 748a 884504i bk3: 742a 883917i bk4: 550a 886794i bk5: 560a 886558i bk6: 518a 887243i bk7: 504a 887137i bk8: 490a 887910i bk9: 492a 887733i bk10: 638a 885687i bk11: 642a 885826i bk12: 654a 885195i bk13: 670a 885426i bk14: 712a 884495i bk15: 720a 883991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0913283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67668, Miss = 2656, Miss_rate = 0.039, Pending_hits = 528, Reservation_fails = 469
L2_cache_bank[1]: Access = 71101, Miss = 2650, Miss_rate = 0.037, Pending_hits = 532, Reservation_fails = 394
L2_cache_bank[2]: Access = 66261, Miss = 2514, Miss_rate = 0.038, Pending_hits = 535, Reservation_fails = 222
L2_cache_bank[3]: Access = 68695, Miss = 2508, Miss_rate = 0.037, Pending_hits = 549, Reservation_fails = 388
L2_cache_bank[4]: Access = 68536, Miss = 2522, Miss_rate = 0.037, Pending_hits = 535, Reservation_fails = 182
L2_cache_bank[5]: Access = 67825, Miss = 2515, Miss_rate = 0.037, Pending_hits = 552, Reservation_fails = 393
L2_cache_bank[6]: Access = 70504, Miss = 2657, Miss_rate = 0.038, Pending_hits = 512, Reservation_fails = 43
L2_cache_bank[7]: Access = 86691, Miss = 2658, Miss_rate = 0.031, Pending_hits = 539, Reservation_fails = 333
L2_cache_bank[8]: Access = 72615, Miss = 2516, Miss_rate = 0.035, Pending_hits = 528, Reservation_fails = 132
L2_cache_bank[9]: Access = 66069, Miss = 2519, Miss_rate = 0.038, Pending_hits = 549, Reservation_fails = 404
L2_cache_bank[10]: Access = 72300, Miss = 2519, Miss_rate = 0.035, Pending_hits = 525, Reservation_fails = 210
L2_cache_bank[11]: Access = 64635, Miss = 2532, Miss_rate = 0.039, Pending_hits = 563, Reservation_fails = 546
L2_total_cache_accesses = 842900
L2_total_cache_misses = 30766
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 6447
L2_total_cache_reservation_fails = 3716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 249
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1151250
icnt_total_pkts_simt_to_mem=1960334
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2339
	minimum = 6
	maximum = 58
Network latency average = 13.1048
	minimum = 6
	maximum = 45
Slowest packet = 1685745
Flit latency average = 12.6186
	minimum = 6
	maximum = 41
Slowest flit = 3111449
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00581341
	minimum = 0 (at node 0)
	maximum = 0.0518987 (at node 13)
Accepted packet rate average = 0.00581341
	minimum = 0 (at node 0)
	maximum = 0.0518987 (at node 13)
Injected flit rate average = 0.0146273
	minimum = 0 (at node 0)
	maximum = 0.0822785 (at node 17)
Accepted flit rate average= 0.0146273
	minimum = 0 (at node 0)
	maximum = 0.158228 (at node 13)
Injected packet length average = 2.51613
Accepted packet length average = 2.51613
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9937 (30 samples)
	minimum = 6 (30 samples)
	maximum = 97.6667 (30 samples)
Network latency average = 11.5296 (30 samples)
	minimum = 6 (30 samples)
	maximum = 86.9667 (30 samples)
Flit latency average = 10.8773 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.4333 (30 samples)
Fragmentation average = 0.001289 (30 samples)
	minimum = 0 (30 samples)
	maximum = 19.5667 (30 samples)
Injected packet rate average = 0.0265335 (30 samples)
	minimum = 0.0135129 (30 samples)
	maximum = 0.0633148 (30 samples)
Accepted packet rate average = 0.0265335 (30 samples)
	minimum = 0.0135129 (30 samples)
	maximum = 0.0633148 (30 samples)
Injected flit rate average = 0.0590175 (30 samples)
	minimum = 0.0292385 (30 samples)
	maximum = 0.169356 (30 samples)
Accepted flit rate average = 0.0590175 (30 samples)
	minimum = 0.0259017 (30 samples)
	maximum = 0.144147 (30 samples)
Injected packet size average = 2.22426 (30 samples)
Accepted packet size average = 2.22426 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 54 sec (354 sec)
gpgpu_simulation_rate = 145813 (inst/sec)
gpgpu_simulation_rate = 3306 (cycle/sec)
