// Seed: 3296001409
module module_0 (
    output wire id_0,
    output wire id_1
);
  wire id_3 = id_3;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input wire id_18,
    output wor id_19,
    output supply1 id_20,
    input wor id_21
);
  module_0 modCall_1 (
      id_19,
      id_16
  );
  assign id_4 = 1;
  id_23 :
  assert property (@(posedge id_17) 1)
  else $signed(42);
  ;
endmodule
