# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work EE3A1 -2002  $dsn/src/dff6.vhd $dsn/src/ram.vhd $dsn/src/dff5_reset.vhd $dsn/src/dff32.vhd $dsn/src/dff5.vhd $dsn/src/alu.vhd $dsn/src/testbench.vhd $dsn/src/ins.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Y:\A report\no-op\EE3A1_2\src\dff6.vhd
# Compile Entity "dff6"
# Compile Architecture "simple" of Entity "dff6"
# File: Y:\A report\no-op\EE3A1_2\src\ram.vhd
# Compile Entity "ram"
# Compile Architecture "simple" of Entity "ram"
# File: Y:\A report\no-op\EE3A1_2\src\dff5_reset.vhd
# Compile Entity "dff5_reset"
# Compile Architecture "simple" of Entity "dff5_reset"
# File: Y:\A report\no-op\EE3A1_2\src\dff32.vhd
# Compile Entity "dff32"
# Compile Architecture "simple" of Entity "dff32"
# File: Y:\A report\no-op\EE3A1_2\src\dff5.vhd
# Compile Entity "dff5"
# Compile Architecture "simple" of Entity "dff5"
# File: Y:\A report\no-op\EE3A1_2\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "simple" of Entity "alu"
# File: Y:\A report\no-op\EE3A1_2\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "simple" of Entity "testbench"
# File: Y:\A report\no-op\EE3A1_2\src\ins.vhd
# Compile Entity "ins"
# Compile Architecture "simple" of Entity "ins"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work EE3A1 -2002  $dsn/src/dff6.vhd $dsn/src/ram.vhd $dsn/src/dff5_reset.vhd $dsn/src/dff32.vhd $dsn/src/dff5.vhd $dsn/src/alu.vhd $dsn/src/testbench.vhd $dsn/src/ins.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Y:\A report\no-op\EE3A1_2\src\dff6.vhd
# Compile Entity "dff6"
# Compile Architecture "simple" of Entity "dff6"
# File: Y:\A report\no-op\EE3A1_2\src\ram.vhd
# Compile Entity "ram"
# Compile Architecture "simple" of Entity "ram"
# File: Y:\A report\no-op\EE3A1_2\src\dff5_reset.vhd
# Compile Entity "dff5_reset"
# Compile Architecture "simple" of Entity "dff5_reset"
# File: Y:\A report\no-op\EE3A1_2\src\dff32.vhd
# Compile Entity "dff32"
# Compile Architecture "simple" of Entity "dff32"
# File: Y:\A report\no-op\EE3A1_2\src\dff5.vhd
# Compile Entity "dff5"
# Compile Architecture "simple" of Entity "dff5"
# File: Y:\A report\no-op\EE3A1_2\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "simple" of Entity "alu"
# File: Y:\A report\no-op\EE3A1_2\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "simple" of Entity "testbench"
# File: Y:\A report\no-op\EE3A1_2\src\ins.vhd
# Compile Entity "ins"
# Compile Architecture "simple" of Entity "ins"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -reorder -O3 -e 100 -work EE3A1 -2002  $dsn/src/dff6.vhd $dsn/src/ram.vhd $dsn/src/dff5_reset.vhd $dsn/src/dff32.vhd $dsn/src/dff5.vhd $dsn/src/alu.vhd $dsn/src/testbench.vhd $dsn/src/ins.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Y:\A report\no-op\EE3A1_2\src\dff6.vhd
# Compile Entity "dff6"
# Compile Architecture "simple" of Entity "dff6"
# File: Y:\A report\no-op\EE3A1_2\src\ram.vhd
# Compile Entity "ram"
# Compile Architecture "simple" of Entity "ram"
# File: Y:\A report\no-op\EE3A1_2\src\dff5_reset.vhd
# Compile Entity "dff5_reset"
# Compile Architecture "simple" of Entity "dff5_reset"
# File: Y:\A report\no-op\EE3A1_2\src\dff32.vhd
# Compile Entity "dff32"
# Compile Architecture "simple" of Entity "dff32"
# File: Y:\A report\no-op\EE3A1_2\src\dff5.vhd
# Compile Entity "dff5"
# Compile Architecture "simple" of Entity "dff5"
# File: Y:\A report\no-op\EE3A1_2\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "simple" of Entity "alu"
# File: Y:\A report\no-op\EE3A1_2\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "simple" of Entity "testbench"
# File: Y:\A report\no-op\EE3A1_2\src\ins.vhd
# Compile Entity "ins"
# Compile Architecture "simple" of Entity "ins"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: Y:\A report\no-op\EE3A1_2\src\testbench.vhd
# Compile Architecture "simple" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
