// Seed: 14333639
module module_0;
  parameter id_1 = 1;
  initial
  `define pp_2 0
  logic id_3;
  ;
  wire id_4, id_5;
  assign `pp_2 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd34
) (
    input wand _id_0,
    output wor id_1,
    output wor id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  module_0 modCall_1 ();
  supply1 id_9;
  assign id_9 = 1;
  assign id_1 = {1{-1 - id_3}};
  logic [7:0][id_0 : 1] id_10 = -1'd0 + id_8;
endmodule
