{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638983743477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638983743481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 12:15:43 2021 " "Processing started: Wed Dec 08 12:15:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638983743481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638983743481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638983743481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638983744242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-rtl " "Found design unit 1: receiver-rtl" {  } { { "receiver.vhd" "" { Text "H:/CEG3155_project/receiver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983744963 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "H:/CEG3155_project/receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983744963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983744963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left8-logicLeft8 " "Found design unit 1: left8-logicLeft8" {  } { { "left8.vhd" "" { Text "H:/CEG3155_project/left8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983744993 ""} { "Info" "ISGN_ENTITY_NAME" "1 left8 " "Found entity 1: left8" {  } { { "left8.vhd" "" { Text "H:/CEG3155_project/left8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983744993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983744993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_8b-logicmux2_1 " "Found design unit 1: mux2_1_8b-logicmux2_1" {  } { { "mux2_1_8b.vhd" "" { Text "H:/CEG3155_project/mux2_1_8b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_8b " "Found entity 1: mux2_1_8b" {  } { { "mux2_1_8b.vhd" "" { Text "H:/CEG3155_project/mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project-rtl " "Found design unit 1: project-rtl" {  } { { "project.vhd" "" { Text "H:/CEG3155_project/project.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745050 ""} { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.vhd" "" { Text "H:/CEG3155_project/project.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "H:/CEG3155_project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745083 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "H:/CEG3155_project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "H:/CEG3155_project/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745117 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "H:/CEG3155_project/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "H:/CEG3155_project/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745148 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "H:/CEG3155_project/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745177 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3155_project/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745208 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3155_project/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhd" "" { Text "H:/CEG3155_project/transmitter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745238 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhd" "" { Text "H:/CEG3155_project/transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745238 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tFF " "Entity \"tFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "tFF.vhd" "" { Text "H:/CEG3155_project/tFF.vhd" 31 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1638983745272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF-rtl " "Found design unit 1: tFF-rtl" {  } { { "tFF.vhd" "" { Text "H:/CEG3155_project/tFF.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1_8b-lgicmux3_1 " "Found design unit 1: mux3_1_8b-lgicmux3_1" {  } { { "mux3_1_8b.vhd" "" { Text "H:/CEG3155_project/mux3_1_8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745304 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1_8b " "Found entity 1: mux3_1_8b" {  } { { "mux3_1_8b.vhd" "" { Text "H:/CEG3155_project/mux3_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baude_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baude_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baude_gen-a " "Found design unit 1: baude_gen-a" {  } { { "baude_gen.vhd" "" { Text "H:/CEG3155_project/baude_gen.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745332 ""} { "Info" "ISGN_ENTITY_NAME" "1 baude_gen " "Found entity 1: baude_gen" {  } { { "baude_gen.vhd" "" { Text "H:/CEG3155_project/baude_gen.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upcounter_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upcounter_8b-logic " "Found design unit 1: upcounter_8b-logic" {  } { { "upcounter_8b.vhd" "" { Text "H:/CEG3155_project/upcounter_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745363 ""} { "Info" "ISGN_ENTITY_NAME" "1 upcounter_8b " "Found entity 1: upcounter_8b" {  } { { "upcounter_8b.vhd" "" { Text "H:/CEG3155_project/upcounter_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file right8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right8-logicRight8 " "Found design unit 1: right8-logicRight8" {  } { { "right8.vhd" "" { Text "H:/CEG3155_project/right8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745391 ""} { "Info" "ISGN_ENTITY_NAME" "1 right8 " "Found entity 1: right8" {  } { { "right8.vhd" "" { Text "H:/CEG3155_project/right8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interruptGen-rtl " "Found design unit 1: interruptGen-rtl" {  } { { "interruptGen.vhd" "" { Text "H:/CEG3155_project/interruptGen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745423 ""} { "Info" "ISGN_ENTITY_NAME" "1 interruptGen " "Found entity 1: interruptGen" {  } { { "interruptGen.vhd" "" { Text "H:/CEG3155_project/interruptGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartCon-rtl " "Found design unit 1: uartCon-rtl" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745456 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartCon " "Found entity 1: uartCon" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638983745456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638983745456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartCon " "Elaborating entity \"uartCon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638983745610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDRE_con uartCon.vhd(22) " "VHDL Signal Declaration warning at uartCon.vhd(22): used implicit default value for signal \"TDRE_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1638983745612 "|uartCon"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "interr uartCon.vhd(25) " "VHDL Signal Declaration warning at uartCon.vhd(25): used implicit default value for signal \"interr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1638983745612 "|uartCon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmitter " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmitter\"" {  } { { "uartCon.vhd" "transmitter" { Text "H:/CEG3155_project/uartCon.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset transmitter.vhd(46) " "Verilog HDL or VHDL warning at transmitter.vhd(46): object \"reset\" assigned a value but never read" {  } { { "transmitter.vhd" "" { Text "H:/CEG3155_project/transmitter.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983745727 "|transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_8b transmitter:transmitter\|upcounter_8b:clock_divde_8_TR " "Elaborating entity \"upcounter_8b\" for hierarchy \"transmitter:transmitter\|upcounter_8b:clock_divde_8_TR\"" {  } { { "transmitter.vhd" "clock_divde_8_TR" { Text "H:/CEG3155_project/transmitter.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output upcounter_8b.vhd(21) " "VHDL Process Statement warning at upcounter_8b.vhd(21): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upcounter_8b.vhd" "" { Text "H:/CEG3155_project/upcounter_8b.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638983745771 "|upcounter_8b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter transmitter:transmitter\|counter:shift_counter " "Elaborating entity \"counter\" for hierarchy \"transmitter:transmitter\|counter:shift_counter\"" {  } { { "transmitter.vhd" "shift_counter" { Text "H:/CEG3155_project/transmitter.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notA counter.vhd(45) " "Verilog HDL or VHDL warning at counter.vhd(45): object \"int_notA\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983745814 "|counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notB counter.vhd(45) " "Verilog HDL or VHDL warning at counter.vhd(45): object \"int_notB\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983745814 "|counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notC counter.vhd(46) " "Verilog HDL or VHDL warning at counter.vhd(46): object \"int_notC\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983745814 "|counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notD counter.vhd(46) " "Verilog HDL or VHDL warning at counter.vhd(46): object \"int_notD\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "H:/CEG3155_project/counter.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983745814 "|counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 transmitter:transmitter\|counter:shift_counter\|enARdFF_2:msb " "Elaborating entity \"enARdFF_2\" for hierarchy \"transmitter:transmitter\|counter:shift_counter\|enARdFF_2:msb\"" {  } { { "counter.vhd" "msb" { Text "H:/CEG3155_project/counter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right8 transmitter:transmitter\|right8:tsr_shifting " "Elaborating entity \"right8\" for hierarchy \"transmitter:transmitter\|right8:tsr_shifting\"" {  } { { "transmitter.vhd" "tsr_shifting" { Text "H:/CEG3155_project/transmitter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_8b transmitter:transmitter\|right8:tsr_shifting\|mux2_1_8b:sw " "Elaborating entity \"mux2_1_8b\" for hierarchy \"transmitter:transmitter\|right8:tsr_shifting\|mux2_1_8b:sw\"" {  } { { "right8.vhd" "sw" { Text "H:/CEG3155_project/right8.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 transmitter:transmitter\|right8:tsr_shifting\|dFF_2:o0 " "Elaborating entity \"dFF_2\" for hierarchy \"transmitter:transmitter\|right8:tsr_shifting\|dFF_2:o0\"" {  } { { "right8.vhd" "o0" { Text "H:/CEG3155_project/right8.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983745971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver " "Elaborating entity \"receiver\" for hierarchy \"receiver:receiver\"" {  } { { "uartCon.vhd" "receiver" { Text "H:/CEG3155_project/uartCon.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983746113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset receiver.vhd(38) " "Verilog HDL or VHDL warning at receiver.vhd(38): object \"reset\" assigned a value but never read" {  } { { "receiver.vhd" "" { Text "H:/CEG3155_project/receiver.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638983746171 "|receiver"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RSR receiver.vhd(40) " "VHDL Signal Declaration warning at receiver.vhd(40): used implicit default value for signal \"RSR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "receiver.vhd" "" { Text "H:/CEG3155_project/receiver.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1638983746171 "|receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left8 receiver:receiver\|left8:rsr_shifting " "Elaborating entity \"left8\" for hierarchy \"receiver:receiver\|left8:rsr_shifting\"" {  } { { "receiver.vhd" "rsr_shifting" { Text "H:/CEG3155_project/receiver.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983746227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baude_gen baude_gen:baud_rate " "Elaborating entity \"baude_gen\" for hierarchy \"baude_gen:baud_rate\"" {  } { { "uartCon.vhd" "baud_rate" { Text "H:/CEG3155_project/uartCon.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983746438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptGen interruptGen:interrupt " "Elaborating entity \"interruptGen\" for hierarchy \"interruptGen:interrupt\"" {  } { { "uartCon.vhd" "interrupt" { Text "H:/CEG3155_project/uartCon.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638983746521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TxD_con VCC " "Pin \"TxD_con\" is stuck at VCC" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638983747536 "|uartCon|TxD_con"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638983747536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1638983747578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638983748516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset_c " "No output dependent on input pin \"GReset_c\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|GReset_c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GClock " "No output dependent on input pin \"GClock\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|GClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_con\[0\] " "No output dependent on input pin \"sel_con\[0\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|sel_con[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_con\[1\] " "No output dependent on input pin \"sel_con\[1\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|sel_con[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_con\[2\] " "No output dependent on input pin \"sel_con\[2\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|sel_con[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxD_con " "No output dependent on input pin \"RxD_con\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|RxD_con"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[0\] " "No output dependent on input pin \"TDR_con\[0\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[1\] " "No output dependent on input pin \"TDR_con\[1\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[2\] " "No output dependent on input pin \"TDR_con\[2\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[3\] " "No output dependent on input pin \"TDR_con\[3\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[4\] " "No output dependent on input pin \"TDR_con\[4\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[5\] " "No output dependent on input pin \"TDR_con\[5\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[6\] " "No output dependent on input pin \"TDR_con\[6\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDR_con\[7\] " "No output dependent on input pin \"TDR_con\[7\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|TDR_con[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSTL\[0\] " "No output dependent on input pin \"MSTL\[0\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|MSTL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSTL\[1\] " "No output dependent on input pin \"MSTL\[1\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|MSTL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSTL\[2\] " "No output dependent on input pin \"MSTL\[2\]\"" {  } { { "uartCon.vhd" "" { Text "H:/CEG3155_project/uartCon.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638983748783 "|uartCon|MSTL[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638983748783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638983748786 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638983748786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638983748786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638983748898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 12:15:48 2021 " "Processing ended: Wed Dec 08 12:15:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638983748898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638983748898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638983748898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638983748898 ""}
