Timing Analyzer report for PVP
Sat Jul 24 15:15:55 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PVP                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.7%      ;
;     Processor 3            ;  10.5%      ;
;     Processor 4            ;   6.8%      ;
;     Processors 5-8         ;   5.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Jul 24 15:15:50 2021 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 75.36 MHz ; 75.36 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 84.85 MHz ; 84.85 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.731 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.380 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.720 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.657 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.720  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.460 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 5.330      ;
; 7.349 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.439      ;
; 7.387 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.949     ; 8.444      ;
; 7.437 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.351      ;
; 7.492 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.296      ;
; 7.517 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.949     ; 8.314      ;
; 7.594 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.194      ;
; 7.606 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.952     ; 8.222      ;
; 7.627 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.161      ;
; 7.658 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.130      ;
; 7.669 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.119      ;
; 7.691 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.952     ; 8.137      ;
; 7.734 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 8.054      ;
; 7.796 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.991      ;
; 7.801 ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.987      ;
; 7.882 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.950     ; 7.948      ;
; 7.883 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.950     ; 7.947      ;
; 7.887 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.901      ;
; 7.912 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.876      ;
; 7.939 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.849      ;
; 7.950 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.838      ;
; 8.008 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.779      ;
; 8.037 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.751      ;
; 8.129 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.659      ;
; 8.156 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.632      ;
; 8.225 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.563      ;
; 8.225 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.563      ;
; 8.251 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.537      ;
; 8.308 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.480      ;
; 8.334 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.454      ;
; 8.347 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.441      ;
; 8.351 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.438      ;
; 8.379 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.409      ;
; 8.394 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.394      ;
; 8.394 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.394      ;
; 8.406 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.382      ;
; 8.410 ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.378      ;
; 8.471 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.317      ;
; 8.510 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.278      ;
; 8.511 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.277      ;
; 8.520 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.268      ;
; 8.522 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.266      ;
; 8.560 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.227      ;
; 8.614 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.174      ;
; 8.630 ; hex_low[1]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.158      ;
; 8.662 ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.126      ;
; 8.673 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.115      ;
; 8.688 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.100      ;
; 8.691 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.097      ;
; 8.693 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.094      ;
; 8.693 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.096      ;
; 8.703 ; hex_low[2]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.085      ;
; 8.719 ; hex_low[7]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.069      ;
; 8.725 ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.063      ;
; 8.725 ; hex_low[6]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.063      ;
; 8.733 ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.055      ;
; 8.738 ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.050      ;
; 8.742 ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.046      ;
; 8.745 ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.043      ;
; 8.780 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.009      ;
; 8.784 ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.004      ;
; 8.785 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 7.003      ;
; 8.794 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.995      ;
; 8.799 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.988      ;
; 8.817 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.971      ;
; 8.837 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.951      ;
; 8.866 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.921      ;
; 8.868 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.921      ;
; 8.883 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.906      ;
; 8.898 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.890      ;
; 8.905 ; hex_low[5]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.883      ;
; 8.921 ; hex_low[1]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.867      ;
; 8.932 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.856      ;
; 8.981 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.808      ;
; 8.997 ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.791      ;
; 9.001 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.786      ;
; 9.031 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.756      ;
; 9.032 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.756      ;
; 9.044 ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.745      ;
; 9.050 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.738      ;
; 9.053 ; hex_low[3]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.735      ;
; 9.055 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.734      ;
; 9.064 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.725      ;
; 9.071 ; hex_low[3]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.717      ;
; 9.084 ; hex_low[4]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.704      ;
; 9.099 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.689      ;
; 9.115 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.673      ;
; 9.141 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.647      ;
; 9.143 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.646      ;
; 9.157 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.631      ;
; 9.173 ; hex_low[3]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.615      ;
; 9.178 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.609      ;
; 9.200 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.589      ;
; 9.212 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.577      ;
; 9.220 ; hex_low[0]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.568      ;
; 9.249 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.540      ;
; 9.256 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.532      ;
; 9.264 ; hex_high[1]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.525      ;
; 9.294 ; hex_low[2]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.494      ;
; 9.295 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.992     ; 6.493      ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.731 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.807     ;
; 6.731 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.807     ;
; 6.731 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.807     ;
; 6.731 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.807     ;
; 6.731 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.807     ;
; 6.733 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 13.184     ;
; 6.733 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 13.184     ;
; 6.733 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 13.184     ;
; 6.733 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 13.184     ;
; 6.733 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 13.184     ;
; 6.984 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 12.909     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.028 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 12.888     ;
; 7.030 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.888     ;
; 7.030 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.888     ;
; 7.030 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.888     ;
; 7.030 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.888     ;
; 7.030 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.888     ;
; 7.035 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.507     ;
; 7.035 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.507     ;
; 7.035 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.507     ;
; 7.035 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.507     ;
; 7.035 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.507     ;
; 7.040 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.881     ;
; 7.040 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.881     ;
; 7.040 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.881     ;
; 7.040 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.881     ;
; 7.040 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.881     ;
; 7.051 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 12.463     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.095 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.442     ;
; 7.278 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.640     ;
; 7.278 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.640     ;
; 7.278 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.640     ;
; 7.278 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.640     ;
; 7.278 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.640     ;
; 7.281 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 12.613     ;
; 7.282 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 12.631     ;
; 7.287 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.630     ;
; 7.287 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.630     ;
; 7.287 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.630     ;
; 7.287 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.630     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.325 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.592     ;
; 7.337 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.585     ;
; 7.337 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.585     ;
; 7.337 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.585     ;
; 7.337 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.585     ;
; 7.337 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.585     ;
; 7.349 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.185     ;
; 7.354 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.184     ;
; 7.354 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.184     ;
; 7.354 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.184     ;
; 7.354 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.184     ;
; 7.356 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 12.573     ;
; 7.356 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 12.573     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.371 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.546     ;
; 7.379 ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.150     ;
; 7.423 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 12.127     ;
; 7.423 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 12.127     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
; 7.438 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 12.100     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.380 ; d_cache:d_cache_inst|CPU_address_hold[12]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.124      ;
; 0.398 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.140      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.135      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.135      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.141      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.137      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.144      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.145      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.145      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.148      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.153      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.149      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.146      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.146      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.151      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.155      ;
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.150      ;
; 0.419 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.153      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.157      ;
; 0.424 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.157      ;
; 0.424 ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]                                                                ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.159      ;
; 0.428 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.161      ;
; 0.428 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.163      ;
; 0.429 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.171      ;
; 0.430 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.164      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.170      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.170      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.165      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.171      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.166      ;
; 0.435 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.168      ;
; 0.437 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.179      ;
; 0.438 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.172      ;
; 0.438 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.173      ;
; 0.438 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.172      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.173      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.174      ;
; 0.440 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.178      ;
; 0.440 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.175      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.179      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.176      ;
; 0.442 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.177      ;
; 0.443 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.185      ;
; 0.445 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.187      ;
; 0.447 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.184      ;
; 0.449 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.182      ;
; 0.449 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.183      ;
; 0.451 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                                                                                           ; serial:serial_inst|tx_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                         ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; p_cache:p_cache_inst|reset_active                                                                                      ; p_cache:p_cache_inst|reset_active                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p2_active                                                                                                 ; MSC:MSC_inst|p2_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_active                                                                                                 ; MSC:MSC_inst|p1_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_reset_req                                                                                              ; MSC:MSC_inst|p1_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                   ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                             ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|refresh_flag                                                                             ; SDRAM_DP64_I:SDRAM_controller|refresh_flag                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[2]                                                                    ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.130      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.482 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.209      ;
; 0.497 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.790      ;
; 0.498 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.791      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.510 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.513 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.240      ;
; 0.518 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.526 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.534 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.563 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.657 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.666 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.670 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.962      ;
; 0.729 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.744 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.751 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.761 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.781 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.787 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.795 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.821 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.114      ;
; 0.821 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.822 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.114      ;
; 0.848 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.900 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.193      ;
; 0.927 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.975 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.268      ;
; 1.015 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.311      ;
; 1.030 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.326      ;
; 1.042 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.335      ;
; 1.045 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.331      ;
; 1.050 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.340      ;
; 1.059 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.352      ;
; 1.061 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.354      ;
; 1.071 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.370      ;
; 1.071 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.370      ;
; 1.071 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.370      ;
; 1.072 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.371      ;
; 1.079 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.376      ;
; 1.098 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT3                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT4                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC4                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.219      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.219      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.219      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.219      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.720 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC3                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.212      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.212      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.193      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.211      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.218      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.222      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.200      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.220      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.194      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.221      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
; 14.721 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.213      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 1.657 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 2.263      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.193 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.448      ;
; 2.885 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.157      ;
; 3.253 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.558      ;
; 3.253 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.558      ;
; 3.253 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.558      ;
; 3.253 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.558      ;
; 3.275 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.550      ;
; 3.275 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.550      ;
; 3.275 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.550      ;
; 3.290 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.290 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.596      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.293 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 3.569      ;
; 3.304 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.565      ;
; 3.304 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.565      ;
; 3.363 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.642      ;
; 3.363 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.642      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.378 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.635      ;
; 3.472 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.778      ;
; 3.472 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.778      ;
; 3.472 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.778      ;
; 3.472 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.778      ;
; 3.577 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.860      ;
; 3.640 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.901      ;
; 3.640 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.901      ;
; 3.640 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.901      ;
; 3.640 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.901      ;
; 3.725 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.996      ;
; 3.725 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.996      ;
; 3.725 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.996      ;
; 3.725 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.996      ;
; 3.725 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.996      ;
; 4.019 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.019 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.296      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|prev_hazard                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[13]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[14]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[15]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.563 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[15]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.900      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
; 4.564 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 4.893      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 80.04 MHz ; 80.04 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 96.53 MHz ; 96.53 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.106 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.506 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.365 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.379 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.052 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.508 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.717  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.106  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 4.684      ;
; 8.441  ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 7.810      ;
; 8.480  ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 7.771      ;
; 8.570  ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.680      ;
; 8.612  ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.638      ;
; 8.677  ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.573      ;
; 8.715  ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 7.536      ;
; 8.743  ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.507      ;
; 8.753  ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.497      ;
; 8.805  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.490     ; 7.485      ;
; 8.845  ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 7.406      ;
; 8.907  ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.343      ;
; 8.931  ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.319      ;
; 8.936  ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.314      ;
; 8.957  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.490     ; 7.333      ;
; 8.969  ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.281      ;
; 9.075  ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.491     ; 7.214      ;
; 9.100  ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.150      ;
; 9.120  ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.130      ;
; 9.146  ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.491     ; 7.143      ;
; 9.217  ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 7.034      ;
; 9.250  ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.000      ;
; 9.257  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.489     ; 7.034      ;
; 9.272  ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.979      ;
; 9.275  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.974      ;
; 9.281  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.489     ; 7.010      ;
; 9.282  ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.968      ;
; 9.333  ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.917      ;
; 9.344  ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.906      ;
; 9.367  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.882      ;
; 9.388  ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.863      ;
; 9.419  ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.831      ;
; 9.425  ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.826      ;
; 9.450  ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.801      ;
; 9.457  ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.794      ;
; 9.461  ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.790      ;
; 9.471  ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.780      ;
; 9.521  ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.729      ;
; 9.524  ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.726      ;
; 9.525  ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.725      ;
; 9.563  ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.687      ;
; 9.580  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.669      ;
; 9.598  ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.653      ;
; 9.603  ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.647      ;
; 9.621  ; hex_low[1]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.630      ;
; 9.671  ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.580      ;
; 9.688  ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.563      ;
; 9.697  ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.554      ;
; 9.708  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.541      ;
; 9.721  ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.530      ;
; 9.723  ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.527      ;
; 9.746  ; hex_low[2]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.505      ;
; 9.760  ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.491      ;
; 9.764  ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.487      ;
; 9.780  ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.471      ;
; 9.781  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.468      ;
; 9.785  ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.466      ;
; 9.788  ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.462      ;
; 9.801  ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.450      ;
; 9.806  ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.444      ;
; 9.812  ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.438      ;
; 9.835  ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.416      ;
; 9.845  ; hex_low[7]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.406      ;
; 9.857  ; hex_low[6]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.394      ;
; 9.870  ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.381      ;
; 9.871  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.378      ;
; 9.872  ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.379      ;
; 9.894  ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.356      ;
; 9.913  ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.337      ;
; 9.923  ; hex_low[1]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.328      ;
; 9.934  ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.316      ;
; 9.967  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.282      ;
; 9.981  ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.270      ;
; 9.989  ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.261      ;
; 10.011 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.238      ;
; 10.011 ; hex_low[5]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.240      ;
; 10.023 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.227      ;
; 10.042 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.209      ;
; 10.045 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.206      ;
; 10.056 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.195      ;
; 10.058 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.192      ;
; 10.070 ; hex_low[3]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.181      ;
; 10.078 ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.172      ;
; 10.086 ; hex_low[3]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.165      ;
; 10.099 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.151      ;
; 10.118 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.133      ;
; 10.136 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.114      ;
; 10.153 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.097      ;
; 10.168 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.082      ;
; 10.173 ; hex_low[3]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.078      ;
; 10.177 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.072      ;
; 10.177 ; hex_low[4]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.074      ;
; 10.189 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.061      ;
; 10.206 ; hex_low[0]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.045      ;
; 10.208 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 6.043      ;
; 10.238 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.012      ;
; 10.266 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 5.984      ;
; 10.268 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 5.982      ;
; 10.275 ; hex_high[1]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 5.975      ;
; 10.291 ; hex_low[2]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.529     ; 5.960      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.506 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 12.418     ;
; 7.506 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 12.418     ;
; 7.506 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 12.418     ;
; 7.506 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 12.418     ;
; 7.506 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 12.418     ;
; 7.651 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 12.252     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.678 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 12.245     ;
; 7.744 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 11.851     ;
; 7.744 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 11.851     ;
; 7.744 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 11.851     ;
; 7.744 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 11.851     ;
; 7.744 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 11.851     ;
; 7.796 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 12.131     ;
; 7.796 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 12.131     ;
; 7.796 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 12.131     ;
; 7.796 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 12.131     ;
; 7.796 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 12.131     ;
; 7.819 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.107     ;
; 7.819 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.107     ;
; 7.819 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.107     ;
; 7.819 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.107     ;
; 7.819 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.107     ;
; 7.920 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.006     ;
; 7.920 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.006     ;
; 7.920 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.006     ;
; 7.920 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 12.006     ;
; 7.926 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.648     ;
; 7.932 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.987     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.953 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 11.641     ;
; 7.964 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 11.941     ;
; 7.988 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.938     ;
; 7.988 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.938     ;
; 7.988 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.938     ;
; 7.988 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.938     ;
; 7.988 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.938     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 7.991 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.934     ;
; 8.004 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 11.931     ;
; 8.004 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 11.931     ;
; 8.011 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.404     ; 11.587     ;
; 8.011 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.404     ; 11.587     ;
; 8.011 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.404     ; 11.587     ;
; 8.011 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.404     ; 11.587     ;
; 8.011 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.404     ; 11.587     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.021 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 11.905     ;
; 8.109 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.820     ;
; 8.109 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.820     ;
; 8.109 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.820     ;
; 8.109 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.820     ;
; 8.109 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.820     ;
; 8.163 ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.423     ;
; 8.195 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.402     ;
; 8.195 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.402     ;
; 8.195 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.402     ;
; 8.195 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.402     ;
; 8.207 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.412     ; 11.383     ;
; 8.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 11.695     ;
; 8.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 11.695     ;
; 8.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 11.695     ;
; 8.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 11.695     ;
; 8.245 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 11.676     ;
; 8.255 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.674     ;
; 8.255 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.674     ;
; 8.255 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.674     ;
; 8.255 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.674     ;
; 8.255 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.674     ;
; 8.279 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 11.327     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.365 ; d_cache:d_cache_inst|CPU_address_hold[12]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.026      ;
; 0.377 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.036      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.040      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.040      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.040      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.042      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.042      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.042      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.042      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.044      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.039      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.039      ;
; 0.386 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.047      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.040      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.046      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.047      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.049      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.049      ;
; 0.396 ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]                                                                ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.052      ;
; 0.400 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.061      ;
; 0.400 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; p_cache:p_cache_inst|reset_active                                                                                      ; p_cache:p_cache_inst|reset_active                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_active                                                                                                 ; MSC:MSC_inst|p2_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.054      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                   ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                             ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|refresh_flag                                                                             ; SDRAM_DP64_I:SDRAM_controller|refresh_flag                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[2]                                                                    ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[0]                                                                    ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[1]                                                                    ; SDRAM_DP64_I:SDRAM_controller|init_refresh_count[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_active                                                                                           ; serial:serial_inst|tx_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_overwrite                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|rx_overwrite                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                                                                                  ; VGA:VGA_inst|VGA_mode                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_control_enable                                                                                         ; MSC:MSC_inst|p1_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_control_enable                                                                                         ; MSC:MSC_inst|p2_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                         ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|d_miss_hold                                                                                       ; d_cache:d_cache_inst|d_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|CPU_wren_hold                                                                                     ; d_cache:d_cache_inst|CPU_wren_hold                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                             ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_active                                                                                                 ; MSC:MSC_inst|p1_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_reset_req                                                                                              ; MSC:MSC_inst|p1_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.379 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.027      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.428 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.076      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.102      ;
; 0.461 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.729      ;
; 0.461 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.729      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.470 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.477 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.128      ;
; 0.483 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.489 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.491 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.525 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.614 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.620 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.622 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.645 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.669 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.937      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.723 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.730 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.739 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.761 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.029      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.032      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.033      ;
; 0.792 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.060      ;
; 0.835 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.103      ;
; 0.866 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.889 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.156      ;
; 0.904 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.914 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.185      ;
; 0.921 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.188      ;
; 0.929 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.192      ;
; 0.936 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.199      ;
; 0.942 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.209      ;
; 0.955 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.224      ;
; 0.956 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.225      ;
; 0.956 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.225      ;
; 0.957 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.226      ;
; 0.965 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.238      ;
; 0.978 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.012 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.015 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT3                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT4                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC4                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.895      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.897      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.890      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.890      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.897      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.897      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.897      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 4.894      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC3                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 4.900      ;
; 15.052 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.890      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.872      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.889      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.889      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.890      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.872      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.888      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.876      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L1[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.876      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.877      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.876      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.876      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.877      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.888      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.870      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.887      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.896      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.872      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.889      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.889      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.890      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.890      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 4.898      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
; 15.053 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 4.900      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.508 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.041      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 1.966 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.197      ;
; 2.595 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.842      ;
; 2.928 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.207      ;
; 2.928 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.207      ;
; 2.928 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.207      ;
; 2.928 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.207      ;
; 2.944 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.194      ;
; 2.944 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.194      ;
; 2.944 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.194      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.954 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.205      ;
; 2.960 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.966 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.204      ;
; 2.966 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.204      ;
; 3.021 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.275      ;
; 3.021 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.275      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.038 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.272      ;
; 3.119 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.398      ;
; 3.119 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.398      ;
; 3.119 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.398      ;
; 3.119 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.398      ;
; 3.216 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.472      ;
; 3.272 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.510      ;
; 3.272 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.510      ;
; 3.272 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.510      ;
; 3.272 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.510      ;
; 3.343 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.590      ;
; 3.343 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.590      ;
; 3.343 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.590      ;
; 3.343 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.590      ;
; 3.343 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.590      ;
; 3.617 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 3.617 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.867      ;
; 4.094 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.395      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|shift_L1[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_R1[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_S01[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D02[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D03[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D04[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|shift_L2[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|shift_L3[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.095 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|shift_L4[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.391      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D01[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.397      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
; 4.096 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.394      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.049  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 13.938 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.123 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.132 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.487 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.711 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.736 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.049  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 2.741      ;
; 13.066 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 4.845      ;
; 13.116 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.871     ; 4.793      ;
; 13.130 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 4.781      ;
; 13.168 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.871     ; 4.741      ;
; 13.278 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 4.633      ;
; 13.279 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 4.632      ;
; 13.286 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 4.597      ;
; 13.399 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 4.484      ;
; 13.883 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 4.002      ;
; 13.892 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.993      ;
; 14.014 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.869      ;
; 14.049 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.834      ;
; 14.056 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.827      ;
; 14.059 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.826      ;
; 14.076 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.807      ;
; 14.077 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.806      ;
; 14.103 ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.782      ;
; 14.114 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.769      ;
; 14.140 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.743      ;
; 14.173 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.710      ;
; 14.180 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.703      ;
; 14.254 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.629      ;
; 14.288 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.595      ;
; 14.297 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.588      ;
; 14.327 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.556      ;
; 14.333 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.550      ;
; 14.338 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.545      ;
; 14.341 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.544      ;
; 14.358 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.525      ;
; 14.359 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.526      ;
; 14.364 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.521      ;
; 14.378 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.507      ;
; 14.386 ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.499      ;
; 14.388 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.497      ;
; 14.390 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.494      ;
; 14.393 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.492      ;
; 14.403 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.480      ;
; 14.412 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.471      ;
; 14.434 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.451      ;
; 14.437 ; hex_low[1]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.448      ;
; 14.440 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.443      ;
; 14.446 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.437      ;
; 14.452 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.431      ;
; 14.456 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.427      ;
; 14.458 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.427      ;
; 14.459 ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.426      ;
; 14.468 ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.417      ;
; 14.468 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.415      ;
; 14.478 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.407      ;
; 14.487 ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.398      ;
; 14.488 ; hex_low[6]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.397      ;
; 14.491 ; hex_low[7]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.394      ;
; 14.500 ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.385      ;
; 14.505 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.378      ;
; 14.507 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.378      ;
; 14.515 ; hex_low[2]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.370      ;
; 14.517 ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.368      ;
; 14.519 ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.366      ;
; 14.539 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.346      ;
; 14.548 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.336      ;
; 14.548 ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.337      ;
; 14.551 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.333      ;
; 14.552 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.332      ;
; 14.559 ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.326      ;
; 14.561 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.322      ;
; 14.563 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.320      ;
; 14.573 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.311      ;
; 14.577 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.307      ;
; 14.588 ; hex_low[1]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.297      ;
; 14.590 ; hex_low[5]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.295      ;
; 14.592 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.293      ;
; 14.609 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.276      ;
; 14.614 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.269      ;
; 14.616 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.268      ;
; 14.619 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.264      ;
; 14.632 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.251      ;
; 14.641 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.244      ;
; 14.647 ; hex_low[3]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.238      ;
; 14.652 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.233      ;
; 14.655 ; hex_low[3]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.230      ;
; 14.658 ; hex_low[4]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.227      ;
; 14.674 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.211      ;
; 14.675 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.210      ;
; 14.681 ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.203      ;
; 14.685 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.199      ;
; 14.688 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.195      ;
; 14.688 ; hex_low[3]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.197      ;
; 14.694 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.190      ;
; 14.696 ; hex_low[0]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.189      ;
; 14.699 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.184      ;
; 14.710 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.174      ;
; 14.712 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 3.199      ;
; 14.712 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 3.199      ;
; 14.713 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.170      ;
; 14.727 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.157      ;
; 14.731 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.153      ;
; 14.733 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.151      ;
; 14.737 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.146      ;
; 14.740 ; hex_low[2]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.895     ; 3.145      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.938 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.010      ;
; 13.938 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.010      ;
; 13.938 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.010      ;
; 13.938 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.010      ;
; 13.938 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.010      ;
; 14.042 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.908      ;
; 14.042 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.908      ;
; 14.042 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.908      ;
; 14.042 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.908      ;
; 14.042 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.908      ;
; 14.065 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 5.866      ;
; 14.119 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 5.826      ;
; 14.119 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 5.826      ;
; 14.119 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 5.826      ;
; 14.119 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 5.826      ;
; 14.119 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 5.826      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.129 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.818      ;
; 14.169 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.764      ;
; 14.176 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.774      ;
; 14.176 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.774      ;
; 14.176 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.774      ;
; 14.176 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.774      ;
; 14.176 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.774      ;
; 14.199 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.742      ;
; 14.223 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.724      ;
; 14.223 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.724      ;
; 14.223 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.724      ;
; 14.223 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.724      ;
; 14.223 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.724      ;
; 14.227 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 5.721      ;
; 14.227 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 5.721      ;
; 14.227 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 5.721      ;
; 14.227 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 5.721      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.233 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.716      ;
; 14.244 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 5.710      ;
; 14.244 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 5.710      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.247 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.700      ;
; 14.303 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 5.640      ;
; 14.325 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.446      ;
; 14.325 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.446      ;
; 14.325 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.446      ;
; 14.325 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.446      ;
; 14.325 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.446      ;
; 14.331 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.619      ;
; 14.331 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.619      ;
; 14.331 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.619      ;
; 14.331 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.619      ;
; 14.348 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 5.608      ;
; 14.348 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 5.608      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.351 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0]                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.598      ;
; 14.386 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.561      ;
; 14.386 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.561      ;
; 14.386 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.561      ;
; 14.386 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.561      ;
; 14.386 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]                                                                     ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.561      ;
; 14.417 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.533      ;
; 14.417 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|mask_L_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.533      ;
; 14.417 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|shift_L_reg[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.533      ;
; 14.417 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|shift_L_reg[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.533      ;
; 14.442 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|mask_L_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.508      ;
; 14.442 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.508      ;
; 14.442 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.508      ;
; 14.442 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.508      ;
; 14.442 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1]                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|long_I_reg             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.508      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.123 ; d_cache:d_cache_inst|CPU_address_hold[12]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.455      ;
; 0.129 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.462      ;
; 0.136 ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]                                                                ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.465      ;
; 0.140 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.465      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.469      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.469      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.490      ;
; 0.166 ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|LBD_reg[4]                                                                ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~porta_datain_reg0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|LBA_reg[0]                                                                ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; p_cache:p_cache_inst|CPU_address_hold[15]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; p_cache:p_cache_inst|CPU_address_hold[12]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.504      ;
; 0.175 ; p_cache:p_cache_inst|CPU_address_hold[13]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.504      ;
; 0.176 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.502      ;
; 0.179 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.504      ;
; 0.182 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.510      ;
; 0.184 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.509      ;
; 0.186 ; MSC:MSC_inst|p2_active                                                                                                 ; MSC:MSC_inst|p2_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p2_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                                                                           ; serial:serial_inst|tx_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                         ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|reset_active                                                                                      ; p_cache:p_cache_inst|reset_active                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.132 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.454      ;
; 0.161 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.170 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.184 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.225 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.261 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.276 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.286 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.332 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area     ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.340 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.369 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.373 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.379 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.410 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.531      ;
; 0.419 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.542      ;
; 0.420 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.543      ;
; 0.421 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.541      ;
; 0.426 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.543      ;
; 0.428 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.545      ;
; 0.434 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.556      ;
; 0.434 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.558      ;
; 0.435 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.557      ;
; 0.435 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.557      ;
; 0.435 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.557      ;
; 0.439 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
; 0.447 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.487 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.455      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.465      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.465      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.466      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.455      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.464      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L1[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.464      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.453      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.472      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.455      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.465      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.465      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.466      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.466      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.474      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.455      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.455      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L2[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L3[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L4[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L2[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L3[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.461      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT3                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.475      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.459      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
; 17.488 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.473      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.711 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.980      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 0.948 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.010      ; 1.042      ;
; 1.257 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.362      ;
; 1.411 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.538      ;
; 1.411 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.538      ;
; 1.411 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.538      ;
; 1.411 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.538      ;
; 1.423 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.423 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.549      ;
; 1.428 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.536      ;
; 1.428 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.536      ;
; 1.428 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.536      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.429 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.538      ;
; 1.434 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.535      ;
; 1.434 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.535      ;
; 1.449 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.556      ;
; 1.449 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.556      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.474 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 1.570      ;
; 1.504 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.632      ;
; 1.504 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.632      ;
; 1.504 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.632      ;
; 1.504 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.632      ;
; 1.564 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.680      ;
; 1.596 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.697      ;
; 1.596 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.697      ;
; 1.596 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.697      ;
; 1.596 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.697      ;
; 1.623 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.726      ;
; 1.623 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.726      ;
; 1.623 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.726      ;
; 1.623 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.726      ;
; 1.623 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.726      ;
; 1.773 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 1.773 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.879      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|shift_L1[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.185      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_R1[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.185      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_S01[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.185      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D01[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.191      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.195      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.195      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
; 2.051 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.193      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.460 ; 0.123 ; 14.720   ; 0.711   ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.132 ; N/A      ; N/A     ; 19.717              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.731 ; 0.123 ; 14.720   ; 0.711   ; 9.717               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1256     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 186      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 71586    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1256     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 186      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 71586    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jul 24 15:15:47 2021
Info: Command: quartus_sta RIPTIDE-II_SDRAM -c PVP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.460               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.731               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.657               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.106               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.506               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.365               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.379               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.052               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.508               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.049               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.938               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.132               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.487               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.711               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.736               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Sat Jul 24 15:15:55 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


