Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 05:07:20 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_1/CLOCK_r_REG753_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp1p1/add_2985/CLOCK_r_REG460_S67
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_1/CLOCK_r_REG753_S1/CK (DFFR_X1)             0.00       0.00 r
  DP/reg_b_i_1/CLOCK_r_REG753_S1/QN (DFFR_X1)             0.06       0.06 f
  DP/reg_b_i_1/U19/ZN (INV_X1)                            0.03       0.10 r
  DP/reg_b_i_1/Q[6] (reg_N24_15)                          0.00       0.10 r
  DP/MULT_cp1p1/y[6] (mbeDadda_mult_2)                    0.00       0.10 r
  DP/MULT_cp1p1/recoding_block_3/y_tri[1] (r4mbePP_preprocessing_n_bit24_27)
                                                          0.00       0.10 r
  DP/MULT_cp1p1/recoding_block_3/U6/ZN (XNOR2_X1)         0.07       0.17 r
  DP/MULT_cp1p1/recoding_block_3/MUX_X/sel (mux2_n_bit25_55)
                                                          0.00       0.17 r
  DP/MULT_cp1p1/recoding_block_3/MUX_X/U1/Z (BUF_X1)      0.05       0.22 r
  DP/MULT_cp1p1/recoding_block_3/MUX_X/U24/Z (MUX2_X1)
                                                          0.07       0.30 f
  DP/MULT_cp1p1/recoding_block_3/MUX_X/o[19] (mux2_n_bit25_55)
                                                          0.00       0.30 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/i1[19] (mux2_n_bit25_54)
                                                          0.00       0.30 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/U4/ZN (AND2_X1)
                                                          0.04       0.33 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/o[19] (mux2_n_bit25_54)
                                                          0.00       0.33 f
  DP/MULT_cp1p1/recoding_block_3/x_absY[19] (r4mbePP_preprocessing_n_bit24_27)
                                                          0.00       0.33 f
  DP/MULT_cp1p1/bitwiseInverterX_3/dataIn[19] (bitwiseInv_n_bit25_25)
                                                          0.00       0.33 f
  DP/MULT_cp1p1/bitwiseInverterX_3/U17/ZN (XNOR2_X1)      0.06       0.39 f
  DP/MULT_cp1p1/bitwiseInverterX_3/dataOut[19] (bitwiseInv_n_bit25_25)
                                                          0.00       0.39 f
  DP/MULT_cp1p1/lv4_c25_FA_1/i0 (fullAdder_409)           0.00       0.39 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/i0 (halfAdder_819)      0.00       0.39 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/U4/Z (XOR2_X1)          0.08       0.47 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/s (halfAdder_819)       0.00       0.47 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/i1 (halfAdder_818)      0.00       0.47 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/U2/ZN (AND2_X1)         0.04       0.51 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/co (halfAdder_818)      0.00       0.51 f
  DP/MULT_cp1p1/lv4_c25_FA_1/U1/ZN (OR2_X2)               0.06       0.57 f
  DP/MULT_cp1p1/lv4_c25_FA_1/co (fullAdder_409)           0.00       0.57 f
  DP/MULT_cp1p1/lv3_c26_FA_0/i1 (fullAdder_386)           0.00       0.57 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/i1 (halfAdder_773)      0.00       0.57 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/U6/ZN (INV_X1)          0.03       0.60 r
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/U2/ZN (NAND2_X1)        0.02       0.62 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/U4/ZN (NAND2_X1)        0.03       0.65 r
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/s (halfAdder_773)       0.00       0.65 r
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/i1 (halfAdder_772)      0.00       0.65 r
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       0.70 r
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/co (halfAdder_772)      0.00       0.70 r
  DP/MULT_cp1p1/lv3_c26_FA_0/U1/ZN (OR2_X2)               0.04       0.73 r
  DP/MULT_cp1p1/lv3_c26_FA_0/co (fullAdder_386)           0.00       0.73 r
  DP/MULT_cp1p1/lv2_c27_FA_0/i0 (fullAdder_349)           0.00       0.73 r
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_0/i0 (halfAdder_699)      0.00       0.73 r
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_0/U6/ZN (INV_X1)          0.02       0.76 f
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_0/U2/ZN (NAND2_X1)        0.02       0.78 r
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_0/U4/ZN (NAND2_X1)        0.03       0.81 f
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_0/s (halfAdder_699)       0.00       0.81 f
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_1/i1 (halfAdder_698)      0.00       0.81 f
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_1/U3/ZN (AND2_X1)         0.04       0.85 f
  DP/MULT_cp1p1/lv2_c27_FA_0/HA_1/co (halfAdder_698)      0.00       0.85 f
  DP/MULT_cp1p1/lv2_c27_FA_0/U1/ZN (OR2_X2)               0.05       0.90 f
  DP/MULT_cp1p1/lv2_c27_FA_0/co (fullAdder_349)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c28_FA_0/i0 (fullAdder_317)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_0/i0 (halfAdder_635)      0.00       0.90 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       0.97 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_0/s (halfAdder_635)       0.00       0.97 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_1/i1 (halfAdder_634)      0.00       0.97 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.01 f
  DP/MULT_cp1p1/lv1_c28_FA_0/HA_1/co (halfAdder_634)      0.00       1.01 f
  DP/MULT_cp1p1/lv1_c28_FA_0/U1/ZN (OR2_X2)               0.05       1.07 f
  DP/MULT_cp1p1/lv1_c28_FA_0/co (fullAdder_317)           0.00       1.07 f
  DP/MULT_cp1p1/lv0_c29_FA_0/i0 (fullAdder_295)           0.00       1.07 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_0/i0 (halfAdder_591)      0.00       1.07 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       1.14 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_0/s (halfAdder_591)       0.00       1.14 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_1/i1 (halfAdder_590)      0.00       1.14 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.18 f
  DP/MULT_cp1p1/lv0_c29_FA_0/HA_1/co (halfAdder_590)      0.00       1.18 f
  DP/MULT_cp1p1/lv0_c29_FA_0/U1/ZN (OR2_X1)               0.05       1.23 f
  DP/MULT_cp1p1/lv0_c29_FA_0/co (fullAdder_295)           0.00       1.23 f
  DP/MULT_cp1p1/add_2985/A[9] (mbeDadda_mult_2_DW01_add_0)
                                                          0.00       1.23 f
  DP/MULT_cp1p1/add_2985/CLOCK_r_REG460_S67/D (DFFR_X1)
                                                          0.01       1.24 f
  data arrival time                                                  1.24

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp1p1/add_2985/CLOCK_r_REG460_S67/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


1
