<profile>

<section name = "Vitis HLS Report for 'ProcessingElement'" level="0">
<item name = "Date">Mon Nov 11 16:41:46 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.376 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ProcessingElement_Pipeline_1_fu_140">ProcessingElement_Pipeline_1, 33, 33, 0.330 us, 0.330 us, 32, 32, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_ProcessingElement_Pipeline_2_fu_146">ProcessingElement_Pipeline_2, 1025, 1025, 10.250 us, 10.250 us, 1024, 1024, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152">ProcessingElement_Pipeline_InitializeABuffer_Inner, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159">ProcessingElement_Pipeline_Pipeline_N_Pipeline_M, 1033, 1033, 10.330 us, 10.330 us, 1025, 1025, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177">ProcessingElement_Pipeline_WriteC_Flattened, 1026, 1026, 10.260 us, 10.260 us, 1025, 1025, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- OuterTile_N">?, ?, ?, -, -, 0 ~ 8388608, no</column>
<column name=" + OuterTile_M">?, ?, ?, -, -, 0 ~ 8388608, no</column>
<column name="  ++ Collapse_K">?, ?, 1035, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 543, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 40, 4595, 4382, -</column>
<column name="Memory">15, -, 32, 33, 0</column>
<column name="Multiplexer">-, -, 0, 320, -</column>
<column name="Register">-, -, 452, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 1, ~0, 1, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ProcessingElement_Pipeline_1_fu_140">ProcessingElement_Pipeline_1, 0, 0, 7, 51, 0</column>
<column name="grp_ProcessingElement_Pipeline_2_fu_146">ProcessingElement_Pipeline_2, 0, 0, 12, 61, 0</column>
<column name="grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152">ProcessingElement_Pipeline_InitializeABuffer_Inner, 0, 0, 13, 74, 0</column>
<column name="grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159">ProcessingElement_Pipeline_Pipeline_N_Pipeline_M, 0, 40, 4505, 3907, 0</column>
<column name="grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177">ProcessingElement_Pipeline_WriteC_Flattened, 0, 0, 58, 289, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="aBuffer_U">ProcessingElement_aBuffer_RAM_AUTO_1R1W, 0, 32, 33, 0, 32, 32, 1, 1024</column>
<column name="cBuffer_U">ProcessingElement_cBuffer_RAM_AUTO_1R1W, 15, 0, 0, 0, 1024, 256, 1, 262144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_fu_252_p2">+, 0, 0, 31, 24, 1</column>
<column name="add_ln56_fu_280_p2">+, 0, 0, 31, 24, 1</column>
<column name="k_32_fu_304_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub60_fu_227_p2">+, 0, 0, 31, 24, 2</column>
<column name="sub63_fu_233_p2">+, 0, 0, 31, 24, 2</column>
<column name="sub66_fu_239_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_i103_fu_211_p2">+, 0, 0, 40, 33, 9</column>
<column name="sub_i_fu_192_p2">+, 0, 0, 40, 33, 9</column>
<column name="cmp111_fu_323_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cmp61_fu_258_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="cmp64_fu_290_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="cmp67_fu_330_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln54_fu_247_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="icmp_ln56_fu_275_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="icmp_ln60_fu_299_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="brmerge282_fu_349_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_344_p2">or, 0, 0, 2, 1, 1</column>
<column name="cond90_fu_314_p3">select, 0, 0, 6, 1, 6</column>
<column name="cond_fu_335_p3">select, 0, 0, 6, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aBuffer_address0">20, 4, 5, 20</column>
<column name="aBuffer_ce0">20, 4, 1, 4</column>
<column name="aBuffer_ce1">9, 2, 1, 2</column>
<column name="aBuffer_d0">20, 4, 32, 128</column>
<column name="aBuffer_we0">20, 4, 1, 4</column>
<column name="aPipes_31_read">14, 3, 1, 3</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bPipes_31_read">9, 2, 1, 2</column>
<column name="cBuffer_address0">20, 4, 10, 40</column>
<column name="cBuffer_ce0">20, 4, 1, 4</column>
<column name="cBuffer_ce1">9, 2, 1, 2</column>
<column name="cBuffer_d0">14, 3, 256, 768</column>
<column name="cBuffer_we0">14, 3, 1, 3</column>
<column name="cPipes_31_write">9, 2, 1, 2</column>
<column name="k_reg_129">9, 2, 32, 64</column>
<column name="m0_reg_118">9, 2, 24, 48</column>
<column name="n0_fu_88">9, 2, 24, 48</column>
<column name="size_k_blk_n">9, 2, 1, 2</column>
<column name="size_m_blk_n">9, 2, 1, 2</column>
<column name="size_n_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln54_reg_408">24, 0, 24, 0</column>
<column name="add_ln56_reg_426">24, 0, 24, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="brmerge282_reg_464">1, 0, 1, 0</column>
<column name="cmp111_reg_454">1, 0, 1, 0</column>
<column name="cmp61_reg_413">1, 0, 1, 0</column>
<column name="cmp64_reg_436">1, 0, 1, 0</column>
<column name="cond90_reg_449">1, 0, 5, 4</column>
<column name="cond_reg_459">1, 0, 5, 4</column>
<column name="div_i104_cast3_reg_385">24, 0, 24, 0</column>
<column name="div_i_cast1_reg_380">24, 0, 24, 0</column>
<column name="grp_ProcessingElement_Pipeline_1_fu_140_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ProcessingElement_Pipeline_2_fu_146_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177_ap_start_reg">1, 0, 1, 0</column>
<column name="k_32_reg_444">32, 0, 32, 0</column>
<column name="k_reg_129">32, 0, 32, 0</column>
<column name="m0_reg_118">24, 0, 24, 0</column>
<column name="mul_reg_418">23, 0, 27, 4</column>
<column name="n0_fu_88">24, 0, 24, 0</column>
<column name="size_k_read_reg_368">32, 0, 32, 0</column>
<column name="size_m_read_reg_362">32, 0, 32, 0</column>
<column name="size_n_read_reg_374">32, 0, 32, 0</column>
<column name="sub60_reg_390">24, 0, 24, 0</column>
<column name="sub63_reg_395">24, 0, 24, 0</column>
<column name="sub66_reg_400">32, 0, 32, 0</column>
<column name="trunc_ln56_reg_431">23, 0, 23, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ProcessingElement, return value</column>
<column name="aPipes_31_dout">in, 32, ap_fifo, aPipes_31, pointer</column>
<column name="aPipes_31_num_data_valid">in, 3, ap_fifo, aPipes_31, pointer</column>
<column name="aPipes_31_fifo_cap">in, 3, ap_fifo, aPipes_31, pointer</column>
<column name="aPipes_31_empty_n">in, 1, ap_fifo, aPipes_31, pointer</column>
<column name="aPipes_31_read">out, 1, ap_fifo, aPipes_31, pointer</column>
<column name="bPipes_31_dout">in, 256, ap_fifo, bPipes_31, pointer</column>
<column name="bPipes_31_num_data_valid">in, 3, ap_fifo, bPipes_31, pointer</column>
<column name="bPipes_31_fifo_cap">in, 3, ap_fifo, bPipes_31, pointer</column>
<column name="bPipes_31_empty_n">in, 1, ap_fifo, bPipes_31, pointer</column>
<column name="bPipes_31_read">out, 1, ap_fifo, bPipes_31, pointer</column>
<column name="cPipes_31_din">out, 256, ap_fifo, cPipes_31, pointer</column>
<column name="cPipes_31_num_data_valid">in, 3, ap_fifo, cPipes_31, pointer</column>
<column name="cPipes_31_fifo_cap">in, 3, ap_fifo, cPipes_31, pointer</column>
<column name="cPipes_31_full_n">in, 1, ap_fifo, cPipes_31, pointer</column>
<column name="cPipes_31_write">out, 1, ap_fifo, cPipes_31, pointer</column>
<column name="size_n_dout">in, 32, ap_fifo, size_n, pointer</column>
<column name="size_n_num_data_valid">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_fifo_cap">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_empty_n">in, 1, ap_fifo, size_n, pointer</column>
<column name="size_n_read">out, 1, ap_fifo, size_n, pointer</column>
<column name="size_k_dout">in, 32, ap_fifo, size_k, pointer</column>
<column name="size_k_num_data_valid">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_fifo_cap">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_empty_n">in, 1, ap_fifo, size_k, pointer</column>
<column name="size_k_read">out, 1, ap_fifo, size_k, pointer</column>
<column name="size_m_dout">in, 32, ap_fifo, size_m, pointer</column>
<column name="size_m_num_data_valid">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_fifo_cap">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_empty_n">in, 1, ap_fifo, size_m, pointer</column>
<column name="size_m_read">out, 1, ap_fifo, size_m, pointer</column>
</table>
</item>
</section>
</profile>
