{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596244272434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596244272440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 18:11:12 2020 " "Processing started: Fri Jul 31 18:11:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596244272440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244272440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244272440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596244272791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596244272791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280253 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-dataflow " "Found design unit 1: Compx4-dataflow" {  } { { "Compx4.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/Compx4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-dataflow " "Found design unit 1: Compx1-dataflow" {  } { { "Compx1.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/Compx1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/Compx1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "4_bit_counter.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/4_bit_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280258 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "4_bit_counter.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/4_bit_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rac_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rac_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAC_movement-movement_circuit " "Found design unit 1: RAC_movement-movement_circuit" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280259 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAC_movement " "Found entity 1: RAC_movement" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rac_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rac_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAC_extender-ext_circuit " "Found design unit 1: RAC_extender-ext_circuit" {  } { { "RAC_extender.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_extender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280261 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAC_extender " "Found entity 1: RAC_extender" {  } { { "RAC_extender.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rac_grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rac_grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAC_grappler-grap_circuit " "Found design unit 1: RAC_grappler-grap_circuit" {  } { { "RAC_grappler.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_grappler.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280262 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAC_grappler " "Found entity 1: RAC_grappler" {  } { { "RAC_grappler.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_grappler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596244280262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596244280299 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280300 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAC_movement RAC_movement:inst1 " "Elaborating entity \"RAC_movement\" for hierarchy \"RAC_movement:inst1\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst1" { Text "C:/Users/Justin/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596244280300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_gt RAC_movement.vhd(62) " "Verilog HDL or VHDL warning at RAC_movement.vhd(62): object \"x_gt\" assigned a value but never read" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_gt RAC_movement.vhd(63) " "Verilog HDL or VHDL warning at RAC_movement.vhd(63): object \"y_gt\" assigned a value but never read" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_x_enabled RAC_movement.vhd(102) " "VHDL Process Statement warning at RAC_movement.vhd(102): signal \"counter_x_enabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_y_enabled RAC_movement.vhd(102) " "VHDL Process Statement warning at RAC_movement.vhd(102): signal \"counter_y_enabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_temp_target RAC_movement.vhd(103) " "VHDL Process Statement warning at RAC_movement.vhd(103): signal \"x_temp_target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_temp_target RAC_movement.vhd(104) " "VHDL Process Statement warning at RAC_movement.vhd(104): signal \"y_temp_target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n RAC_movement.vhd(105) " "VHDL Process Statement warning at RAC_movement.vhd(105): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_target_pos RAC_movement.vhd(98) " "VHDL Process Statement warning at RAC_movement.vhd(98): inferring latch(es) for signal or variable \"x_target_pos\", which holds its previous value in one or more paths through the process" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_target_pos RAC_movement.vhd(98) " "VHDL Process Statement warning at RAC_movement.vhd(98): inferring latch(es) for signal or variable \"y_target_pos\", which holds its previous value in one or more paths through the process" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596244280302 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fault_error RAC_movement.vhd(125) " "VHDL Process Statement warning at RAC_movement.vhd(125): signal \"fault_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fault_error RAC_movement.vhd(130) " "VHDL Process Statement warning at RAC_movement.vhd(130): signal \"fault_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTENDER_POS RAC_movement.vhd(130) " "VHDL Process Statement warning at RAC_movement.vhd(130): signal \"EXTENDER_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_x_enabled RAC_movement.vhd(136) " "VHDL Process Statement warning at RAC_movement.vhd(136): signal \"counter_x_enabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_y_enabled RAC_movement.vhd(136) " "VHDL Process Statement warning at RAC_movement.vhd(136): signal \"counter_y_enabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTENDER_POS RAC_movement.vhd(136) " "VHDL Process Statement warning at RAC_movement.vhd(136): signal \"EXTENDER_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Error_led RAC_movement.vhd(121) " "VHDL Process Statement warning at RAC_movement.vhd(121): inferring latch(es) for signal or variable \"Error_led\", which holds its previous value in one or more paths through the process" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fault_error RAC_movement.vhd(121) " "VHDL Process Statement warning at RAC_movement.vhd(121): inferring latch(es) for signal or variable \"fault_error\", which holds its previous value in one or more paths through the process" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596244280303 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fault_error RAC_movement.vhd(121) " "Inferred latch for \"fault_error\" at RAC_movement.vhd(121)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Error_led RAC_movement.vhd(121) " "Inferred latch for \"Error_led\" at RAC_movement.vhd(121)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target_pos\[0\] RAC_movement.vhd(98) " "Inferred latch for \"y_target_pos\[0\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target_pos\[1\] RAC_movement.vhd(98) " "Inferred latch for \"y_target_pos\[1\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target_pos\[2\] RAC_movement.vhd(98) " "Inferred latch for \"y_target_pos\[2\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target_pos\[3\] RAC_movement.vhd(98) " "Inferred latch for \"y_target_pos\[3\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_target_pos\[0\] RAC_movement.vhd(98) " "Inferred latch for \"x_target_pos\[0\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_target_pos\[1\] RAC_movement.vhd(98) " "Inferred latch for \"x_target_pos\[1\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_target_pos\[2\] RAC_movement.vhd(98) " "Inferred latch for \"x_target_pos\[2\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280304 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_target_pos\[3\] RAC_movement.vhd(98) " "Inferred latch for \"x_target_pos\[3\]\" at RAC_movement.vhd(98)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280305 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "y_temp_target\[0\] RAC_movement.vhd(87) " "Can't infer register for \"y_temp_target\[0\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_temp_target\[0\] RAC_movement.vhd(85) " "Inferred latch for \"y_temp_target\[0\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "y_temp_target\[1\] RAC_movement.vhd(87) " "Can't infer register for \"y_temp_target\[1\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_temp_target\[1\] RAC_movement.vhd(85) " "Inferred latch for \"y_temp_target\[1\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "y_temp_target\[2\] RAC_movement.vhd(87) " "Can't infer register for \"y_temp_target\[2\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_temp_target\[2\] RAC_movement.vhd(85) " "Inferred latch for \"y_temp_target\[2\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280320 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "y_temp_target\[3\] RAC_movement.vhd(87) " "Can't infer register for \"y_temp_target\[3\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_temp_target\[3\] RAC_movement.vhd(85) " "Inferred latch for \"y_temp_target\[3\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "x_temp_target\[0\] RAC_movement.vhd(87) " "Can't infer register for \"x_temp_target\[0\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_temp_target\[0\] RAC_movement.vhd(85) " "Inferred latch for \"x_temp_target\[0\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "x_temp_target\[1\] RAC_movement.vhd(87) " "Can't infer register for \"x_temp_target\[1\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_temp_target\[1\] RAC_movement.vhd(85) " "Inferred latch for \"x_temp_target\[1\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "x_temp_target\[2\] RAC_movement.vhd(87) " "Can't infer register for \"x_temp_target\[2\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_temp_target\[2\] RAC_movement.vhd(85) " "Inferred latch for \"x_temp_target\[2\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "x_temp_target\[3\] RAC_movement.vhd(87) " "Can't infer register for \"x_temp_target\[3\]\" at RAC_movement.vhd(87) because it does not hold its value outside the clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_temp_target\[3\] RAC_movement.vhd(85) " "Inferred latch for \"x_temp_target\[3\]\" at RAC_movement.vhd(85)" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 "|LogicalStep_Lab4_top|RAC_movement:inst1"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "RAC_movement.vhd(87) " "HDL error at RAC_movement.vhd(87): couldn't implement registers for assignments on this clock edge" {  } { { "RAC_movement.vhd" "" { Text "C:/Users/Justin/Downloads/Lab4/RAC_movement.vhd" 87 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1596244280321 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RAC_movement:inst1 " "Can't elaborate user hierarchy \"RAC_movement:inst1\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst1" { Text "C:/Users/Justin/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 74 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596244280322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596244280455 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 31 18:11:20 2020 " "Processing ended: Fri Jul 31 18:11:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596244280455 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596244280455 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596244280455 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596244280455 ""}
