# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vhdl_learning.srcs/sim_1/new/SIM_2.vhd" \

# Do not sort compile order
nosort
