// Seed: 895248468
module module_0 (
    id_1
);
  output wire id_1;
  initial begin
    id_1 = id_2;
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_2 or 1) begin
    if (1 && "")
      if (1'd0) begin
        id_3 <= id_2 < id_1;
      end else id_4 <= 1;
  end
  module_0(
      id_5
  );
endmodule
