// Seed: 1351532577
module module_0 #(
    parameter id_10 = 32'd96
) ();
  wire id_1 = 1'h0;
  logic [7:0] id_2, id_3;
  wand id_4, id_5, id_6;
  integer id_7;
  assign id_3[1] = 1;
  wire id_8, id_9;
  assign id_4 = 1 && 1;
  defparam id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1] = id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_13 = 0;
endmodule
