$date
	Sat Nov  8 14:43:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_512x16_tb $end
$var wire 16 ! dout [15:0] $end
$var reg 9 " addr [8:0] $end
$var reg 1 # clk $end
$var reg 16 $ din [15:0] $end
$var reg 1 % rst_b $end
$var reg 1 & we $end
$scope module mem $end
$var wire 9 ' addr [8:0] $end
$var wire 1 # clk $end
$var wire 16 ( din [15:0] $end
$var wire 1 % rst_b $end
$var wire 1 & we $end
$var parameter 32 ) AW $end
$var parameter 32 * DW $end
$var parameter 0 + INIT_FILE $end
$var reg 16 , dout [15:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b +
b10000 *
b1001 )
$end
#0
$dumpvars
b1000000000 -
b0 ,
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
b0 !
$end
#50000
1%
1#
#100000
b1010101111001101 $
b1010101111001101 (
1&
0#
#150000
0&
1#
#200000
b0 $
b0 (
1&
0#
#250000
b1 $
b1 (
b1 "
b1 '
1#
#300000
b10 $
b10 (
b10 "
b10 '
0#
#350000
b11 $
b11 (
b11 "
b11 '
1#
#400000
b100 $
b100 (
b100 "
b100 '
0#
#450000
b101 $
b101 (
b101 "
b101 '
1#
#500000
b110 $
b110 (
b110 "
b110 '
0#
#550000
b111 $
b111 (
b111 "
b111 '
1#
#600000
b1000 $
b1000 (
b1000 "
b1000 '
0#
#650000
b1001 $
b1001 (
b1001 "
b1001 '
1#
#700000
0&
b0 "
b0 '
0#
#750000
b1 !
b1 ,
b1 "
b1 '
1#
#800000
b10 "
b10 '
0#
#850000
b11 !
b11 ,
b11 "
b11 '
1#
#900000
b100 "
b100 '
0#
#950000
b101 !
b101 ,
b101 "
b101 '
1#
#1000000
b110 "
b110 '
0#
#1050000
b111 !
b111 ,
b111 "
b111 '
1#
#1100000
b1000 "
b1000 '
0#
#1150000
b1001 !
b1001 ,
b1001 "
b1001 '
1#
#1200000
b1001000110100 $
b1001000110100 (
1&
b111111111 "
b111111111 '
0#
#1250000
b0 !
b0 ,
0&
1#
#1300000
b1111111111111111 $
b1111111111111111 (
b1100100 "
b1100100 '
0#
#1350000
1#
#1400000
b1101111010101101 $
b1101111010101101 (
b110010 "
b110010 '
1&
0#
#1425000
0%
#1450000
1#
#1475000
0&
1%
#1500000
0#
#1550000
1#
#1600000
0#
#1625000
