
*** Running vivado
    with args -log mb_ddr3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_ddr3_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_ddr3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 377.305 ; gain = 67.414
Command: synth_design -top mb_ddr3_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19964
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.492 ; gain = 407.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_top' [C:/Users/Azain/Downloads/urbana_ddr3_provided/mb_ddr3_top.sv:7]
ERROR: [Synth 8-439] module 'mb_ddr3' not found [C:/Users/Azain/Downloads/urbana_ddr3_provided/mb_ddr3_top.sv:29]
ERROR: [Synth 8-6156] failed synthesizing module 'mb_ddr3_top' [C:/Users/Azain/Downloads/urbana_ddr3_provided/mb_ddr3_top.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.824 ; gain = 497.309
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 17:47:22 2023...
