question,A,B,C,D,E,answer,explanation
<p>What is unique about TTL devices such as the 74SXX?</p>,"These devices use Schottky transistors and diodes to prevent them from going into saturation; this results in faster turn-on and turn-off times, which translates into higher frequency operation.","The gate transistors are silicon (S), and the gates therefore have lower values of leakage current.",The S denotes the fact that a single gate is present in the IC rather than the usual package of 2–6 gates.,"The S denotes a slow version of the device, which is a consequence of its higher power rating.",,A,
<p>Which of the following logic families has the shortest propagation delay?</p>,CMOS,BiCMOS,ECL,74SXX,,C,
<p>Why must CMOS devices be handled with care?</p>,so they don’t get dirty,because they break easily,because they can be damaged by static electricity discharge,,,C,
<p>Special handling precautions should be taken when working with MOS devices. Which of the following statements is not one of these precautions?</p>,All test equipment should be grounded.,MOS devices should have their leads shorted together for shipment and storage.,Never remove or insert MOS devices with the power on.,Workers handling MOS devices should not have grounding straps attached to their wrists.,,D,
<p>What should be done to unused inputs on TTL gates?</p>,They should be left disconnected so as not to produce a load on any of the other circuits and to minimize power loading on the voltage source.,"All unused gates should be connected together and tied to <i>V</i><sub<cc< sub=""""> through a 1 k<img src=""/_files/images/digital-electronics/basic-digital-electronics/omega.gif""/> resistor.</sub<cc<>",All unused inputs should be connected to an unused output; this will ensure compatible loading on both the unused inputs and unused outputs.,"Unused AND and NAND inputs should be tied to <i>V<sub>CC</sub></i> through a 1 k<img src=""/_files/images/digital-electronics/basic-digital-electronics/omega.gif""/> resistor; unused OR and NOR inputs should be grounded.",,D,
<p>Assume that a particular IC has a supply voltage (<i>V<sub>cc</sub></i>) equal to +5 V and <i>I<sub>CCH</sub></i> = 10 mA and <i>I<sub>CCL</sub></i> = 23 mA. What is the power dissipation for the chip?</p>,50 mW,82.5 mW,115 mW,165 mW,,B,
<p>Can a 74HCMOS logic gate directly connect to a 74ALSTTL gate?</p>,Yes,No,,,,A,
<p>What is the major advantage of ECL logic?</p>,very high speed,wide range of operating voltage,very low cost,very high power,,A,
"<p>As a general rule, the lower the value of the speed–power product, the better the device because of its:</p>",long propagation delay and high power consumption,long propagation delay and low power consumption,,,,B,
<p>What is the range of invalid TTL output voltage?</p>,0.0–0.4 V,0.4–2.4 V,2.4–5.0 V,0.0–5.0 V,,B,
<p>What is the difference between the 54XX and 74XX series of TTL logic gates?</p>,54XX is faster.,54XX is slower.,54XX has a wider power supply and expanded temperature range.,54XX has a narrower power supply and contracted temperature range.,,C,
"<p>An open collector output can ________ current, but it cannot ________.</p>","sink, source current","source, sink current","sink, source voltage","source, sink voltage",,A,
<p>Why is a decoupling capacitor needed for TTL ICs and where should it be connected?</p>,"to block dc, connect to input pins","to reduce noise, connect to input pins","to reduce the effects of noise, connect between power supply and ground",,,C,
"<p>Using the schematic diagram of a TTL NAND gate, determine the state of each transistor (ON or OFF) when all inputs are high.</p>","<i>Q</i><sub>1</sub>-ON, <i>Q</i><sub>2</sub>-OFF, <i>Q</i><sub>3</sub>-ON, <i>Q</i><sub>4</sub>-OFF","<i>Q</i><sub>1</sub>-ON, <i>Q</i><sub>2</sub>-ON, <i>Q</i><sub>3</sub>-OFF, <i>Q</i><sub>4</sub>-OFF","<i>Q</i><sub>1</sub>-OFF, <i>Q</i><sub>2</sub>-OFF, <i>Q</i><sub>3</sub>-ON, <i>Q</i><sub>4</sub>-ON","<i>Q</i><sub>1</sub>-OFF, <i>Q</i><sub>2</sub>-ON, <i>Q</i><sub>3</sub>-OFF, <i>Q</i><sub>4</sub>-ON",,D,
"<p>If all inputs to a TTL NAND gate are low, what is the ON, OFF condition of each transistor in the circuit?</p>","<i>Q</i><sub>1</sub>-ON, <i>Q</i><sub>2</sub>-OFF, <i>Q</i><sub>3</sub>-ON, <i>Q</i><sub>4</sub>-OFF","<i>Q</i><sub>1</sub>-ON, <i>Q</i><sub>2</sub>-ON, <i>Q</i><sub>3</sub>-OFF, <i>Q</i><sub>4</sub>-OFF","<i>Q</i><sub>1</sub>-OFF, <i>Q</i><sub>2</sub>-OFF, <i>Q</i><sub>3</sub>-ON, <i>Q</i><sub>4</sub>-ON","<i>Q</i><sub>1</sub>-OFF, <i>Q</i><sub>2</sub>-ON, <i>Q</i><sub>3</sub>-OFF, <i>Q</i><sub>4</sub>-ON",,A,
<p>Which of the following summarizes the important features of emitter-coupled logic (ECL)?</p>,"low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption","good noise immunity, negative logic, high-frequency capability, low power dissipation, and short propagation time","low propagation time, high-frequency response, low power consumption, and high output voltage swings","poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power",,A,
<p>Why is a pull-up resistor needed for an open collector gate?</p>,to provide <i>V<sub>cc</sub></i> for the IC,to provide ground for the IC,to provide the HIGH voltage,to provide the LOW voltage,,C,
<p>Why is a pull-up resistor needed when connecting TTL logic to CMOS logic?</p>,to increase the output LOW voltage,to decrease the output LOW voltage,to increase the output HIGH voltage,to decrease the output HIGH voltage,,C,
"<p>The word ""interfacing"" as applied to digital electronics usually means:</p>",a conditioning circuit connected between a standard TTL NAND gate and a standard TTL OR gate,a circuit connected between the driver and load to condition a signal so that it is compatible with the load,any gate that is a TTL operational amplifier designed to condition signals between NMOS transistors,any TTL circuit that is an input buffer stage,,B,
<p>The rise time (<i>t<sub>r</sub></i>) is the time it takes for a pulse to rise from its ________ point up to its ________ point. The fall time (<i>t<sub>f</sub></i>) is the length of time it takes to fall from the ________ to the ________ point.</p>,"10%, 90%, 90%, 10%","90%, 10%, 10%, 90%","20%, 80%, 80%, 20%","10%, 70.7%, 70.7%, 10%",,A,
<p>The term buffer/driver signifies the ability to provide low output currents to drive light loads.</p>,True,False,,,,B,
<p>PMOS and NMOS ________.</p>,represent MOSFET devices utilizing either <i>P</i>-channel or <i>N</i>-channel devices exclusively within a given gate,are enhancement-type CMOS devices used to produce a series of high-speed logic known as 74HC,"represent positive and negative MOS-type devices, which can be operated from differential power supplies and are compatible with operational amplifiers",None of the above,,A,
<p>Why is the operating frequency for CMOS devices critical for determining power dissipation?</p>,"At low frequencies, power dissipation increases.","At high frequencies, the gate will only be able to deliver 70.7 % of rated power.","At high frequencies, charging and discharging the gate capacitance will draw a heavy current from the power supply and thus increase power dissipation.","At high frequencies, the gate will only be able to deliver 70.7 % of rated power and charging and discharging the gate capacitance will draw a heavy current from the power supply and thus increase power dissipation.",,C,
<p>Ten TTL loads per TTL driver is known as:</p>,noise immunity,fan-out,power dissipation,propagation delay,,B,
<p>The problem of different current requirements when CMOS logic circuits are driving TTL logic circuits can usually be overcome by the addition of:</p>,a CMOS inverting bilateral switch between the stages,a TTL tristate inverting buffer between the stages,a CMOS noninverting bilateral switch between the stages,a CMOS buffer or inverting buffer,,D,
<p>Totem-pole outputs ________ be connected ________ because ________.</p>,"can, in parallel, sometimes higher current is required","cannot, together, if the outputs are in opposite states excessively high currents can damage one or both devices","should, in series, certain applications may require higher output voltage","can, together, together they can handle larger load currents and higher output voltages",,B,
<p>The high input impedance of MOSFETs:</p>,allows faster switching,reduces input current and power dissipation,prevents dense packing,creates low-noise reactions,,B,
<p>The output current capability of a single 7400 NAND gate when HIGH is called ________.</p>,source current,sink current,<i>I</i><sub>OH</sub>,source current of <i>I</i><sub>OH</sub>,,A,
<p>The time needed for an output to change from the result of an input change is known as:</p>,noise immunity,fan-out,propagation delay,rise time,,C,
<p>The problem of interfacing IC logic families that have different supply voltages (<i>V<sub>CC</sub></i>'s) can be solved by using a:</p>,level-shifter,tristate shifter,decoupling capacitor,pull-down resistor,,A,
<p>What is the advantage of using low-power Schottky (LS) over standard TTL logic?</p>,more power dissipation,less power dissipation,cost is less,cost is more,,B,
<p>When is a level-shifter circuit needed in interfacing logic?</p>,A level shifter is always needed.,A level shifter is never needed.,when the supply voltages are the same,when the supply voltages are different,,D,
<p>A TTL totem-pole circuit is designed so that the output transistors:</p>,are always on together,provide linear phase splitting,provide voltage regulation,are never on together,,D,
<p>The most common TTL series ICs are:</p>,E-MOSFET,7400,quad,AC00,,B,
<p>Fan-out is determined by taking the ________ result(s) of ________.</p>,"smaller, <img src=""/_files/images/digital-electronics/basic-digital-electronics/mca9_1009a1.gif""/>","larger, <img src=""/_files/images/digital-electronics/basic-digital-electronics/mca9_1009b1.gif""/>","smaller, <img src=""/_files/images/digital-electronics/basic-digital-electronics/mca9_1009c1.gif""/>","average, <img src=""/_files/images/digital-electronics/basic-digital-electronics/mca9_1009d1.gif""/>",,C,
<p>Which family of devices has the characteristic of preventing saturation during operation?</p>,TTL,MOS,ECL,IIL,,C,
<p>How many 74LSTTL logic gates can be driven from a 74TTL gate?</p>,10,20,200,400,,B,
<p>What is the difference between the 74HC00 series and the 74HCT00 series of CMOS logic?</p>,The HCT series is faster.,The HCT series is slower.,The HCT series is input and output voltage compatible with TTL.,The HCT series is not input and output voltage compatible with TTL.,,C,
"<p>From the following specifications determine the fan-out for the logic family. <br/><img src=""/_files/images/digital-electronics/basic-digital-electronics/mcq9_1013_1.gif""/></p>","HIGH state is 16, LOW state is 8","HIGH state is 8, LOW state is 16","HIGH state is 4, LOW state is 8","HIGH state is 8, LOW state is 4",,B,
<p>Why are the maximum value of <i>V</i><sub>OL</sub> and the minimum value of <i>V</i><sub>OH</sub> used to determine the noise margin rather than the typical values for these parameters?</p>,These are worst-case conditions.,These are normal conditions.,These are best-case conditions.,It doesn't matter what values are used.,,A,
<p>What is the standard TTL noise margin?</p>,5.0 V,0.0 V,0.8 V,0.4 V,,D,
<p>How can ECL have both a NOR and an OR output?</p>,ECL does not have this feature.,They are simply the inverse of each other.,,,,B,
<p>Which logic family is characterized by a multiemitter transistor on the input?</p>,ECL,CMOS,TTL,None of the above,,C,
<p>How is the speed–power product of a logic family determined?</p>,"The propagation delay in <img align=""middle"" src=""/_files/images/digital-electronics/basic-digital-electronics/mu.gif""/>s is multiplied by the power dissipation in mW.","The propagation delay in ms is multiplied by the power dissipation in <img align=""middle"" src=""/_files/images/digital-electronics/basic-digital-electronics/mu.gif""/>W.",The propagation delay in ns is multiplied by the power dissipation in mW.,"The propagation delay in ns is multiplied by the power dissipation in <img align=""middle"" src=""/_files/images/digital-electronics/basic-digital-electronics/mu.gif""/>W.",,C,
<p>The problem of the V<sub>OH(min)</sub> of a TTL IC being too low to drive a CMOS circuit and meet the CMOS requirement of V<sub>IH(min)</sub> is usually easily overcome by:</p>,adding a fixed voltage-divider bias resistive network at the output of the TTL device,avoiding this condition and only using TTL to drive TTL,adding an external pull-down resistor to ground,adding an external pull-up resistor to <i>V<sub>CC</sub></i>,,D,
<p>How does the 4000 series of CMOS logic compare in terms of speed and power dissipation to the standard family of TTL logic?</p>,more power dissipation and slower speed,more power dissipation and faster speed,less power dissipation and faster speed,less power dissipation and slower speed,,D,
<p>What should be done with unused inputs to a TTL NAND gate?</p>,let them float,tie them LOW,tie them HIGH,,,C,
<p>The TTL HIGH level source current is higher than the LOW level sinking current.</p>,True,False,,,,B,
