

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 2826 clock pin(s) of sequential element(s)
0 instances converted, 2826 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0003       USBClock_CI         port                   83         logicUSBFifo_FifoData_DOio[0]
=====================================================================================================
========================================================================================================== Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       logicClockPLL.pll     pmi_pll                2453       BCAVIAR2WSAER_WSAER_reqio           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       adcClockPLL.pll       pmi_pll                373        apsAdcSM_APSChipColSRClock_SOio     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

