//
// File created by:  xrun
// Do not modify this file
//
+TESTFILE1=/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/verilog/FULLSCAN_PARALLEL/VER.FULLSCAN.data.scan.ex1.ts1.verilog
+TESTFILE2=/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/verilog/FULLSCAN_PARALLEL/VER.FULLSCAN.data.logic.ex1.ts2.verilog
+TESTFILE2=/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/verilog/FULLSCAN_PARALLEL/VER.FULLSCAN.data.logic.ex1.ts3.verilog
+TESTFILE2=/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/testresults/verilog/FULLSCAN_PARALLEL/VER.FULLSCAN.data.IDDq.ex1.ts4.verilog
+HEARTBEAT
+FAILSET
+access+rwc
+xmstatus
+xm64bit
+xmtimescale+1ns/1ps
+xmoverride_timescale
+xmseq_udp_delay+2ps
+libext+.v+.V+.z+.Z+.gz
+xmlibdirname+/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/Inca_libs_12_06_09
-amsdlibdir
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/Inca_libs_12_06_09/AMSD
-ACCESS
+rwc
-STATUS
-timescale
1ns/1ps
-OVERRIDE_TIMESCALE
-SEQ_UDP_DELAY
2ps
-MESSAGES
-XLMODE
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/Inca_libs_12_06_09/run.lnx8664.20.03.d
-RUNMODE
-CDSLIB
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/Inca_libs_12_06_09/run.lnx8664.20.03.d/cds.lib
-HDLVAR
/users/Cours/ele8304/12/Labs/implement/lab2/implementation/atpg/syn/Inca_libs_12_06_09/run.lnx8664.20.03.d/hdl.var
-WORK
worklib
-HASXLMODE
