Information: Layer ME1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer ME5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer AL_RDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer ME1 : 0.0003 0.00021 (RCEX-011)
Information: Library Derived Res for layer ME1 : 0.0018 0.0028 (RCEX-011)
Information: Library Derived Cap for layer ME2 : 0.00029 0.0002 (RCEX-011)
Information: Library Derived Res for layer ME2 : 0.0015 0.0024 (RCEX-011)
Information: Library Derived Cap for layer ME3 : 0.00029 0.0002 (RCEX-011)
Information: Library Derived Res for layer ME3 : 0.0015 0.0024 (RCEX-011)
Information: Library Derived Cap for layer ME4 : 0.00028 0.0002 (RCEX-011)
Information: Library Derived Res for layer ME4 : 0.0015 0.0024 (RCEX-011)
Information: Library Derived Cap for layer ME5 : 0.00052 0.00033 (RCEX-011)
Information: Library Derived Res for layer ME5 : 9.9e-05 0.00019 (RCEX-011)
Information: Library Derived Cap for layer AL_RDL : 0.00031 0.0002 (RCEX-011)
Information: Library Derived Res for layer AL_RDL : 8.6e-06 1.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.0002 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0015 0.0024 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.0002 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0024 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0032 0.00038 (RCEX-011)

LIM SUMMARY

             cap       res    dir  name
  [ 0]  0.000228  0.001422    V    ME2
  [ 1]  0.000227  0.001437    H    ME3
  [ 2]  0.000212  0.001422    V    ME4
Generating congestion map using Zroute global route ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 4268 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cut layer TMV_RDL has invalid minimum width specified
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = ME2
Cell Max-Routing-Layer = ME4
Information: Multiple default contact VI1_2_VV found for layer VI1. (ZRT-021)
Information: Multiple default contact VI1_1_VH found for layer VI1. (ZRT-021)
Information: Multiple default contact VI1_2_HH found for layer VI1. (ZRT-021)
Information: Multiple default contact VI1_1_FRAM found for layer VI1. (ZRT-021)
Information: Multiple default contact VI2_1_HH found for layer VI2. (ZRT-021)
Information: Multiple default contact VI2_1_FRAM found for layer VI2. (ZRT-021)
Information: Multiple default contact VI3_1_FRAM found for layer VI3. (ZRT-021)
Via on layer (VI4) needs more than one tracks
Warning: Layer ME4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (TMV_RDL) needs more than one tracks
Warning: Layer ME5 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 2.150. (ZRT-026)
Via on layer (TMV_RDL) needs more than one tracks
Warning: Layer AL_RDL pitch 4.600 may be too small: wire/via-down 5.100, wire/via-up 4.600. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  109  Alloctr  111  Proc   16 
[End of Read DB] Total (MB): Used  116  Alloctr  117  Proc 4284 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,606.40,607.60)
Number of routing layers = 6
layer ME1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer ME2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer ME3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer ME4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer ME5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer AL_RDL, dir Ver, min width = 3.00, min space = 1.60 pitch = 4.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used  130  Alloctr  132  Proc 4284 
Net statistics:
Total number of nets     = 65806
Number of nets to route  = 58247
Number of single or zero port nets = 7030
529 nets are fully connected,
 of which 529 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  154  Proc 4284 
Average gCell capacity  4.05	 on layer (1)	 ME1
Average gCell capacity  7.00	 on layer (2)	 ME2
Average gCell capacity  6.99	 on layer (3)	 ME3
Average gCell capacity  7.00	 on layer (4)	 ME4
Average gCell capacity  3.50	 on layer (5)	 ME5
Average gCell capacity  0.00	 on layer (6)	 AL_RDL
Average number of tracks per gCell 7.00	 on layer (1)	 ME1
Average number of tracks per gCell 7.00	 on layer (2)	 ME2
Average number of tracks per gCell 7.00	 on layer (3)	 ME3
Average number of tracks per gCell 7.00	 on layer (4)	 ME4
Average number of tracks per gCell 3.50	 on layer (5)	 ME5
Average number of tracks per gCell 0.31	 on layer (6)	 AL_RDL
Number of gCells = 1127532
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  156  Proc 4284 
Warning: Macro pin (SYHVTFA55_64X25X1CM2 DI[14]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[48]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[49]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[4]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[50]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[51]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[52]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[53]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[54]) does not have access edge. (ZRT-105)
Warning: Macro pin (SYHVTFA55_64X64X1CM2 DI[55]) does not have access edge. (ZRT-105)
Note - message 'ZRT-105' limit (10) exceeded.  Remainder will be suppressed.
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   35  Alloctr   39  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  157  Proc 4284 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  157  Proc 4284 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   39  Alloctr   39  Proc   36 
[End of Initial Routing] Total (MB): Used  191  Alloctr  196  Proc 4321 
Initial. Routing result:
Initial. Both Dirs: Overflow = 24195 Max = 10 GRCs = 19186 (5.10%)
Initial. H routing: Overflow = 19993 Max =  8 (GRCs =  4) GRCs = 14041 (7.47%)
Initial. V routing: Overflow =  4202 Max = 10 (GRCs =  1) GRCs =  5145 (2.74%)
Initial. ME1        Overflow =     8 Max =  0 (GRCs = 17) GRCs =    17 (0.01%)
Initial. ME2        Overflow =  2424 Max = 10 (GRCs =  1) GRCs =  3541 (1.88%)
Initial. ME3        Overflow = 19985 Max =  8 (GRCs =  4) GRCs = 14024 (7.46%)
Initial. ME4        Overflow =  1778 Max =  4 (GRCs =  2) GRCs =  1604 (0.85%)
Initial. ME5        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AL_RDL     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1684582.81
Initial. Layer ME1 wire length = 152.54
Initial. Layer ME2 wire length = 408870.33
Initial. Layer ME3 wire length = 801467.65
Initial. Layer ME4 wire length = 474092.29
Initial. Layer ME5 wire length = 0.00
Initial. Layer AL_RDL wire length = 0.00
Initial. Total Number of Contacts = 445387
Initial. Via VI1_1_HV count = 210730
Initial. Via VI2_1_VH count = 198555
Initial. Via VI3_1_HV count = 36102
Initial. Via VI4_1_VH count = 0
Initial. Via VIA_RDL_VH count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:05 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    1 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  199  Proc 4323 
phase1. Routing result:
phase1. Both Dirs: Overflow =  5099 Max = 9 GRCs =  5096 (1.36%)
phase1. H routing: Overflow =  3479 Max = 7 (GRCs =  1) GRCs =  2917 (1.55%)
phase1. V routing: Overflow =  1619 Max = 9 (GRCs =  1) GRCs =  2179 (1.16%)
phase1. ME1        Overflow =    17 Max = 0 (GRCs = 35) GRCs =    35 (0.02%)
phase1. ME2        Overflow =  1480 Max = 9 (GRCs =  1) GRCs =  2042 (1.09%)
phase1. ME3        Overflow =  3462 Max = 7 (GRCs =  1) GRCs =  2882 (1.53%)
phase1. ME4        Overflow =   139 Max = 2 (GRCs =  2) GRCs =   137 (0.07%)
phase1. ME5        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AL_RDL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1750648.37
phase1. Layer ME1 wire length = 531.15
phase1. Layer ME2 wire length = 417864.76
phase1. Layer ME3 wire length = 795971.44
phase1. Layer ME4 wire length = 536189.41
phase1. Layer ME5 wire length = 91.62
phase1. Layer AL_RDL wire length = 0.00
phase1. Total Number of Contacts = 456645
phase1. Via VI1_1_HV count = 210904
phase1. Via VI2_1_VH count = 199882
phase1. Via VI3_1_HV count = 45743
phase1. Via VI4_1_VH count = 116
phase1. Via VIA_RDL_VH count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:04 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    0  Proc    2 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  199  Proc 4325 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1076 Max = 6 GRCs =  1272 (0.34%)
phase2. H routing: Overflow =   544 Max = 4 (GRCs =  2) GRCs =   509 (0.27%)
phase2. V routing: Overflow =   531 Max = 6 (GRCs =  2) GRCs =   763 (0.41%)
phase2. ME1        Overflow =    22 Max = 1 (GRCs =  1) GRCs =    43 (0.02%)
phase2. ME2        Overflow =   512 Max = 6 (GRCs =  2) GRCs =   744 (0.40%)
phase2. ME3        Overflow =   522 Max = 4 (GRCs =  2) GRCs =   466 (0.25%)
phase2. ME4        Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.01%)
phase2. ME5        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AL_RDL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1796034.18
phase2. Layer ME1 wire length = 668.54
phase2. Layer ME2 wire length = 439733.89
phase2. Layer ME3 wire length = 796542.33
phase2. Layer ME4 wire length = 558976.46
phase2. Layer ME5 wire length = 112.95
phase2. Layer AL_RDL wire length = 0.00
phase2. Total Number of Contacts = 459832
phase2. Via VI1_1_HV count = 210961
phase2. Via VI2_1_VH count = 201403
phase2. Via VI3_1_HV count = 47322
phase2. Via VI4_1_VH count = 146
phase2. Via VIA_RDL_VH count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  199  Proc 4328 
phase3. Routing result:
phase3. Both Dirs: Overflow =   731 Max = 6 GRCs =   907 (0.24%)
phase3. H routing: Overflow =   300 Max = 4 (GRCs =  1) GRCs =   284 (0.15%)
phase3. V routing: Overflow =   430 Max = 6 (GRCs =  1) GRCs =   623 (0.33%)
phase3. ME1        Overflow =    24 Max = 1 (GRCs =  3) GRCs =    45 (0.02%)
phase3. ME2        Overflow =   422 Max = 6 (GRCs =  1) GRCs =   615 (0.33%)
phase3. ME3        Overflow =   276 Max = 4 (GRCs =  1) GRCs =   239 (0.13%)
phase3. ME4        Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase3. ME5        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. AL_RDL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1800910.53
phase3. Layer ME1 wire length = 706.52
phase3. Layer ME2 wire length = 441437.45
phase3. Layer ME3 wire length = 796725.30
phase3. Layer ME4 wire length = 561920.69
phase3. Layer ME5 wire length = 120.56
phase3. Layer AL_RDL wire length = 0.00
phase3. Total Number of Contacts = 460408
phase3. Via VI1_1_HV count = 210984
phase3. Via VI2_1_VH count = 201548
phase3. Via VI3_1_HV count = 47718
phase3. Via VI4_1_VH count = 158
phase3. Via VIA_RDL_VH count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[End of Whole Chip Routing] Stage (MB): Used   79  Alloctr   82  Proc   43 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  199  Proc 4328 

Congestion utilization per direction:
Average vertical track utilization   = 32.78 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 24.65 %
Peak    horizontal track utilization = 110.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  191  Proc 4328 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:18 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[GR: Done] Stage (MB): Used  180  Alloctr  184  Proc   59 
[GR: Done] Total (MB): Used  186  Alloctr  191  Proc 4328 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:18 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[End of Global Routing] Stage (MB): Used  150  Alloctr  154  Proc   59 
[End of Global Routing] Total (MB): Used  157  Alloctr  161  Proc 4328 
 
****************************************
Report : congestion
Design : cva6
Version: S-2021.06-SP4
Date   : Thu Nov 14 12:00:31 2024
****************************************

Both Dirs: Overflow = 731 Max = 6 (1 GRCs) GRCs = 907 (0.24%)
H routing: Overflow = 300 Max = 4 (1 GRCs) GRCs = 284  (0.15%)
V routing: Overflow = 430 Max = 6 (1 GRCs) GRCs = 623  (0.33%)
1
