// Seed: 1325023750
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input wand module_0,
    input wire id_3
    , id_18,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri id_7,
    input wor id_8,
    output supply0 id_9,
    input wand id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16
);
  assign id_9 = -1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    input  tri1  id_2
    , id_5,
    input  uwire id_3
);
  assign id_5 = 1;
  buf primCall (id_0, id_2);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_13 = 0;
endmodule
