# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Master_Slave_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/EET\ 132/EET132Projects/Lab5ChrisThomas/Lab5Part2 {C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2/D_Latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:32 on May 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2" C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2/D_Latch.v 
# -- Compiling module D_Latch
# 
# Top level modules:
# 	D_Latch
# End time: 16:25:32 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/EET\ 132/EET132Projects/Lab5ChrisThomas/Lab5Part2 {C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2/Master_Slave.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:32 on May 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2" C:/Users/Chris/Documents/EET 132/EET132Projects/Lab5ChrisThomas/Lab5Part2/Master_Slave.v 
# -- Compiling module Master_Slave
# 
# Top level modules:
# 	Master_Slave
# End time: 16:25:32 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Master_Slave
# vsim work.Master_Slave 
# Start time: 16:25:38 on May 30,2020
# Loading work.Master_Slave
# Loading work.D_Latch
add wave -position insertpoint  \
sim:/Master_Slave/SW
force -freeze {sim:/Master_Slave/SW[1]} 1 0
force -freeze {sim:/Master_Slave/SW[0]} 0 0
force -freeze {sim:/Master_Slave/SW[1]} St1 0
add wave -position insertpoint  \
{sim:/Master_Slave/LEDR[0]}
run
force -freeze {sim:/Master_Slave/SW[0]} 1 0
run
force -freeze {sim:/Master_Slave/SW[0]} 0 0
restart
force -freeze {sim:/Master_Slave/SW[0]} 0 0
force -freeze {sim:/Master_Slave/SW[1]} 0 0
run
force -freeze {sim:/Master_Slave/SW[1]} 1 0
force -freeze {sim:/Master_Slave/SW[0]} 1 0
run
force -freeze {sim:/Master_Slave/SW[1]} 0 0
run
force -freeze {sim:/Master_Slave/SW[1]} 1 0
run
# End time: 16:32:14 on May 30,2020, Elapsed time: 0:06:36
# Errors: 0, Warnings: 0
