HLE: ! path: /dev_hdd0/game/
HLE: W No pause.bin found, Auto Pause will not work.
HLE: W No pause.bin found, Auto Pause will not work.
LDR: ! Loading 'D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287/USRDIR/BOOT.BIN'...
LDR: !  
LDR: ! Mount info:
LDR: ! /dev_hdd0/ -> ./dev_hdd0/
LDR: ! /dev_hdd1/ -> ./dev_hdd1/
LDR: ! /dev_flash/ -> ./dev_flash/
LDR: ! /dev_usb000/ -> ./dev_usb000/
LDR: ! /dev_usb/ -> ./dev_usb000/
LDR: ! /app_home/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287/
LDR: ! /dev_bdvd/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287//../
LDR: ! /host_root/ -> 
LDR: ! /app_home/PS3_GAME/USRDIR/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287//USRDIR/
LDR: ! /dev_flash2/ -> ./dev_flash2/
LDR: ! /app_home/Game/PS3_GAME/USRDIR/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287//USRDIR/
LDR: ! //dev_hdd0/ -> ./dev_hdd0/
LDR: ! / -> D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287//USRDIR/
LDR: !  
LDR: ! Title: DuckTales: Remastered
LDR: ! Serial: NPEB01287
LDR: !  
MEM: ! Initializing memory: m_base_addr = 0x67fa720000
MEM: ! Memory initialized.
LDR: ! Imported function 'cellRtcGetCurrentTick' in 'cellRtc' module
LDR: ! Imported function 'cellRtcConvertUtcToLocalTime' in 'cellRtc' module
LDR: ! Imported function 'sys_net_initialize_network_ex' in 'sys_net' module
LDR: ! Imported function 'sys_net_finalize_network' in 'sys_net' module
LDR: ! Imported function 'recvfrom' in 'sys_net' module
LDR: ! Imported function 'listen' in 'sys_net' module
LDR: W Unimplemented function 'socketselect' in 'sys_net' module
LDR: ! Imported function '_sys_net_errno_loc' in 'sys_net' module
LDR: ! Imported function 'connect' in 'sys_net' module
LDR: ! Imported function 'socketclose' in 'sys_net' module
LDR: W Unimplemented function 'gethostbyname' in 'sys_net' module
LDR: ! Imported function 'setsockopt' in 'sys_net' module
LDR: ! Imported function 'sendto' in 'sys_net' module
LDR: ! Imported function 'socket' in 'sys_net' module
LDR: ! Imported function 'bind' in 'sys_net' module
LDR: ! Imported function 'accept' in 'sys_net' module
LDR: ! Imported function 'inet_addr' in 'sys_net' module
LDR: ! Imported function 'send' in 'sys_net' module
LDR: ! Imported function 'recv' in 'sys_net' module
LDR: ! Imported function 'cellGcmGetTiledPitchSize' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetDisplayInfo' in 'cellGcmSys' module
LDR: ! Imported function '_cellGcmInitBody' in 'cellGcmSys' module
LDR: ! Imported function '_cellGcmSetFlipCommand' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmAddressToOffset' in 'cellGcmSys' module
LDR: ! Imported function '_cellGcmFunc15' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmBindTile' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmSetFlipMode' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetDefaultCommandWordSize' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetLastFlipTime' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetDefaultSegmentWordSize' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetCurrentDisplayBufferId' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmSetDefaultFifoSize' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmBindZcull' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmMapMainMemory' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmSetDisplayBuffer' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetControlRegister' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmSetTileInfo' in 'cellGcmSys' module
LDR: ! Imported function '_cellGcmSetFlipCommandWithWaitLabel' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmUnmapIoAddress' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetConfiguration' in 'cellGcmSys' module
LDR: ! Imported function 'cellGcmGetLabelAddress' in 'cellGcmSys' module
LDR: ! Imported function 'cellAudioCreateNotifyEventQueue' in 'cellAudio' module
LDR: ! Imported function 'cellAudioSetNotifyEventQueue' in 'cellAudio' module
LDR: ! Imported function 'cellAudioGetPortTimestamp' in 'cellAudio' module
LDR: ! Imported function 'cellAudioPortClose' in 'cellAudio' module
LDR: ! Imported function 'cellAudioPortStop' in 'cellAudio' module
LDR: ! Imported function 'cellAudioGetPortConfig' in 'cellAudio' module
LDR: W Unimplemented function 'cellAudioAdd6chData' in 'cellAudio' module
LDR: ! Imported function 'cellAudioPortStart' in 'cellAudio' module
LDR: ! Imported function 'cellAudioAdd2chData' in 'cellAudio' module
LDR: ! Imported function 'cellAudioPortOpen' in 'cellAudio' module
LDR: ! Imported function 'cellAudioAddData' in 'cellAudio' module
LDR: ! Imported function 'cellAudioGetPortBlockTag' in 'cellAudio' module
LDR: ! Imported function 'cellAudioRemoveNotifyEventQueue' in 'cellAudio' module
LDR: ! Imported function 'cellAudioInit' in 'cellAudio' module
LDR: ! Imported function 'cellAudioQuit' in 'cellAudio' module
LDR: ! Imported function 'cellPadInit' in 'sys_io' module
LDR: ! Imported function 'cellPadEnd' in 'sys_io' module
LDR: ! Imported function 'cellPadSetPortSetting' in 'sys_io' module
LDR: ! Imported function 'cellPadGetData' in 'sys_io' module
LDR: ! Imported function 'cellPadGetInfo2' in 'sys_io' module
LDR: ! Imported function 'cellPadSetActDirect' in 'sys_io' module
LDR: ! Imported function 'cellSpursAttributeSetNamePrefix' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursAttributeEnableSpuPrintfIfAvailable' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursCreateJobChainWithAttribute' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursJobChainAttributeInitialize' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursAttributeInitialize' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursJoinJobChain' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursInitializeWithAttribute' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursFinalize' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursRunJobChain' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursQueueDetachLv2EventQueue' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursQueueInitialize' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursTasksetAttributeInitialize' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursDestroyTaskset2' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursEventFlagDetachLv2EventQueue' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursEventFlagWait' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursCreateTaskset2' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursEventFlagInitialize' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursTasksetAttributeSetName' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursEventFlagAttachLv2EventQueue' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursQueuePushBody' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursJoinTaskset' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursShutdownTaskset' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursJoinTask2' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursCreateTask' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursCreateTasksetWithAttribute' in 'cellSpurs' module
LDR: ! Imported function '_cellSpursTasksetAttribute2Initialize' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursCreateTask2WithBinInfo' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursQueueAttachLv2EventQueue' in 'cellSpurs' module
LDR: ! Imported function 'cellSpursEventFlagSet' in 'cellSpurs' module
LDR: ! Imported function 'cellNetCtlNetStartDialogLoadAsync' in 'cellNetCtl' module
LDR: ! Imported function 'cellNetCtlNetStartDialogUnloadAsync' in 'cellNetCtl' module
LDR: ! Imported function 'cellNetCtlTerm' in 'cellNetCtl' module
LDR: ! Imported function 'cellNetCtlInit' in 'cellNetCtl' module
LDR: ! Imported function 'cellSysutilUnregisterCallback' in 'cellSysutil' module
LDR: ! Imported function 'cellVideoOutConfigure' in 'cellSysutil' module
LDR: ! Imported function 'cellSysutilCheckCallback' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogUnloadAsync' in 'cellSysutil' module
LDR: ! Imported function 'cellSysutilGetSystemParamInt' in 'cellSysutil' module
LDR: ! Imported function 'cellMsgDialogAbort' in 'cellSysutil' module
LDR: ! Imported function 'cellMsgDialogOpen2' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogLoadAsync' in 'cellSysutil' module
LDR: ! Imported function 'cellVideoOutGetState' in 'cellSysutil' module
LDR: ! Imported function 'cellSaveDataAutoSave2' in 'cellSysutil' module
LDR: ! Imported function 'cellSysutilRegisterCallback' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetKeyLayoutOption' in 'cellSysutil' module
LDR: ! Imported function 'cellSaveDataAutoLoad2' in 'cellSysutil' module
LDR: ! Imported function 'cellAudioOutConfigure' in 'cellSysutil' module
LDR: ! Imported function 'cellSysutilGetBgmPlaybackStatus' in 'cellSysutil' module
LDR: ! Imported function 'cellAudioOutGetSoundAvailability' in 'cellSysutil' module
LDR: W Unknown module 'cellSysutilAvconfExt'
LDR: ! Imported function 'cellVideoOutSetGamma' in 'cellSysutilAvconfExt' module
LDR: ! Imported function 'cellAudioInGetAvailableDeviceInfo' in 'cellSysutilAvconfExt' module
LDR: ! Imported function 'cellAudioInSetDeviceMode' in 'cellSysutilAvconfExt' module
LDR: ! Imported function 'cellAudioInRegisterDevice' in 'cellSysutilAvconfExt' module
LDR: ! Imported function 'cellAudioInUnregisterDevice' in 'cellSysutilAvconfExt' module
LDR: ! Imported function 'sceNpBasicGetFriendListEntry' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreGetRankingByNpId' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreRecordScore' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreDestroyTitleCtx' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreInit' in 'sceNp' module
LDR: ! Imported function 'sceNpBasicSetPresence' in 'sceNp' module
LDR: ! Imported function 'sceNpTerm' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerUnregisterCallback' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerGetContentRatingFlag' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreCreateTransactionCtx' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreTerm' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerGetStatus' in 'sceNp' module
LDR: ! Imported function 'sceNpBasicGetFriendListEntryCount' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreCreateTitleCtx' in 'sceNp' module
LDR: ! Imported function 'sceNpBasicRegisterHandler' in 'sceNp' module
LDR: ! Imported function 'sceNpInit' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreDestroyTransactionCtx' in 'sceNp' module
LDR: ! Imported function 'sceNpProfileCallGui' in 'sceNp' module
LDR: ! Imported function 'sceNpUtilCmpNpId' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerRegisterCallback' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerGetChatRestrictionFlag' in 'sceNp' module
LDR: ! Imported function 'sceNpDrmIsAvailable2' in 'sceNp' module
LDR: ! Imported function 'sceNpDrmExecuteGamePurchase' in 'sceNp' module
LDR: ! Imported function 'sceNpScoreGetRankingByRange' in 'sceNp' module
LDR: ! Imported function 'sceNpManagerGetNpId' in 'sceNp' module
LDR: ! Imported function 'cellSysmoduleUnloadModule' in 'cellSysmodule' module
LDR: ! Imported function 'cellSysmoduleLoadModule' in 'cellSysmodule' module
LDR: ! Imported function 'cellSysmoduleInitialize' in 'cellSysmodule' module
LDR: ! Imported function 'cellSysmoduleIsLoaded' in 'cellSysmodule' module
LDR: ! Imported function 'sceNpTrophyRegisterContext' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyCreateHandle' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyGetRequiredDiskSpace' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyDestroyContext' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyInit' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyDestroyHandle' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyUnlockTrophy' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyTerm' in 'sceNpTrophy' module
LDR: ! Imported function 'sceNpTrophyCreateContext' in 'sceNpTrophy' module
LDR: ! Imported function 'cellGameGetParamString' in 'cellGame' module
LDR: ! Imported function 'cellGameContentPermit' in 'cellGame' module
LDR: ! Imported function 'cellGameBootCheck' in 'cellGame' module
LDR: W Unimplemented function 'UCS2stoUTF8s' in 'cellL10n' module
LDR: W Unimplemented function 'UTF8stoUCS2s' in 'cellL10n' module
LDR: W Unimplemented function 'cellMicOpenEx' in 'cellMic' module
LDR: W Unimplemented function 'cellMicRead' in 'cellMic' module
LDR: W Unimplemented function 'cellMicIsAttached' in 'cellMic' module
LDR: W Unimplemented function 'cellMicSetNotifyEventQueue' in 'cellMic' module
LDR: W Unimplemented function 'cellMicClose' in 'cellMic' module
LDR: W Unimplemented function 'cellMicStart' in 'cellMic' module
LDR: W Unimplemented function 'cellMicStop' in 'cellMic' module
LDR: ! Imported function 'cellFsRmdir' in 'sys_fs' module
LDR: ! Imported function 'cellFsClose' in 'sys_fs' module
LDR: ! Imported function 'cellFsOpendir' in 'sys_fs' module
LDR: ! Imported function 'cellFsRead' in 'sys_fs' module
LDR: ! Imported function 'cellFsReaddir' in 'sys_fs' module
LDR: ! Imported function 'cellFsSdataOpenByFd' in 'sys_fs' module
LDR: ! Imported function 'cellFsOpen' in 'sys_fs' module
LDR: ! Imported function 'cellFsStat' in 'sys_fs' module
LDR: ! Imported function 'cellFsUnlink' in 'sys_fs' module
LDR: ! Imported function 'cellFsFsync' in 'sys_fs' module
LDR: ! Imported function 'cellFsLseek' in 'sys_fs' module
LDR: ! Imported function 'cellFsGetFreeSize' in 'sys_fs' module
LDR: ! Imported function 'cellFsSdataOpen' in 'sys_fs' module
LDR: ! Imported function 'cellFsMkdir' in 'sys_fs' module
LDR: ! Imported function 'cellFsWrite' in 'sys_fs' module
LDR: ! Imported function 'cellFsFstat' in 'sys_fs' module
LDR: ! Imported function 'cellFsClosedir' in 'sys_fs' module
LDR: ! Imported function 'sys_lwmutex_lock' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwmutex_unlock' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwcond_destroy' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_ppu_thread_create' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_prx_load_module' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwcond_wait' in 'sysPrxForUser' module
LDR: ! Imported function '_sys_process_atexitspawn' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwmutex_create' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_ppu_thread_get_id' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_prx_register_library' in 'sysPrxForUser' module
LDR: ! Imported function 'Unknown func id: 0x4f7172c9' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_initialize_tls' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_time_get_system_time' in 'sysPrxForUser' module
LDR: ! Imported function '_sys_process_at_Exitspawn' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_prx_exitspawn_with_level' in 'sysPrxForUser' module
LDR: W Unimplemented function 'sys_prx_load_module_on_memcontainer_by_fd' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_prx_load_module_on_memcontainer' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwmutex_trylock' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_ppu_thread_exit' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwmutex_destroy' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwcond_create' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_spu_image_close' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_process_exit' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwcond_signal_all' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_spu_image_import' in 'sysPrxForUser' module
LDR: W Unimplemented function 'sys_prx_load_module_by_fd' in 'sysPrxForUser' module
LDR: ! Imported function 'sys_lwcond_signal' in 'sysPrxForUser' module
LDR: ! Imported function 'cellSailGraphicsAdapterGetFrame' in 'cellSail' module
LDR: ! Imported function 'cellSailDescriptorCreateDatabase' in 'cellSail' module
LDR: ! Imported function 'cellSailFutureReset' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerSetSoundAdapter' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterPtsToTimePosition' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerFinalize' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerSetGraphicsAdapter' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterInitialize' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterSetPreferredFormat' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerInitialize2' in 'cellSail' module
LDR: ! Imported function 'cellSailDescriptorDestroyDatabase' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterSetPreferredFormat' in 'cellSail' module
LDR: ! Imported function 'cellSailMemAllocatorInitialize' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerOpenStream' in 'cellSail' module
LDR: ! Imported function 'cellSailFutureGet' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterInitialize' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterUpdateAvSync' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterPtsToTimePosition' in 'cellSail' module
LDR: ! Imported function 'cellSailFutureInitialize' in 'cellSail' module
LDR: ! Imported function 'cellSailMp4MovieGetMovieInfo' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerSetParameter' in 'cellSail' module
LDR: ! Imported function 'cellSailAviMovieGetMovieInfo' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterFinalize' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerAddDescriptor' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterGetFrame' in 'cellSail' module
LDR: ! Imported function 'cellSailFutureFinalize' in 'cellSail' module
LDR: ! Imported function 'cellSailFutureSet' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerBoot' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterFinalize' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerSetPaused' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerCreateDescriptor' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerStart' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerStop' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterUpdateAvSync' in 'cellSail' module
LDR: ! Imported function 'cellSailSoundAdapterGetFormat' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerSetRepeatMode' in 'cellSail' module
LDR: ! Imported function 'cellSailPlayerDestroyDescriptor' in 'cellSail' module
LDR: ! Imported function 'cellSailGraphicsAdapterGetFormat' in 'cellSail' module
LDR: ! Imported function 'cellPamfReaderGetPresentationStartTime' in 'cellPamf' module
LDR: ! Imported function 'cellPamfReaderGetPresentationEndTime' in 'cellPamf' module
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101d958, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 3
HLE: W {PPU[1] Thread (CPUThread)[0x00965184]} sys_memory warning: sys_memory_get_user_memory_size(mem_info_addr=0xd000fc04)
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101d758, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 4
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101cee0, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 5
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101cf08, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 6
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101cf30, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 7
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ce18, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 8
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ce40, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 9
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ce68, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 10
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ce90, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 11
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ceb8, attr_addr=0xc5a020)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 12
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x101ccc8, attr_addr=0xd22ff0)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 13
HLE: W {PPU[1] Thread (CPUThread)[0x00955e7c]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fb20, summertime_addr=0xd000fb24)
HLE: W {PPU[1] Thread (CPUThread)[0x00955e7c]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x00955e7c]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fa70, summertime_addr=0xd000fa74)
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fb20, summertime_addr=0xd000fb24)
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fa70, summertime_addr=0xd000fa74)
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x0095dc14]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x00955e20]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fb20, summertime_addr=0xd000fb24)
HLE: W {PPU[1] Thread (CPUThread)[0x00955e20]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x00955e20]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} sys_time warning: sys_time_get_timezone(timezone_addr=0xd000fb20, summertime_addr=0xd000fb24)
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_TIMEZONE
HLE: W {PPU[1] Thread (CPUThread)[0x009578ec]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_SUMMERTIME
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xffbe90, attr_addr=0xd000fb50)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [ps3HDDL] (attribute=0x12): sq_id = 14
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xfd9cd8, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 15
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xfd9cf0, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 16
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xfe7d14, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 17
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xfbb6a0, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 18
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xfbb6a8, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 19
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xe33dcc, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 20
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xe33dd0, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 21
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xe33d48, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 22
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xe31570, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 23
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xe196f8, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 24
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xe19700, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 25
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xded688, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 26
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xded628, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 27
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xded630, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 28
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0xded060, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 29
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdecd30, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 30
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xdabc78, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 31
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdabc80, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 32
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdab8c8, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 33
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xdaa740, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 34
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0xdaa744, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 35
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_GAME)
HLE: W {PPU[1] Thread (CPUThread)[0x0105801c]} cellGame warning: cellGameBootCheck(type_addr=0xd000fb94, attributes_addr=0xd000fb98, size_addr=0xd000fb9c, dirName_addr=0xd000fba8)
HLE: W {PPU[1] Thread (CPUThread)[0x01058004]} cellGame warning: cellGameGetParamString(id=100, buf_addr=0xdeccf0, bufsize=10)
HLE: W {PPU[1] Thread (CPUThread)[0x01058010]} cellGame warning: cellGameContentPermit(contentInfoPath_addr=0xd000fbc8, usrdirPath_addr=0xdecc70)
HLE: W {PPU[1] Thread (CPUThread)[0x01054004]} cellSysmodule warning: cellSysmoduleUnloadModule(CELL_SYSMODULE_SYSUTIL_GAME)
HLE: W {PPU[1] Thread (CPUThread)[0x0025dbd8]} sys_memory warning: sys_memory_get_user_memory_size(mem_info_addr=0xd000faf0)
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa3e8, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 36
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa450, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 37
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa4b8, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 38
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa588, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 39
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa5f0, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 40
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa658, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 41
HLE: W {PPU[1] Thread (CPUThread)[0x0025dd30]} sys_memory warning: sys_memory_get_user_memory_size(mem_info_addr=0xd000faf8)
HLE: W {PPU[1] Thread (CPUThread)[0x0026ec7c]} sys_spu warning: sys_spu_initialize(max_usable_spu=6, max_raw_spu=0)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a034]} cellSpurs warning: _cellSpursAttributeInitialize(attr_addr=0xdeca70, revision=2, sdkVersion=0x330000, nSpus=6, spuPriority=250, ppuPriority=1000, exitIfNoWork=0)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} cellSpurs warning: cellSpursInitializeWithAttribute(spurs_addr=0x37e00080, attr_addr=0xdeca70)
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 42
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 43
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 44
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 45
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 46
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 47
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 48
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 49
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 50
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 51
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 52
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 53
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 54
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 55
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 56
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuWkl] (protocol=0x2): id = 57
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_semaphore: *** semaphore created [_spuPrv] (protocol=0x2): id = 58
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu: *** SPU Thread Group created [CellSpursKernelGroup] (num=6, prio=250, type=0x0, container=0): id=59
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel0] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=60
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel1] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=61
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel2] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=62
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel3] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=63
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel4] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=64
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: Unsupported SPU Thread options (0x2)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** New SPU Thread [CellSpursKernel5] (ep=0x0, opt=0x2, a1=0x0, a2=0x0, a3=0x0, a4=0x0): id=65
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_lwmutex: *** lwmutex created [_spuPrv] (attribute=0x22): sq_id = 66
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_lwcond warning: *** lwcond created [_spuPrv] (lwmutex_addr=0x37e00e30): id = 67
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_event warning: *** event_queue created [_spuPrv] (protocol=0x1, type=0x1, key=0x0, size=0x2a): id = 68
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: sys_spu_thread_group_connect_event_all_threads(id=59, eq_id=68, req=0xffffffffffff0000, spup_addr=0x37e00149)
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu warning: *** spup -> 16
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_event warning: *** sys_event_port created: id = 69
HLE: W {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_event warning: sys_event_port_connect_local(eport_id=69, equeue_id=68)
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_ppu_thread: *** New PPU Thread [SpursHdlr0] (joinable, entry=0x0): id = 70
HLE: ! {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_ppu_thread: *** New PPU Thread [SpursHdlr1] (joinable, entry=0x0): id = 71
HLE: E {PPU[1] Thread (CPUThread)[0x0104a04c]} sys_spu TODO: sys_spu_thread_group_connect_event(id=59, eq=68, et=0x2)
HLE: E {PPU[1] Thread (CPUThread)[0x0026ecf0]} Unknown syscall: 872 - 00000368
HLE: W {PPU[1] Thread (CPUThread)[0x0104e034]} cellSysutil warning: cellSysutilGetSystemParamInt: CELL_SYSUTIL_SYSTEMPARAM_ID_LANG
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_IO)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_FS)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_PNGDEC)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_NP)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_NP_TROPHY)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_HTTP)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_JPGDEC)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_RESC)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_RTC)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_GCM_SYS)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_L10N)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_PAMF)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SAIL)
HLE: W {PPU[1] Thread (CPUThread)[0x0104c028]} cellNetCtl warning: cellNetCtlInit()
HLE: W {PPU[1] Thread (CPUThread)[0x010520b8]} sceNp warning: sceNpInit(mem_size=0x20000, mem_addr=0xdaca50)
HLE: W {PPU[1] Thread (CPUThread)[0x0104e07c]} cellSysutil warning: cellSysutilRegisterCallback(slot=0, func_addr=0xcfc928, userdata=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x00cec004]} sys_net warning: sys_net_initialize_network_ex(param_addr=0xd000faf0)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [TmpMsgPump] (non-joinable, entry=0xcfc938): id = 72
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x37e010a0, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 73
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e010d8, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 74
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x37e010e0, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 75
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x37e0118c, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 76
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x37e01190, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 77
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e011e4, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 78
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01204, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 79
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01224, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 80
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01244, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 81
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01264, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 82
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01284, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 83
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e012a4, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 84
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e012c4, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 85
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e012e4, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 86
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01304, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 87
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 88
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 89
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 90
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 91
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 92
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 93
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 94
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 95
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 96
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [] (joinable, entry=0xcff828): id = 97
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x36d16af8, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 98
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d16e10, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 99
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d16e18, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 100
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17140, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 101
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17158, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 102
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_IO)
HLE: W {PPU[1] Thread (CPUThread)[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_FS)
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d171b0, attr_addr=0xd000f7d0)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [opWait] (attribute=0x12): sq_id = 103
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [opWait] (lwmutex_addr=0x36d171b0): id = 104
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17250, attr_addr=0xd000f760)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [s_media] (attribute=0x12): sq_id = 105
TTY: FIOS 1.3.5 initialized
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d172c0, attr_addr=0xd000f7e0)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [media.m] (attribute=0x12): sq_id = 106
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17348, attr_addr=0xd000f880)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [ps3medi] (attribute=0x12): sq_id = 107
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: sys_rwlock_create(rw_lock_id_addr=0x36d1737c, attr_addr=0xd000f870)
HLE: E {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock TODO: SYS_SYNC_PRIORITY
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: *** rwlock created [] (protocol=0x2): id = 108
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17398, attr_addr=0xd000f880)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [media.m] (attribute=0x12): sq_id = 109
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [media.m] (lwmutex_addr=0x36d17398): id = 110
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: sys_rwlock_create(rw_lock_id_addr=0x36d177ac, attr_addr=0xd000f870)
HLE: E {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock TODO: SYS_SYNC_PRIORITY
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: *** rwlock created [] (protocol=0x2): id = 111
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17800, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 112
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17828, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 113
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: sys_rwlock_create(rw_lock_id_addr=0x36d1784c, attr_addr=0xd000f760)
HLE: E {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock TODO: SYS_SYNC_PRIORITY
HLE: W {PPU[1] Thread (CPUThread)[0x007236d0]} sys_rwlock warning: *** rwlock created [] (protocol=0x2): id = 114
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17868, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 115
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d178d0, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 116
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [schedul] (lwmutex_addr=0x36d178d0): id = 117
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [schedul] (lwmutex_addr=0x36d178d0): id = 118
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17928, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 119
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d17978, attr_addr=0xd000f770)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [schedul] (attribute=0x12): sq_id = 120
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [fios wo] (lwmutex_addr=0x36d17978): id = 121
HLE: W {PPU[1] Thread (CPUThread)[0x010600f4]} sys_lwcond warning: *** lwcond created [fios wo] (lwmutex_addr=0x36d17978): id = 122
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [fios mediathread 2] (joinable, entry=0xd12c38): id = 123
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [fios mediathread 3] (joinable, entry=0xd12c38): id = 124
HLE: ! {PPU[1] Thread (CPUThread)[0x01060028]} sys_ppu_thread: *** New PPU Thread [fios scheduler 1] (joinable, entry=0xd12c38): id = 125
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x36d2c878, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 126
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d2c890, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 127
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d2c898, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 128
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d2c8cc, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 129
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x36d2ccd8, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 130
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d2ce90, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 131
HLE: W {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d2cf1c, attr_addr=0xd1d670, initial_count=2, max_count=100000)
HLE: ! {PPU[1] Thread (CPUThread)[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 132
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x36d2d798, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[1] Thread (CPUThread)[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 133
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x3031e458, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 134
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x3035e858, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 135
HLE: W {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30390c58, attr_addr=0xd1d660)
HLE: ! {PPU[1] Thread (CPUThread)[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 136
HLE: W {PPU[91] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x37e01c98, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[91] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 137
HLE: W {PPU[89] Thread[0x00cee01c]} cellGcmSys warning: _cellGcmInitBody(context_addr=0xfe8e0c, cmdSize=0x100000, ioSize=0x200000, ioAddress=0x3a400000)
HLE: E {PPU[91] Thread[0x0104a028]} cellSpurs TODO: _cellSpursJobChainAttributeInitialize
HLE: E {PPU[91] Thread[0x0104a01c]} cellSpurs TODO: cellSpursCreateJobChainWithAttribute
HLE: E {PPU[91] Thread[0x0104a064]} cellSpurs TODO: cellSpursRunJobChain
HLE: W {PPU[89] Thread[0x00cee01c]} cellGcmSys warning: *** local memory(addr=0xc0000000, size=0xf900000)
HLE: ! {PPU[123] Thread (fios mediathread 2)[0x0105e04c]} sys_fs: "/dev_hdd0/game/NPEB01287/USRDIR/autoload.pak" opened: fd = 138
HLE: W {PPU[89] Thread[0x00cee01c]} cellGcmSys warning: cellGcmInit(): 256MB io address space used
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e0b8]} sys_fs warning: cellFsFstat(fd=138, sb_addr=0xd015f704)
HLE: W {PPU[89] Thread[0x00cee01c]} cellGcmSys warning: cellGcmMapEaIoAddress(ea=0x3a400000, io=0x0, size=0x200000)
RSX: ! {RSXThread} RSX thread started
HLE: W {PPU[89] Thread[0x00cee0ac]} cellGcmSys warning: cellGcmMapMainMemory(ea=0x30300000,size=0x6600000,offset_addr=0xd00cfa10)
HLE: W {PPU[89] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xdaa520, attr_addr=0xd1d660)
HLE: ! {PPU[89] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 139
HLE: W {PPU[89] Thread[0x0104e010]} cellSysutil warning: cellVideoOutConfigure(videoOut=0, config_addr=0xd00cfab8, option_addr=0x0, waitForEvent=0x0)
HLE: W {PPU[89] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=0, location=0, offset=65536, size=3932160, pitch=5120, comp=0, base=0, bank=0)
HLE: W {PPU[89] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=1, location=0, offset=4063232, size=3932160, pitch=5120, comp=0, base=0, bank=0)
HLE: W {PPU[89] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=2, location=0, offset=8060928, size=8912896, pitch=8192, comp=10, base=0, bank=1)
HLE: E {PPU[89] Thread[0x00cee0d0]} cellGcmSys error: cellGcmSetTileInfo: bad compression mode! (10)
HLE: W {PPU[89] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=0)
HLE: W {PPU[89] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=1)
HLE: W {PPU[89] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=2)
HLE: W {PPU[89] Thread[0x00cee0a0]} cellGcmSys warning: cellGcmBindZcull(index=0)
HLE: W {PPU[89] Thread[0x00cee058]} cellGcmSys warning: cellGcmSetFlipMode(mode=2)
HLE: W {PPU[89] Thread[0x01054010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_AVCONF_EXT)
HLE: E {PPU[89] Thread[0x01050004]} TODO: cellVideoOutSetGamma
HLE: W {PPU[89] Thread[0x01054004]} cellSysmodule warning: cellSysmoduleUnloadModule(CELL_SYSMODULE_AVCONF_EXT)
HLE: W {PPU[89] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x36d2da18, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[89] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 140
HLE: W {PPU[89] Thread[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d2da2c, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[89] Thread[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 141
HLE: W {PPU[89] Thread[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x36d2da30, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[89] Thread[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 142
HLE: W {PPU[89] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x36d2da38, attr_addr=0xd1d660)
HLE: ! {PPU[89] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 143
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=3, location=0, offset=17039360, size=655360, pitch=2048, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=3)
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=4, location=0, offset=17760256, size=8912896, pitch=8192, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=4)
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=5, location=0, offset=26738688, size=8912896, pitch=8192, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=5)
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=6, location=0, offset=35717120, size=655360, pitch=2048, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=6)
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=7, location=0, offset=36438016, size=655360, pitch=2048, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=7)
HLE: W {PPU[90] Thread[0x00cee0d0]} cellGcmSys warning: cellGcmSetTileInfo(index=8, location=0, offset=37158912, size=2228224, pitch=2048, comp=0, base=0, bank=2)
HLE: W {PPU[90] Thread[0x00cee04c]} cellGcmSys warning: cellGcmBindTile(index=8)
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e010]} sys_fs warning: cellFsClose(fd=138)
HLE: E {PPU[123] Thread (fios mediathread 2)[0x0105e04c]} sys_fs error: "/dev_hdd0/game/NPEB01287/USRDIR/global.pak" not found! flags: 0x00000000
PPU: ! {PPULLVMRecompiler} Removed 1 old versions
HLE: W {PPU[123] Thread (fios mediathread 2)[0x01052100]} sceNp warning: sceNpDrmIsAvailable2(k_licensee_addr=0xd22374, drm_path_addr=0xd015f790('/dev_hdd0/game/NPEB01287/USRDIR/global.pak.edat'))
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
HLE: W {PPU[123] Thread (fios mediathread 2)[0x01052100]} sceNp warning: npDrmIsAvailable: Found DRM license file at /dev_hdd0/game/NPEB01287/USRDIR/global.pak.edat
HLE: W {PPU[123] Thread (fios mediathread 2)[0x01052100]} sceNp warning: npDrmIsAvailable: Using k_licensee 0x06c3166794c3426274839572d47715754
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} New FBO (1280x720)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
LDR: E {PPU[123] Thread (fios mediathread 2)[0x01052100]} EDAT: D:\Emulateurs\Rpcs3\dev_hdd0\game\NPEB01287\USRDIR\global.pak.edat has invalid NPD header or already decrypted.
HLE: ! {PPU[123] Thread (fios mediathread 2)[0x0105e04c]} sys_fs: "/dev_hdd0/game/NPEB01287/USRDIR/global.pak.edat" opened: fd = 144
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e0b8]} sys_fs warning: cellFsFstat(fd=144, sb_addr=0xd015f704)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e010]} sys_fs warning: cellFsClose(fd=144)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
HLE: ! {PPU[123] Thread (fios mediathread 2)[0x0105e04c]} sys_fs: "/dev_hdd0/game/NPEB01287/USRDIR/_wfshaders.pak" opened: fd = 145
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e0b8]} sys_fs warning: cellFsFstat(fd=145, sb_addr=0xd015f704)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e010]} sys_fs warning: cellFsClose(fd=145)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 9
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4021
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c021
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 24020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 4f0d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 98020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 98020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 18020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 38020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 58020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 78020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 334020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 175020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 174020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 135020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 375020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 115020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 335020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 134020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 374020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 31c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 314020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 37c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 11c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 13d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 315020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 17d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c30d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 33c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c305
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 114020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c10d
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 35020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 274020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 215020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 275020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 14020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 235020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 214020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: f4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 74020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 15020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 234020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 34020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 75020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2f5020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 21c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 23d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 27d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c187
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3d020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c387
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 2fd020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 1
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 20
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: fc020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 3c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 1c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: c105
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 7c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
HLE: W {PPU[90] Thread[0x01048004]} sys_io warning: cellPadInit(max_connect=7)
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x3725c270, attr_addr=0xd1d660)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 146
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0xfe85d8, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 147
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30390d10, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 148
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30392070, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 149
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x303926f0, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 150
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x303920c0, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 151
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30392108, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 152
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x303924b8, attr_addr=0xd22ff0)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 153
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x3725c3f8, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 154
HLE: W {PPU[90] Thread[0x0104a130]} cellSpurs warning: _cellSpursTasksetAttribute2Initialize(attribute_addr=0x303a2000, revision=0)
HLE: E {PPU[90] Thread[0x0104a0b8]} cellSpurs TODO: cellSpursCreateTaskset2
HLE: E {PPU[90] Thread[0x0104a07c]} cellSpurs TODO: _cellSpursQueueInitialize
HLE: E {PPU[90] Thread[0x0104a148]} cellSpurs TODO: cellSpursQueueAttachLv2EventQueue
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: E {PPU[90] Thread[0x0104a13c]} cellSpurs TODO: cellSpursCreateTask2WithBinInfo
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x3725c898, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 155
HLE: W {PPU[90] Thread[0x0026febc]} sys_semaphore warning: sys_semaphore_create(sem_addr=0x3725c8b0, attr_addr=0xd1d670, initial_count=0, max_count=100000)
HLE: ! {PPU[90] Thread[0x0026febc]} sys_semaphore: *** semaphore created [] (protocol=0x1): id = 156
HLE: W {PPU[90] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x3725c8b8, attr_addr=0xd1d660)
HLE: ! {PPU[90] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [wfMutex] (attribute=0x11): sq_id = 157
HLE: W {PPU[89] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30391910, attr_addr=0xd22ff0)
HLE: ! {PPU[123] Thread (fios mediathread 2)[0x0105e04c]} sys_fs: "/dev_hdd0/game/NPEB01287/USRDIR/collectible.pak" opened: fd = 158
HLE: ! {PPU[89] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 159
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e0b8]} sys_fs warning: cellFsFstat(fd=158, sb_addr=0xd015f704)
HLE: W {PPU[89] Thread[0x0036f79c]} sys_mutex warning: *** mutex created [] (protocol=0x2, recursive=true): id = 160
HLE: W {PPU[89] Thread[0x0036ffa0]} sys_mutex warning: *** mutex created [] (protocol=0x2, recursive=false): id = 161
HLE: W {PPU[89] Thread[0x0036ffcc]} sys_cond warning: *** condition created [] (mutex_id=161): id = 162
HLE: W {PPU[89] Thread[0x00cee088]} cellGcmSys warning: cellGcmGetCurrentDisplayBufferId(id_addr=0xd00cf8b8)
HLE: W {PPU[89] Thread[0x00cee010]} cellGcmSys warning: cellGcmGetDisplayInfo() = 0x300d4000
HLE: W {PPU[123] Thread (fios mediathread 2)[0x0105e010]} sys_fs warning: cellFsClose(fd=158)
HLE: W {PPU[89] Thread[0x01060058]} sys_lwmutex warning: sys_lwmutex_create(lwmutex_addr=0x30391c78, attr_addr=0xd22ff0)
HLE: ! {PPU[89] Thread[0x01060058]} sys_lwmutex: *** lwmutex created [] (attribute=0x12): sq_id = 163
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} FP not found in buffer!
RSX: W {RSXThread} VP not found in buffer!
RSX: ! {RSXThread} Add program (0):
RSX: ! {RSXThread} *** prog id = 3
RSX: ! {RSXThread} *** vp id = 2
RSX: ! {RSXThread} *** fp id = 1
RSX: ! {RSXThread} *** vp data size = 144
RSX: ! {RSXThread} *** fp data size = 256
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 tmp0;
vec4 tmp1;
vec4 dst_reg7 = vec4(0.0);
vec4 dst_reg8 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;
out vec4 tc1;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	tc1 = dst_reg8;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	tmp0.zw = vc[0].xxxy.zw;
	tmp0.xy = (vc[0].zwzz + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
	tmp1 = (tmp0.zwzw * vc[467].xyyx + tmp0.xyxy);
	dst_reg7.xy = (-vc[0].xyxx + tmp0.xyxx).xy;
	dst_reg8.xy = (vc[0].xyxx + tmp0.xyxx).xy;
	dst_reg7.zw = tmp1.xxxy.zw;
	dst_reg8.zw = tmp1.zzzw.zw;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform sampler2D tex0;
in vec4 tc0;
in vec4 tc1;
uniform vec4 fc32 = vec4(0.299000, 0.587000, 0.114000, 0.000000);
uniform vec4 fc80 = vec4(0.299000, 0.587000, 0.114000, 0.000000);
uniform vec4 fc128 = vec4(0.299000, 0.587000, 0.114000, 0.000000);
uniform vec4 fc208 = vec4(0.299000, 0.587000, 0.114000, 0.000000);
layout (location = 0) out vec4 ocol0;

void main()
{
	r2.xyz = texture(tex0, tc0.xy).xyz;
	r2.w = vec4(dot(r2.xyz, fc32.xyz)).w;
	r1.xyz = texture(tex0, tc0.zwzz.xy).xyz;
	r1.w = vec4(dot(r1.xyz, fc80.xyz)).w;
	r0.xyz = texture(tex0, tc1.xy).xyz;
	r0.w = vec4(dot(r0.xyz, fc128.xyz)).w;
	r1 = (r2 + r1);
	r1 = (r1 + r0);
	r0.xyz = texture(tex0, tc1.zwzz.xy).xyz;
	r0.w = vec4(dot(r0.xyz, fc208.xyz)).w;
	h0 = ((r1 + r0) / 4.0);
	ocol0 = h0;
}

RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} FP not found in buffer!
RSX: W {RSXThread} VP not found in buffer!
RSX: ! {RSXThread} Add program (1):
RSX: ! {RSXThread} *** prog id = 6
RSX: ! {RSXThread} *** vp id = 5
RSX: ! {RSXThread} *** fp id = 4
RSX: ! {RSXThread} *** vp data size = 48
RSX: ! {RSXThread} *** fp data size = 496
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	dst_reg7.xy = (vc[0].xyxx + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform vec4 fc16 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc48 = vec4(1.384615, 0.000000, 0.000000, 0.000000);
uniform vec4 fc96 = vec4(3.230769, 0.000000, 0.000000, 0.000000);
uniform vec4 fc208 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc240 = vec4(0.227027, 0.000000, 0.000000, 0.000000);
uniform vec4 fc320 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc368 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc416 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
uniform vec4 fc480 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
uniform sampler2D tex0;
in vec4 tc0;
layout (location = 0) out vec4 ocol0;

void main()
{
	r0.w = fc16.xxxx.w;
	r2.w = (r0 * fc48.xxxx).w;
	r1 = texture(tex0, tc0.xy);
	r3.w = (r0 * fc96.xxxx).w;
	r3.y = r2.wwww.y;
	r0.zw = tc0.xxxy.zw;
	r0.y = -r2.wwww.y;
	r3.xy = (r0.zwzz + r3).xy;
	r2 = texture(tex0, r3.xy);
	r2 = (r2 * fc208.xxxx);
	r1 = (r1 * fc240.xxxx + r2);
	r3.xy = (r0.zwzz + r0).xy;
	r0.y = -r3.wwww.y;
	r3.zw = (r0 + r3).zw;
	r0.x = fc320.xxxx.x;
	r2 = texture(tex0, r3.xy);
	r2 = (r2 * fc368.xxxx + r1);
	r1 = texture(tex0, r3.zwzz.xy);
	r1 = (r1 * fc416.xxxx + r2);
	r0.xy = (r0.zwzz + r0).xy;
	r0 = texture(tex0, r0.xy);
	h0 = (r0 * fc480.xxxx + r1);
	ocol0 = h0;
}

RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} FP not found in buffer!
RSX: ! {RSXThread} Add program (2):
RSX: ! {RSXThread} *** prog id = 8
RSX: ! {RSXThread} *** vp id = 5
RSX: ! {RSXThread} *** fp id = 7
RSX: ! {RSXThread} *** vp data size = 48
RSX: ! {RSXThread} *** fp data size = 528
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	dst_reg7.xy = (vc[0].xyxx + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 r3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform vec4 fc16 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc64 = vec4(1.384615, 0.000000, 0.000000, 0.000000);
uniform vec4 fc128 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc208 = vec4(0.227027, 0.000000, 0.000000, 0.000000);
uniform vec4 fc272 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc304 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc336 = vec4(0.000000, 3.230769, 0.000000, 0.000000);
uniform vec4 fc416 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc448 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
uniform vec4 fc512 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
in vec4 tc0;
uniform sampler2D tex0;
layout (location = 0) out vec4 ocol0;

void main()
{
	r3.x = fc16.xxxx.x;
	r1.zw = tc0.xxxy.zw;
	r1.x = (r3 * fc64.xxxx).x;
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	r0 = (r0 * fc128.xxxx);
	r3.z = -r1.xxxx.z;
	r2 = texture(tex0, tc0.xy);
	r0 = (r2 * fc208.xxxx + r0);
	r3.yw = (r1.zzww + r3.zzww).yw;
	r2 = texture(tex0, r3.ywzw.xy);
	r0 = (r2 * fc272.xxxx + r0);
	r3.w = fc304.xxxx.w;
	r3.z = (r3.xxxx * fc336.yyyy).z;
	r1.x = -r3.zzzz.x;
	r3.zw = (r1 + r3).zw;
	r2 = texture(tex0, r3.zwzz.xy);
	r1.y = fc416.xxxx.y;
	r2 = (r2 * fc448.xxxx + r0);
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	h0 = (r0 * fc512.xxxx + r2);
	ocol0 = h0;
}

RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} FP not found in buffer!
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 0)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 4)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 7)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 11)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 19)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 30)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 38)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 43)
RSX: E {RSXThread} Unknown fp opcode 0x2f (inst 48)
RSX: W {RSXThread} VP not found in buffer!
RSX: ! {RSXThread} Add program (3):
RSX: ! {RSXThread} *** prog id = 11
RSX: ! {RSXThread} *** vp id = 10
RSX: ! {RSXThread} *** fp id = 9
RSX: ! {RSXThread} *** vp data size = 112
RSX: ! {RSXThread} *** fp data size = 992
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 tmp0;
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg8 = vec4(0.0);
vec4 dst_reg7 = vec4(0.0);
uniform vec4 vc[468];
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
out vec4 tc0;
out vec4 tc1;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	tc1 = dst_reg8;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	tmp0 = vc[0];
	dst_reg0.xyz = in_pos.xyzx.xyz;
	dst_reg0.w = vc[467].xxxx.w;
	tmp0 = (tmp0 * vc[467].xyxx + in_tc0.xyxy);
	dst_reg8.xy = (-vc[0].xyxx + tmp0.xyxx).xy;
	dst_reg8.zw = (vc[0].xxxy + tmp0.xxxy).zw;
	dst_reg7 = tmp0;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h5 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h4 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 cc0;
uniform vec4 fc48 = vec4(0.001953, 0.000000, 0.000000, 0.000000);
uniform vec4 fc464 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc528 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc672 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc752 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc944 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
in vec4 tc0;
uniform sampler2D tex1;
layout (location = 0) out vec4 ocol0;
layout (location = 1) out vec4 ocol1;
layout (location = 2) out vec4 ocol2;

void main()
{
	h0.x = (h0.yyyy + fc48.xxxx).x;
	h0.w = (h1.yyyy + -h0.xxxx).w;
	h1.x = (-h0.yyyy + h0.wwww).x;
	h0.w = (h0.yyyy + h0).w;
	h3.y = max(h0.xxxx, h2).y;
	h3.w = (-h2.yyyy + h0).w;
	h3.z = (h2.yyyy + h1.xxxx).z;
	h3.x = max(h0.yyyy, h1.yyyy).x;
	h2.z = min(h0.xxxx, h2.yyyy).z;
	h3.x = max(h3, h3.yyyy).x;
	h2.x = vec4(dot(h3.zwzz.xy, h3.zwzz.xy)).x;
	h2.w = min(h0.yyyy, h1.yyyy).w;
	h5.xy = (h3.zwzz / sqrt(h2)).xy;
	h5.w = (min(abs(h5.xxxx), abs(h5.yyyy)) * 8.0).w;
	h1.x = min(h2.wwww, h2.zzzz).x;
	r1.xw = tc0.xxyy.xw;
	h3.y = max(h3.xxxx, h4).y;
	r0.xy = (-h5 * fc464.zwzz + r1.xwzw).xy;
	r3.xy = (h5 * fc528.zwzz + r1.xwzw).xy;
	h2.zw = (h5.xxxy / h5.wwww).zw;
	h5.w = min(h4.yyyy, h1.xxxx).w;
	r2.w = r2.w;
	h1.w = ((h3.yyyy + -h5) * 8.0).w;
	h5 = ((h0 + h5) / 2.0);
	r0.xy = (-h2.zwzz * fc672.zwzz + r1.xwzw).xy;
	cc0.x = vec4(lessThan(h1.wwww, h3)).x;
	r1.xy = (h2.zwzz * fc752.zwzz + r1.xwzw).xy;
	h0 = ((h0 + h2) / 2.0);
	h0 = ((h0 + h5) / 2.0);
	h1.x = vec4(lessThan(h0.yyyy, h1)).x;
	h1.w = vec4(greaterThan(h0.yyyy, h3.xxxx)).w;
	cc0.w = clamp((h1.xxxx + h1), 0.0, 1.0).w;
	h1 = texture(tex1, tc0.zwzz.xy);
	if(any(notEqual(cc0.wwww, vec4(0.0)))) h0 = h5;
	if(any(notEqual(cc0.xxxx, vec4(0.0)))) h0 = h4;
	r1 = (h1 * fc944.xxxx);
	h0 = (r1 * h1.wwww + h0);
	ocol0 = h0;
	ocol1 = h2;
	ocol2 = h4;
}

RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} FP not found in buffer!
RSX: W {RSXThread} VP not found in buffer!
RSX: ! {RSXThread} Add program (4):
RSX: ! {RSXThread} *** prog id = 14
RSX: ! {RSXThread} *** vp id = 13
RSX: ! {RSXThread} *** fp id = 12
RSX: ! {RSXThread} *** vp data size = 112
RSX: ! {RSXThread} *** fp data size = 16
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 tmp0;
vec4 dst_reg7 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	tmp0.xy = (-vc[467].yyyy + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
	tmp0.xy = (tmp0.xyxx * vc[0].zwzz).xy;
	tmp0.xy = (tmp0.xyxx * vc[467].xxxx + vc[467].yyyy).xy;
	tmp0.x = (vc[0].xxxx + tmp0.xxxx).x;
	dst_reg7.xy = (tmp0.xyxx * vc[1].xyxx).xy;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform sampler2D tex0;
in vec4 tc0;
layout (location = 0) out vec4 ocol0;

void main()
{
	h0 = texture(tex0, tc0.xy);
	ocol0 = h0;
}

RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: ! {RSXThread} Add program (5):
RSX: ! {RSXThread} *** prog id = 15
RSX: ! {RSXThread} *** vp id = 5
RSX: ! {RSXThread} *** fp id = 7
RSX: ! {RSXThread} *** vp data size = 48
RSX: ! {RSXThread} *** fp data size = 16
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	dst_reg7.xy = (vc[0].xyxx + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 r3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform vec4 fc16 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc64 = vec4(1.384615, 0.000000, 0.000000, 0.000000);
uniform vec4 fc128 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc208 = vec4(0.227027, 0.000000, 0.000000, 0.000000);
uniform vec4 fc272 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc304 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc336 = vec4(0.000000, 3.230769, 0.000000, 0.000000);
uniform vec4 fc416 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc448 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
uniform vec4 fc512 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
in vec4 tc0;
uniform sampler2D tex0;
layout (location = 0) out vec4 ocol0;

void main()
{
	r3.x = fc16.xxxx.x;
	r1.zw = tc0.xxxy.zw;
	r1.x = (r3 * fc64.xxxx).x;
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	r0 = (r0 * fc128.xxxx);
	r3.z = -r1.xxxx.z;
	r2 = texture(tex0, tc0.xy);
	r0 = (r2 * fc208.xxxx + r0);
	r3.yw = (r1.zzww + r3.zzww).yw;
	r2 = texture(tex0, r3.ywzw.xy);
	r0 = (r2 * fc272.xxxx + r0);
	r3.w = fc304.xxxx.w;
	r3.z = (r3.xxxx * fc336.yyyy).z;
	r1.x = -r3.zzzz.x;
	r3.zw = (r1 + r3).zw;
	r2 = texture(tex0, r3.zwzz.xy);
	r1.y = fc416.xxxx.y;
	r2 = (r2 * fc448.xxxx + r0);
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	h0 = (r0 * fc512.xxxx + r2);
	ocol0 = h0;
}

RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
HLE: W {PPU[90] Thread[0x01056064]} sceNpTrophy warning: sceNpTrophyCreateContext(context_addr=0xe30750, commID_addr=0xe3075c, commSign_addr=0xe30768, options=0x0)
HLE: W {PPU[90] Thread[0x01056010]} sceNpTrophy warning: sceNpTrophyCreateHandle(handle_addr=0xe30754)
HLE: W {PPU[90] Thread[0x0105601c]} sceNpTrophy warning: sceNpTrophyGetRequiredDiskSpace(context=0, handle=0, reqspace_addr=0xd00df5b0, options=0x0)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x3725c938, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 164
HLE: W {PPU[95] Thread[0x0104e094]} cellSysutil warning: cellSaveDataAutoLoad2(version=1, dirName_addr=0x3725c94c, errDialog=0, setBuf=0x3725c9cc, funcList=0xcfd1f0, funcStat=0xcfd1f8, funcFile=0xffffffff, container=0x1c2fa0, userdata_addr=0x1380d30)
HLE: W {PPU[95] Thread[0x0104e094]} cellSysutil warning: cellSaveDataAutoLoad2: Couldn't find save entry (NPEB01287)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40(0x0)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60(0x80060000)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60(0x505)
RSX: E {RSXThread} TODO: CELL_GCM_NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60(0x0)
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: ! {RSXThread} Add program (6):
RSX: ! {RSXThread} *** prog id = 16
RSX: ! {RSXThread} *** vp id = 5
RSX: ! {RSXThread} *** fp id = 7
RSX: ! {RSXThread} *** vp data size = 48
RSX: ! {RSXThread} *** fp data size = 16
RSX: ! {RSXThread} *** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
layout (location = 0) in vec4 in_pos;
layout (location = 8) in vec4 in_tc0;
uniform vec4 vc[468];
out vec4 tc0;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	tc0 = dst_reg7;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	dst_reg0.xyz = in_pos.xyzx.xyz;
	dst_reg7.xy = (vc[0].xyxx + in_tc0.xyxx).xy;
	dst_reg0.w = vc[467].xxxx.w;
}

RSX: ! {RSXThread} *** fp shader = 
#version 330

vec4 r3 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r1 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 r2 = vec4(0.0, 0.0, 0.0, 0.0);
vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform vec4 fc16 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc64 = vec4(1.384615, 0.000000, 0.000000, 0.000000);
uniform vec4 fc128 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc208 = vec4(0.227027, 0.000000, 0.000000, 0.000000);
uniform vec4 fc272 = vec4(0.316216, 0.000000, 0.000000, 0.000000);
uniform vec4 fc304 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc336 = vec4(0.000000, 3.230769, 0.000000, 0.000000);
uniform vec4 fc416 = vec4(0.000000, 0.000000, 0.000000, 0.000000);
uniform vec4 fc448 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
uniform vec4 fc512 = vec4(0.070270, 0.000000, 0.000000, 0.000000);
in vec4 tc0;
uniform sampler2D tex0;
layout (location = 0) out vec4 ocol0;

void main()
{
	r3.x = fc16.xxxx.x;
	r1.zw = tc0.xxxy.zw;
	r1.x = (r3 * fc64.xxxx).x;
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	r0 = (r0 * fc128.xxxx);
	r3.z = -r1.xxxx.z;
	r2 = texture(tex0, tc0.xy);
	r0 = (r2 * fc208.xxxx + r0);
	r3.yw = (r1.zzww + r3.zzww).yw;
	r2 = texture(tex0, r3.ywzw.xy);
	r0 = (r2 * fc272.xxxx + r0);
	r3.w = fc304.xxxx.w;
	r3.z = (r3.xxxx * fc336.yyyy).z;
	r1.x = -r3.zzzz.x;
	r3.zw = (r1 + r3).zw;
	r2 = texture(tex0, r3.zwzz.xy);
	r1.y = fc416.xxxx.y;
	r2 = (r2 * fc448.xxxx + r0);
	r0.xy = (r1.zwzz + r1).xy;
	r0 = texture(tex0, r0.xy);
	h0 = (r0 * fc512.xxxx + r2);
	ocol0 = h0;
}

RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: c020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 101
RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4020
RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
RSX: W {RSXThread} NV4097_INVALIDATE_L2: 1
HLE: W {PPU[90] Thread[0x0026f168]} sys_event_flag warning: sys_event_flag_destroy(eflag_id=164)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: sys_event_flag_create(eflag_id_addr=0x3725daf8, attr_addr=0xd1d640, init=0x0)
HLE: W {PPU[90] Thread[0x0026f140]} sys_event_flag warning: *** event_flag created [wfEvent] (protocol=0x1, type=0x10000): id = 165
HLE: W {PPU[90] Thread[0x01052034]} sceNp warning: sceNpScoreInit()
HLE: E {PPU[90] Thread[0x010520e8]} sceNp TODO: sceNpManagerRegisterCallback
HLE: E {PPU[90] Thread[0x010520ac]} sceNp TODO: sceNpBasicRegisterHandler
HLE: W {PPU[95] Thread[0x01056004]} sceNpTrophy warning: sceNpTrophyRegisterContext(context=0, handle=0, statusCb_addr=0xcfd210, arg_addr=0x3725dae0, options=0x1)
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROPCONF.SFM')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\ICON0.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP000.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP001.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP002.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP003.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP004.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP005.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP006.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP007.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP008.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP009.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP010.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP011.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP012.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP013.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP014.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP015.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP016.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP017.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP018.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROP019.PNG')
HLE: W {PPU[95] Thread[0x01056004]} vfsLocalFile::Create('D:\Emulateurs\Rpcs3\dev_hdd0\home\00000001\trophy\NPWR04539_00\TROPUSR.DAT')
PPU: ! {PPULLVMRecompiler} Removed 10 old versions
PPU: ! {PPULLVMRecompiler} Removed 187 old versions
PPU: ! {PPULLVMRecompiler} Removed 5 old versions
PPU: ! {PPULLVMRecompiler} Removed 4 old versions
PPU: ! {PPULLVMRecompiler} Removed 3 old versions
HLE: W {PPU[92] Thread[0x0026ff10]} sys_semaphore warning: sys_semaphore_wait(141) aborted
HLE: W {PPU[91] Thread[0x0026f1a0]} sys_event_flag warning: sys_event_flag_wait(id=137) aborted
HLE: W {PPU[97] Thread[0x0026f1a0]} sys_event_flag warning: sys_event_flag_wait(id=87) aborted
RSX: W {VBlank thread} VBlank thread aborted
RSX: W {RSXThread} RSX thread aborted
HLE: W {PPU[96] Thread[0x0026f1a0]} sys_event_flag warning: sys_event_flag_wait(id=86) aborted
HLE: W {PPU[1] Thread (CPUThread)[0x0026f1a0]} sys_event_flag warning: sys_event_flag_wait(id=74) aborted
HLE: W {PPU[94] Thread[0x0026ff10]} sys_semaphore warning: sys_semaphore_wait(156) aborted
HLE: W {PPU[88] Thread[0x0026c418]} sys_semaphore warning: sys_semaphore_wait(99) aborted
HLE: W {PPU[95] Thread[0x0026f1a0]} sys_event_flag warning: sys_event_flag_wait(id=85) aborted
HLE: W {PPU[124] Thread (fios mediathread 3)[0x01060040]} sys_lwcond warning: sys_lwcond_wait(id=122) aborted
HLE: W {PPU[125] Thread (fios scheduler 1)[0x01060040]} sys_lwcond warning: sys_lwcond_wait(id=117) aborted
HLE: W {PPU[123] Thread (fios mediathread 2)[0x01060040]} sys_lwcond warning: sys_lwcond_wait(id=121) aborted
HLE: W {PPU[93] Thread[0x0026ff10]} sys_semaphore warning: sys_semaphore_wait(34) aborted
HLE: W {PPU[89] Thread[0x0026ff10]} sys_semaphore warning: sys_semaphore_wait(127) aborted
PPU: ! {PPULLVMRecompiler} PPU LLVM compiler thread exiting.
HLE: ! All threads stopped...
RSX: W GLVertexProgram::Delete(): glDeleteShader(13) avoided
RSX: W GLShaderProgram::Delete(): glDeleteShader(12) avoided
MEM: ! Closing memory...
