library ieee;
use ieee.std_logic_1164.all;

entity reg is
  generic (
    width : positive := 8);
  port (
    clk	: in  std_logic;
    rst	: in  std_logic;
    d  	: in  std_logic_vector(width-1 downto 0);
    q 	: out std_logic_vector(width-1 downto 0));
end reg;

architecture logic of reg is
begin  
 
  process(clk,rst)
  begin   
    if (rst = '1') then
      q <= (others => '0');      
    elsif (clk'event and clk='1') then
      q <= d;      
    end if;    
  end process;

end logic;
