%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.5)*%
%TF.CreationDate,2022-07-21T21:10:46+10:00*%
%TF.ProjectId,glitcher,676c6974-6368-4657-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L3,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.5)) date 2022-07-21 21:10:46*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,5.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,0.970000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,2.999999*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,3.500001X3.500001*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18RoundRect,0.750000X-0.749999X-1.000000X0.749999X-1.000000X0.749999X1.000000X-0.749999X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,RPI_GP0*%
%TO.C,U1*%
X92705000Y-50805000D03*
D11*
%TO.N,RPI_GP1*%
X92705000Y-53345000D03*
%TO.N,GND*%
X92705000Y-55885000D03*
%TO.N,RPI_GP2*%
X92705000Y-58425000D03*
%TO.N,RPI_GP3*%
X92705000Y-60965000D03*
%TO.N,RPI_GP4*%
X92705000Y-63505000D03*
%TO.N,RPI_GP5*%
X92705000Y-66045000D03*
%TO.N,GND*%
X92705000Y-68585000D03*
%TO.N,RPI_GP6*%
X92705000Y-71125000D03*
%TO.N,RPI_GP7*%
X92705000Y-73665000D03*
%TO.N,RPI_GP8*%
X92705000Y-76205000D03*
%TO.N,RPI_GP9*%
X92705000Y-78745000D03*
%TO.N,GND*%
X92705000Y-81285000D03*
%TO.N,RPI_GP10*%
X92705000Y-83825000D03*
%TO.N,RPI_GP11*%
X92705000Y-86365000D03*
%TO.N,RPI_GP12*%
X92705000Y-88905000D03*
%TO.N,RPI_GP13*%
X92705000Y-91445000D03*
%TO.N,GND*%
X92705000Y-93985000D03*
%TO.N,RPI_GP14*%
X92705000Y-96525000D03*
%TO.N,RPI_GP15*%
X92705000Y-99065000D03*
%TO.N,RPI_GP16*%
X110485000Y-99065000D03*
%TO.N,RPI_GP17*%
X110485000Y-96525000D03*
%TO.N,GND*%
X110485000Y-93985000D03*
%TO.N,unconnected-(U1-Pad24)*%
X110485000Y-91445000D03*
%TO.N,unconnected-(U1-Pad25)*%
X110485000Y-88905000D03*
%TO.N,unconnected-(U1-Pad26)*%
X110485000Y-86365000D03*
%TO.N,FPGA_4*%
X110485000Y-83825000D03*
%TO.N,unconnected-(U1-Pad28)*%
X110485000Y-81285000D03*
%TO.N,FPGA_3*%
X110485000Y-78745000D03*
%TO.N,unconnected-(U1-Pad30)*%
X110485000Y-76205000D03*
%TO.N,Net-(TP2-Pad1)*%
X110485000Y-73665000D03*
%TO.N,Net-(TP1-Pad1)*%
X110485000Y-71125000D03*
%TO.N,unconnected-(U1-Pad33)*%
X110485000Y-68585000D03*
%TO.N,unconnected-(U1-Pad34)*%
X110485000Y-66045000D03*
%TO.N,unconnected-(U1-Pad35)*%
X110485000Y-63505000D03*
%TO.N,unconnected-(U1-Pad36)*%
X110485000Y-60965000D03*
%TO.N,unconnected-(U1-Pad37)*%
X110485000Y-58425000D03*
%TO.N,GND*%
X110485000Y-55885000D03*
%TO.N,Net-(JP2-Pad1)*%
X110485000Y-53345000D03*
%TO.N,unconnected-(U1-Pad40)*%
X110485000Y-50805000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J4*%
X217920704Y-53340000D03*
D13*
%TO.N,X_OUT*%
X217920714Y-55880000D03*
%TO.N,GND*%
X217920714Y-58420000D03*
%TD*%
D12*
%TO.N,X_OUT*%
%TO.C,J_RIGHTEXP_OUTER1*%
X210755714Y-50800000D03*
D13*
%TO.N,Y_OUT*%
X208215714Y-50800000D03*
%TO.N,Z_OUT*%
X205675714Y-50800000D03*
%TO.N,FREE_RIGHT4*%
X203135714Y-50800000D03*
%TO.N,MAX4619_A*%
X200595714Y-50800000D03*
%TO.N,MAX4619_B*%
X198055714Y-50800000D03*
%TO.N,MAX4619_C*%
X195515714Y-50800000D03*
%TO.N,FPGA_GPIO_12*%
X192975714Y-50800000D03*
%TO.N,FPGA_GPIO_11*%
X190435714Y-50800000D03*
%TO.N,FPGA_GPIO_10*%
X187895714Y-50800000D03*
%TO.N,FPGA_GPIO_9*%
X185355714Y-50800000D03*
%TO.N,FPGA_GPIO_8*%
X182815714Y-50800000D03*
%TO.N,FPGA_GPIO_7*%
X180275714Y-50800000D03*
%TO.N,FPGA_GPIO_6*%
X177735714Y-50800000D03*
%TO.N,FPGA_GPIO_5*%
X175195714Y-50800000D03*
%TO.N,FPGA_GPIO_4*%
X172655714Y-50800000D03*
%TO.N,FPGA_GPIO_3*%
X170115714Y-50800000D03*
%TO.N,FPGA_GPIO_2*%
X167575714Y-50800000D03*
%TO.N,VCC_3V3_ALWAYS*%
X165035714Y-50800000D03*
%TO.N,GND*%
X162495714Y-50800000D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X223455714Y-118110000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J_LEFTEXP1*%
X210755714Y-116840000D03*
D13*
%TO.N,FREE_LEFT2*%
X208215714Y-116840000D03*
%TO.N,RPI_GP2*%
X205675714Y-116840000D03*
%TO.N,RPI_GP3*%
X203135714Y-116840000D03*
%TO.N,RPI_GP4*%
X200595714Y-116840000D03*
%TO.N,RPI_GP5*%
X198055714Y-116840000D03*
%TO.N,RPI_GP6*%
X195515714Y-116840000D03*
%TO.N,RPI_GP7*%
X192975714Y-116840000D03*
%TO.N,RPI_GP8*%
X190435714Y-116840000D03*
%TO.N,RPI_GP9*%
X187895714Y-116840000D03*
%TO.N,RPI_GP10*%
X185355714Y-116840000D03*
%TO.N,RPI_GP11*%
X182815714Y-116840000D03*
%TO.N,RPI_GP12*%
X180275714Y-116840000D03*
%TO.N,RPI_GP13*%
X177735714Y-116840000D03*
%TO.N,RPI_GP14*%
X175195714Y-116840000D03*
%TO.N,RPI_GP15*%
X172655714Y-116840000D03*
%TO.N,FREE_LEFT17*%
X170115714Y-116840000D03*
%TO.N,FREE_LEFT18*%
X167575714Y-116840000D03*
%TO.N,VCC_SWITCHED*%
X165035714Y-116840000D03*
%TO.N,GND*%
X162495714Y-116840000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J_LEFTEXP_OUTER1*%
X210755716Y-111759992D03*
D13*
%TO.N,FREE_LEFT2*%
X208215714Y-111760000D03*
%TO.N,RPI_GP2*%
X205675714Y-111760000D03*
%TO.N,RPI_GP3*%
X203135714Y-111760000D03*
%TO.N,RPI_GP4*%
X200595714Y-111760000D03*
%TO.N,RPI_GP5*%
X198055714Y-111760000D03*
%TO.N,RPI_GP6*%
X195515714Y-111760000D03*
%TO.N,RPI_GP7*%
X192975714Y-111760000D03*
%TO.N,RPI_GP8*%
X190435714Y-111760000D03*
%TO.N,RPI_GP9*%
X187895714Y-111760000D03*
%TO.N,RPI_GP10*%
X185355714Y-111760000D03*
%TO.N,RPI_GP11*%
X182815714Y-111760000D03*
%TO.N,RPI_GP12*%
X180275714Y-111760000D03*
%TO.N,RPI_GP13*%
X177735714Y-111760000D03*
%TO.N,RPI_GP14*%
X175195714Y-111760000D03*
%TO.N,RPI_GP15*%
X172655714Y-111760000D03*
%TO.N,FREE_LEFT17*%
X170115714Y-111760000D03*
%TO.N,FREE_LEFT18*%
X167575714Y-111760000D03*
%TO.N,VCC_SWITCHED*%
X165035714Y-111760000D03*
%TO.N,GND*%
X162495716Y-111759992D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,HS2_OUT1*%
X222555714Y-97472500D03*
X222555714Y-90487500D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J2*%
X184085714Y-72390000D03*
D13*
%TO.N,VCC_3V3*%
X184085714Y-74930000D03*
%TO.N,VCC_2V5*%
X184085714Y-77470000D03*
%TO.N,VCC_1V8*%
X184085714Y-80010000D03*
%TO.N,VCC_1V2*%
X184085714Y-82550000D03*
%TO.N,VCC_VADJ*%
X184085714Y-85090000D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,SMA_Y1*%
X222555714Y-72072500D03*
X222555714Y-65087500D03*
%TD*%
%TO.N,GND*%
%TO.C,TRIG_IN1*%
X222555714Y-103187500D03*
X222555714Y-110172500D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J7*%
X217920704Y-78740000D03*
D13*
%TO.N,Z_OUT*%
X217920714Y-81280000D03*
%TO.N,GND*%
X217920714Y-83820000D03*
%TD*%
D12*
%TO.N,X_OUT*%
%TO.C,J_RIGHTEXP1*%
X210755714Y-45720000D03*
D13*
%TO.N,Y_OUT*%
X208215714Y-45720000D03*
%TO.N,Z_OUT*%
X205675714Y-45720000D03*
%TO.N,FREE_RIGHT4*%
X203135714Y-45720000D03*
%TO.N,MAX4619_A*%
X200595714Y-45720000D03*
%TO.N,MAX4619_B*%
X198055714Y-45720000D03*
%TO.N,MAX4619_C*%
X195515714Y-45720000D03*
%TO.N,FPGA_GPIO_12*%
X192975714Y-45720000D03*
%TO.N,FPGA_GPIO_11*%
X190435714Y-45720000D03*
%TO.N,FPGA_GPIO_10*%
X187895714Y-45720000D03*
%TO.N,FPGA_GPIO_9*%
X185355714Y-45720000D03*
%TO.N,FPGA_GPIO_8*%
X182815714Y-45720000D03*
%TO.N,FPGA_GPIO_7*%
X180275714Y-45720000D03*
%TO.N,FPGA_GPIO_6*%
X177735714Y-45720000D03*
%TO.N,FPGA_GPIO_5*%
X175195714Y-45720000D03*
%TO.N,FPGA_GPIO_4*%
X172655714Y-45720000D03*
%TO.N,FPGA_GPIO_3*%
X170115714Y-45720000D03*
%TO.N,FPGA_GPIO_2*%
X167575714Y-45720000D03*
%TO.N,VCC_3V3_ALWAYS*%
X165035714Y-45720000D03*
%TO.N,GND*%
X162495714Y-45720000D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X223455714Y-44450000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J5*%
X217920704Y-66040000D03*
D13*
%TO.N,Y_OUT*%
X217920714Y-68580000D03*
%TO.N,GND*%
X217920714Y-71120000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J6*%
X217920704Y-104140000D03*
D13*
%TO.N,TRIG_IN*%
X217920714Y-106680000D03*
%TO.N,GND*%
X217920714Y-109220000D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X90170000Y-44450000D03*
%TD*%
D16*
%TO.N,GL_GATE*%
%TO.C,REF\u002A\u002A*%
X210755714Y-107315000D03*
%TD*%
D12*
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
%TO.C,PINS_Z_INPUT1*%
X191705714Y-91440000D03*
D13*
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X191705714Y-88900000D03*
%TD*%
D11*
%TO.N,MAX4619_C*%
%TO.C,U2*%
X134555718Y-109219992D03*
%TO.N,MAX4619_B*%
X134555714Y-106680000D03*
%TO.N,MAX4619_A*%
X134555714Y-104140000D03*
%TO.N,FPGA_GPIO_12*%
X134555714Y-101600000D03*
%TO.N,FPGA_GPIO_11*%
X134555714Y-99060000D03*
%TO.N,FPGA_GPIO_10*%
X134555714Y-96520000D03*
%TO.N,FPGA_GPIO_9*%
X134555714Y-93980000D03*
%TO.N,FPGA_GPIO_8*%
X134555714Y-91440000D03*
%TO.N,FPGA_GPIO_7*%
X134555714Y-88900000D03*
%TO.N,FPGA_GPIO_6*%
X134555714Y-86360000D03*
%TO.N,FPGA_GPIO_5*%
X134555714Y-83820000D03*
%TO.N,FPGA_GPIO_4*%
X134555714Y-81280000D03*
%TO.N,FPGA_GPIO_3*%
X134555714Y-78740000D03*
%TO.N,FPGA_GPIO_2*%
X134555714Y-76200000D03*
%TO.N,FPGA_GPIO_1*%
X134555714Y-73660000D03*
%TO.N,unconnected-(U2-Pad16)*%
X134555714Y-71120000D03*
%TO.N,unconnected-(U2-Pad17)*%
X134555714Y-68580000D03*
%TO.N,unconnected-(U2-Pad18)*%
X134555714Y-66040000D03*
%TO.N,unconnected-(U2-Pad19)*%
X134555714Y-63500000D03*
%TO.N,unconnected-(U2-Pad20)*%
X134555714Y-60960000D03*
%TO.N,unconnected-(U2-Pad21)*%
X134555714Y-58420000D03*
%TO.N,unconnected-(U2-Pad22)*%
X134555714Y-55880000D03*
%TO.N,unconnected-(U2-Pad23)*%
X134555714Y-53340000D03*
%TO.N,Net-(FB1-Pad2)*%
X134555714Y-50800000D03*
%TO.N,GND*%
X119315714Y-50800000D03*
%TO.N,RPI_GP0*%
X119315714Y-53340000D03*
%TO.N,RPI_GP1*%
X119315714Y-55880000D03*
%TO.N,FPGA_3*%
X119315714Y-58420000D03*
%TO.N,FPGA_4*%
X119315714Y-60960000D03*
%TO.N,unconnected-(U2-Pad30)*%
X119315714Y-63500000D03*
%TO.N,unconnected-(U2-Pad31)*%
X119315714Y-66040000D03*
%TO.N,unconnected-(U2-Pad32)*%
X119315714Y-68580000D03*
%TO.N,unconnected-(U2-Pad33)*%
X119315714Y-71120000D03*
%TO.N,unconnected-(U2-Pad34)*%
X119315714Y-73660000D03*
%TO.N,unconnected-(U2-Pad35)*%
X119315714Y-76200000D03*
%TO.N,unconnected-(U2-Pad36)*%
X119315714Y-78740000D03*
%TO.N,unconnected-(U2-Pad37)*%
X119315714Y-81280000D03*
%TO.N,unconnected-(U2-Pad38)*%
X119315714Y-83820000D03*
%TO.N,unconnected-(U2-Pad39)*%
X119315714Y-86360000D03*
%TO.N,unconnected-(U2-Pad40)*%
X119315714Y-88900000D03*
%TO.N,unconnected-(U2-Pad41)*%
X119315714Y-91440000D03*
%TO.N,unconnected-(U2-Pad42)*%
X119315714Y-93980000D03*
%TO.N,unconnected-(U2-Pad43)*%
X119315714Y-96520000D03*
%TO.N,unconnected-(U2-Pad44)*%
X119315714Y-99060000D03*
%TO.N,unconnected-(U2-Pad45)*%
X119315714Y-101600000D03*
%TO.N,unconnected-(U2-Pad46)*%
X119315714Y-104140000D03*
%TO.N,unconnected-(U2-Pad47)*%
X119315714Y-106680000D03*
%TO.N,unconnected-(U2-Pad48)*%
X119315714Y-109220000D03*
%TD*%
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
%TO.C,U3*%
X200605722Y-72379992D03*
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X200605714Y-74920000D03*
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X200605714Y-77460000D03*
%TO.N,Z_OUT*%
X200605714Y-80000000D03*
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X200605714Y-82540000D03*
%TO.N,MAX4619_EN*%
X200605714Y-85080000D03*
%TO.N,unconnected-(U3-Pad7)*%
X200605714Y-87620000D03*
%TO.N,GND*%
X200605714Y-90160000D03*
%TO.N,MAX4619_C*%
X208225714Y-90160000D03*
%TO.N,MAX4619_B*%
X208225714Y-87620000D03*
%TO.N,MAX4619_A*%
X208225714Y-85080000D03*
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X208225714Y-82540000D03*
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X208225714Y-80000000D03*
%TO.N,X_OUT*%
X208225714Y-77460000D03*
%TO.N,Y_OUT*%
X208225714Y-74920000D03*
%TO.N,VCC_3V3_ALWAYS*%
X208225714Y-72380000D03*
%TD*%
D17*
%TO.N,VCC*%
%TO.C,J1*%
X97375724Y-108262492D03*
D18*
%TO.N,GND*%
X89755724Y-108262492D03*
D19*
%TO.N,N/C*%
X94375726Y-112962496D03*
%TD*%
D14*
%TO.N,N/C*%
%TO.C,REF\u002A\u002A*%
X90105713Y-118110000D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,J3*%
X217920704Y-91440000D03*
D13*
%TO.N,HS2_OUT*%
X217920714Y-93980000D03*
%TO.N,GND*%
X217920714Y-96520000D03*
%TD*%
D12*
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
%TO.C,PINS_Y_INPUT1*%
X191705714Y-81280000D03*
D13*
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X191705714Y-78740000D03*
%TD*%
D15*
%TO.N,GND*%
%TO.C,SMA_Z1*%
X222555714Y-84772500D03*
X222555714Y-77787500D03*
%TD*%
%TO.N,GND*%
%TO.C,SMA_X1*%
X222555714Y-59372500D03*
X222555714Y-52387500D03*
%TD*%
D12*
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
%TO.C,PINS_X_INPUT1*%
X191705714Y-68580000D03*
D13*
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X191705714Y-71120000D03*
%TD*%
D20*
%TO.N,GND*%
X162495714Y-78740000D03*
X142175714Y-71120000D03*
X180275714Y-91440000D03*
X180275714Y-81280000D03*
X162495714Y-99060000D03*
X180275714Y-71120000D03*
X142175714Y-81280000D03*
X180275714Y-60960000D03*
X208215714Y-101600000D03*
X142175714Y-91440000D03*
X142175714Y-101600000D03*
X109155714Y-114300000D03*
X162495714Y-58420000D03*
X142175714Y-60960000D03*
X162495714Y-68580000D03*
X162495714Y-88900000D03*
%TO.N,VCC*%
X109155714Y-111760000D03*
%TO.N,VCC_3V3_ALWAYS*%
X208215714Y-58420000D03*
X210755714Y-68580000D03*
%TO.N,MAX4619_EN*%
X203135714Y-68580000D03*
%TO.N,RPI_GP7*%
X138430000Y-83820000D03*
%TO.N,VCC_SWITCHED*%
X165035714Y-109220000D03*
X142175714Y-86360000D03*
X142175714Y-96520000D03*
X142175714Y-66040000D03*
X142175714Y-76200000D03*
X195515714Y-63500000D03*
X142175714Y-55880000D03*
%TD*%
D21*
%TO.N,Z_OUT*%
X209750234Y-54874520D02*
X205675714Y-50800000D01*
X209750234Y-73109520D02*
X209750234Y-54874520D01*
X217920714Y-81280000D02*
X209750234Y-73109520D01*
%TO.N,FPGA_GPIO_12*%
X142900225Y-100875489D02*
X192975714Y-50800000D01*
X135280225Y-100875489D02*
X142900225Y-100875489D01*
X134555714Y-101600000D02*
X135280225Y-100875489D01*
%TO.N,FPGA_GPIO_11*%
X144079996Y-99060000D02*
X190435714Y-52704282D01*
X190435714Y-52704282D02*
X190435714Y-50800000D01*
X134555714Y-99060000D02*
X144079996Y-99060000D01*
%TO.N,FPGA_GPIO_10*%
X187895714Y-54364614D02*
X187895714Y-50800000D01*
X136646194Y-98610480D02*
X143649848Y-98610480D01*
X143649848Y-98610480D02*
X187895714Y-54364614D01*
X134555714Y-96520000D02*
X136646194Y-98610480D01*
%TO.N,FPGA_GPIO_9*%
X185355714Y-50800000D02*
X142175714Y-93980000D01*
X142175714Y-93980000D02*
X134555714Y-93980000D01*
%TO.N,FPGA_GPIO_8*%
X134555714Y-91440000D02*
X135280225Y-90715489D01*
X135280225Y-90715489D02*
X142900225Y-90715489D01*
X142900225Y-90715489D02*
X182815714Y-50800000D01*
%TO.N,FPGA_GPIO_7*%
X180275714Y-51824614D02*
X180275714Y-50800000D01*
X143200328Y-88900000D02*
X180275714Y-51824614D01*
X134555714Y-88900000D02*
X143200328Y-88900000D01*
%TO.N,FPGA_GPIO_6*%
X135280225Y-87084511D02*
X144380099Y-87084511D01*
X134555714Y-86360000D02*
X135280225Y-87084511D01*
X146180162Y-85284448D02*
X146180162Y-82355552D01*
X146180162Y-82355552D02*
X177735714Y-50800000D01*
X144380099Y-87084511D02*
X146180162Y-85284448D01*
%TO.N,FPGA_GPIO_5*%
X141451203Y-76924511D02*
X149071203Y-76924511D01*
X134555714Y-83820000D02*
X141451203Y-76924511D01*
X149071203Y-76924511D02*
X175195714Y-50800000D01*
%TO.N,FPGA_GPIO_4*%
X147980225Y-75475489D02*
X172655714Y-50800000D01*
X134555714Y-81280000D02*
X140360225Y-75475489D01*
X140360225Y-75475489D02*
X147980225Y-75475489D01*
%TO.N,FPGA_GPIO_3*%
X170115714Y-52704282D02*
X170115714Y-50800000D01*
X149477855Y-73342141D02*
X170115714Y-52704282D01*
X139953573Y-73342141D02*
X149477855Y-73342141D01*
X134555714Y-78740000D02*
X139953573Y-73342141D01*
%TO.N,FPGA_GPIO_2*%
X154875714Y-55880000D02*
X162495714Y-55880000D01*
X134555714Y-76200000D02*
X154875714Y-55880000D01*
X162495714Y-55880000D02*
X167575714Y-50800000D01*
%TO.N,MAX4619_C*%
X134555718Y-109219992D02*
X135280221Y-108495489D01*
X189890225Y-108495489D02*
X208225714Y-90160000D01*
X135280221Y-108495489D02*
X189890225Y-108495489D01*
%TO.N,MAX4619_B*%
X189165714Y-106680000D02*
X208225714Y-87620000D01*
X134555714Y-106680000D02*
X189165714Y-106680000D01*
%TO.N,MAX4619_A*%
X188616025Y-104140000D02*
X207676025Y-85080000D01*
X207676025Y-85080000D02*
X208225714Y-85080000D01*
X134555714Y-104140000D02*
X188616025Y-104140000D01*
%TO.N,RPI_GP7*%
X138430000Y-83820000D02*
X137305480Y-84944520D01*
X114154520Y-84944520D02*
X111619520Y-82409520D01*
X137305480Y-84944520D02*
X114154520Y-84944520D01*
X111619520Y-82409520D02*
X101449520Y-82409520D01*
X101449520Y-82409520D02*
X92705000Y-73665000D01*
%TD*%
M02*
