

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Dec 16 14:07:20 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_205_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DwIndex = alloca i32 1"   --->   Operation 14 'alloca' 'DwIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%canIndex = alloca i32 1"   --->   Operation 15 'alloca' 'canIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%canbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %canbase"   --->   Operation 17 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add115_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %add115"   --->   Operation 18 'read' 'add115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln205_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln205_1"   --->   Operation 19 'read' 'add_ln205_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 8, i7 %canIndex"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %DwIndex"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DwIndex_1 = load i5 %DwIndex" [can.c:208]   --->   Operation 23 'load' 'DwIndex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln205 = icmp_eq  i5 %DwIndex_1, i5 %add_ln205_1_read" [can.c:205]   --->   Operation 25 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%DwIndex_2 = add i5 %DwIndex_1, i5 1" [can.c:214]   --->   Operation 27 'add' 'DwIndex_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc.split, void %for.end.loopexit.exitStub" [can.c:205]   --->   Operation 28 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i5 %DwIndex_1" [can.c:208]   --->   Operation 29 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln208, i2 0" [can.c:208]   --->   Operation 30 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i6 %shl_ln3" [can.c:208]   --->   Operation 31 'zext' 'zext_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln208 = add i15 %zext_ln208, i15 %add115_read" [can.c:208]   --->   Operation 32 'add' 'add_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i15 %add_ln208" [can.c:207]   --->   Operation 33 'zext' 'zext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln207 = add i64 %zext_ln207, i64 %canbase_read" [can.c:207]   --->   Operation 34 'add' 'add_ln207' <Predicate = (!icmp_ln205)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln207, i32 2, i32 63" [can.c:207]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i62 %trunc_ln" [can.c:207]   --->   Operation 36 'sext' 'sext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln207" [can.c:207]   --->   Operation 37 'getelementptr' 'clu_addr_addr' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln205 = store i5 %DwIndex_2, i5 %DwIndex" [can.c:205]   --->   Operation 38 'store' 'store_ln205' <Predicate = (!icmp_ln205)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [7/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 39 'readreq' 'data_1_req' <Predicate = (!icmp_ln205)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 40 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 41 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 42 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 43 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 44 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 45 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [can.c:207]   --->   Operation 46 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31" [can.c:209]   --->   Operation 47 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23" [can.c:210]   --->   Operation 48 'partselect' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15" [can.c:211]   --->   Operation 49 'partselect' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i32 %data" [can.c:212]   --->   Operation 50 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%canIndex_load = load i7 %canIndex" [can.c:209]   --->   Operation 51 'load' 'canIndex_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln209 = add i7 %canIndex_load, i7 12" [can.c:209]   --->   Operation 52 'add' 'add_ln209' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %add_ln209" [can.c:209]   --->   Operation 53 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i64 0, i64 %zext_ln209" [can.c:209]   --->   Operation 54 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln209 = store i8 %trunc_ln20, i7 %can_frame_addr" [can.c:209]   --->   Operation 55 'store' 'store_ln209' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln210 = add i7 %canIndex_load, i7 13" [can.c:210]   --->   Operation 56 'add' 'add_ln210' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i7 %add_ln210" [can.c:210]   --->   Operation 57 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln210" [can.c:210]   --->   Operation 58 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln210 = store i8 %trunc_ln21, i7 %can_frame_addr_4" [can.c:210]   --->   Operation 59 'store' 'store_ln210' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln213 = add i7 %canIndex_load, i7 4" [can.c:213]   --->   Operation 60 'add' 'add_ln213' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln205 = store i7 %add_ln213, i7 %canIndex" [can.c:205]   --->   Operation 61 'store' 'store_ln205' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [can.c:146]   --->   Operation 62 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln211 = add i7 %canIndex_load, i7 14" [can.c:211]   --->   Operation 63 'add' 'add_ln211' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i7 %add_ln211" [can.c:211]   --->   Operation 64 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln211" [can.c:211]   --->   Operation 65 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln211 = store i8 %trunc_ln22, i7 %can_frame_addr_5" [can.c:211]   --->   Operation 66 'store' 'store_ln211' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln212 = add i7 %canIndex_load, i7 15" [can.c:212]   --->   Operation 67 'add' 'add_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %add_ln212" [can.c:212]   --->   Operation 68 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln212" [can.c:212]   --->   Operation 69 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln212 = store i8 %trunc_ln212, i7 %can_frame_addr_6" [can.c:212]   --->   Operation 70 'store' 'store_ln212' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc" [can.c:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	'alloca' operation ('DwIndex') [6]  (0 ns)
	'load' operation ('DwIndex', can.c:208) on local variable 'DwIndex' [16]  (0 ns)
	'add' operation ('add_ln208', can.c:208) [28]  (0.842 ns)
	'add' operation ('add_ln207', can.c:207) [30]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('data_1_req', can.c:207) on port 'clu_addr' (can.c:207) [34]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('data', can.c:207) on port 'clu_addr' (can.c:207) [35]  (7.3 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'load' operation ('canIndex_load', can.c:209) on local variable 'canIndex' [23]  (0 ns)
	'add' operation ('add_ln209', can.c:209) [37]  (0.773 ns)
	'getelementptr' operation ('can_frame_addr', can.c:209) [39]  (0 ns)
	'store' operation ('store_ln209', can.c:209) of variable 'trunc_ln20', can.c:209 on array 'can_frame' [40]  (0.677 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln211', can.c:211) [47]  (0.773 ns)
	'getelementptr' operation ('can_frame_addr_5', can.c:211) [49]  (0 ns)
	'store' operation ('store_ln211', can.c:211) of variable 'trunc_ln22', can.c:211 on array 'can_frame' [50]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
