Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot subMVM_tb_behav xil_defaultlib.subMVM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [F:/vivado_project/led/led.srcs/sources_1/new/pcm.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [F:/vivado_project/led/led.srcs/sources_1/new/pcm.v:42]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [F:/vivado_project/led/led.srcs/sources_1/new/pcm.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_viv_comp
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=8,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=15,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=8,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=28,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19 [\mult_gen_v12_0_19(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=9,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=16,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=9,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_scaled_adder [\ccm_scaled_adder(a_width=29,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
