// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cordic_cordic,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.027000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1406,HLS_SYN_LUT=4893,HLS_VERSION=2022_1}" *)

module cordic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cordicMode,
        targetAnglePhi,
        xCartesian,
        yCartesian,
        arctan,
        arctan_ap_vld,
        s,
        s_ap_vld,
        c,
        c_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   cordicMode;
input  [15:0] targetAnglePhi;
input  [15:0] xCartesian;
input  [15:0] yCartesian;
output  [15:0] arctan;
output   arctan_ap_vld;
output  [15:0] s;
output   s_ap_vld;
output  [15:0] c;
output   c_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg arctan_ap_vld;
reg s_ap_vld;
reg c_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_subdone;
reg   [15:0] targetAnglePhi_read_reg_3707;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter1_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter2_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter3_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter4_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter5_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter6_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter7_reg;
reg   [15:0] targetAnglePhi_read_reg_3707_pp0_iter8_reg;
reg   [0:0] cordicMode_read_reg_3736;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter1_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter2_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter3_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter4_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter5_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter6_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter7_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter8_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter9_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter10_reg;
reg   [0:0] cordicMode_read_reg_3736_pp0_iter11_reg;
wire   [15:0] yCartesian_V_2_fu_293_p3;
reg   [15:0] yCartesian_V_2_reg_3774;
reg   [14:0] r_V_50_reg_3780;
wire   [0:0] select_ln1696_fu_381_p3;
reg   [0:0] select_ln1696_reg_3785;
wire  signed [14:0] cumulativeAngleTheta_V_1_fu_401_p2;
reg  signed [14:0] cumulativeAngleTheta_V_1_reg_3791;
wire  signed [14:0] cumulativeAngleTheta_V_2_fu_407_p2;
reg  signed [14:0] cumulativeAngleTheta_V_2_reg_3796;
wire   [0:0] and_ln33_fu_419_p2;
reg   [0:0] and_ln33_reg_3802;
wire   [0:0] xor_ln33_fu_431_p2;
reg   [0:0] xor_ln33_reg_3807;
reg   [0:0] xor_ln33_reg_3807_pp0_iter1_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter2_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter3_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter4_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter5_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter6_reg;
reg   [0:0] xor_ln33_reg_3807_pp0_iter7_reg;
wire   [0:0] and_ln33_2_fu_437_p2;
reg   [0:0] and_ln33_2_reg_3822;
wire   [14:0] cumulativeAngleTheta_V_4_fu_451_p3;
reg   [14:0] cumulativeAngleTheta_V_4_reg_3828;
wire   [15:0] xCartesian_V_5_fu_459_p3;
reg   [15:0] xCartesian_V_5_reg_3833;
reg   [13:0] r_V_52_reg_3839;
wire   [14:0] cumulativeAngleTheta_V_10_fu_677_p3;
reg   [14:0] cumulativeAngleTheta_V_10_reg_3844;
wire   [15:0] minimizationFunction_V_65_fu_685_p3;
reg   [15:0] minimizationFunction_V_65_reg_3850;
wire   [15:0] xCartesian_V_8_fu_693_p3;
reg   [15:0] xCartesian_V_8_reg_3856;
reg   [12:0] r_V_54_reg_3862;
reg   [12:0] r_V_55_reg_3867;
wire   [0:0] select_ln33_8_fu_769_p3;
reg   [0:0] select_ln33_8_reg_3872;
wire   [14:0] cumulativeAngleTheta_V_15_fu_865_p3;
reg   [14:0] cumulativeAngleTheta_V_15_reg_3882;
wire   [15:0] minimizationFunction_V_66_fu_873_p3;
reg   [15:0] minimizationFunction_V_66_reg_3887;
reg   [11:0] r_V_56_reg_3893;
wire   [0:0] select_ln33_14_fu_959_p3;
reg   [0:0] select_ln33_14_reg_3898;
wire  signed [14:0] cumulativeAngleTheta_V_16_fu_978_p2;
reg  signed [14:0] cumulativeAngleTheta_V_16_reg_3907;
wire   [15:0] xCartesian_V_14_fu_984_p3;
reg   [15:0] xCartesian_V_14_reg_3914;
reg   [10:0] r_V_58_reg_3920;
reg   [10:0] r_V_58_reg_3920_pp0_iter3_reg;
wire   [15:0] minimizationFunction_V_67_fu_1077_p3;
reg   [15:0] minimizationFunction_V_67_reg_3925;
wire   [0:0] select_ln33_20_fu_1146_p3;
reg   [0:0] select_ln33_20_reg_3931;
wire  signed [14:0] cumulativeAngleTheta_V_21_fu_1163_p2;
reg  signed [14:0] cumulativeAngleTheta_V_21_reg_3937;
wire  signed [14:0] cumulativeAngleTheta_V_22_fu_1169_p2;
reg  signed [14:0] cumulativeAngleTheta_V_22_reg_3942;
wire   [0:0] and_ln33_12_fu_1181_p2;
reg   [0:0] and_ln33_12_reg_3948;
wire   [0:0] and_ln33_14_fu_1191_p2;
reg   [0:0] and_ln33_14_reg_3953;
wire   [14:0] cumulativeAngleTheta_V_24_fu_1204_p3;
reg   [14:0] cumulativeAngleTheta_V_24_reg_3959;
wire   [15:0] xCartesian_V_17_fu_1212_p3;
reg   [15:0] xCartesian_V_17_reg_3964;
reg   [9:0] r_V_60_reg_3970;
wire   [14:0] cumulativeAngleTheta_V_30_fu_1430_p3;
reg   [14:0] cumulativeAngleTheta_V_30_reg_3975;
wire   [15:0] minimizationFunction_V_69_fu_1438_p3;
reg   [15:0] minimizationFunction_V_69_reg_3981;
wire   [15:0] xCartesian_V_20_fu_1446_p3;
reg   [15:0] xCartesian_V_20_reg_3987;
reg   [8:0] r_V_62_reg_3993;
reg   [8:0] r_V_63_reg_3998;
wire   [0:0] select_ln33_32_fu_1522_p3;
reg   [0:0] select_ln33_32_reg_4003;
wire   [15:0] minimizationFunction_V_70_fu_1626_p3;
reg   [15:0] minimizationFunction_V_70_reg_4013;
reg   [7:0] r_V_64_reg_4019;
wire   [0:0] select_ln33_38_fu_1712_p3;
reg   [0:0] select_ln33_38_reg_4024;
wire  signed [14:0] cumulativeAngleTheta_V_36_fu_1731_p2;
reg  signed [14:0] cumulativeAngleTheta_V_36_reg_4032;
wire  signed [14:0] cumulativeAngleTheta_V_37_fu_1737_p2;
reg  signed [14:0] cumulativeAngleTheta_V_37_reg_4039;
wire   [0:0] and_ln33_21_fu_1749_p2;
reg   [0:0] and_ln33_21_reg_4046;
wire   [15:0] xCartesian_V_26_fu_1754_p3;
reg   [15:0] xCartesian_V_26_reg_4052;
reg   [6:0] r_V_66_reg_4058;
wire   [0:0] select_ln33_44_fu_1899_p3;
reg   [0:0] select_ln33_44_reg_4063;
wire   [15:0] yCartesian_V_84_fu_1911_p2;
reg   [15:0] yCartesian_V_84_reg_4069;
wire   [15:0] yCartesian_V_85_fu_1922_p2;
reg   [15:0] yCartesian_V_85_reg_4075;
wire   [15:0] minimizationFunction_V_44_fu_1948_p2;
reg   [15:0] minimizationFunction_V_44_reg_4080;
wire   [0:0] and_ln33_26_fu_1974_p2;
reg   [0:0] and_ln33_26_reg_4085;
wire   [14:0] cumulativeAngleTheta_V_45_fu_1995_p3;
reg   [14:0] cumulativeAngleTheta_V_45_reg_4090;
wire   [15:0] xCartesian_V_29_fu_2003_p3;
reg   [15:0] xCartesian_V_29_reg_4096;
reg   [5:0] r_V_68_reg_4102;
wire   [0:0] select_ln33_49_fu_2037_p3;
reg   [0:0] select_ln33_49_reg_4107;
wire   [15:0] minimizationFunction_V_73_fu_2189_p3;
reg   [15:0] minimizationFunction_V_73_reg_4112;
reg   [4:0] r_V_70_reg_4118;
wire   [0:0] select_ln33_56_fu_2277_p3;
reg   [0:0] select_ln33_56_reg_4123;
wire  signed [14:0] cumulativeAngleTheta_V_51_fu_2297_p2;
reg  signed [14:0] cumulativeAngleTheta_V_51_reg_4131;
wire  signed [14:0] cumulativeAngleTheta_V_52_fu_2303_p2;
reg  signed [14:0] cumulativeAngleTheta_V_52_reg_4138;
wire   [0:0] and_ln33_30_fu_2315_p2;
reg   [0:0] and_ln33_30_reg_4145;
wire   [15:0] xCartesian_V_35_fu_2320_p3;
reg   [15:0] xCartesian_V_35_reg_4151;
reg   [3:0] r_V_72_reg_4157;
wire   [0:0] select_ln33_62_fu_2465_p3;
reg   [0:0] select_ln33_62_reg_4162;
wire   [15:0] yCartesian_V_90_fu_2477_p2;
reg   [15:0] yCartesian_V_90_reg_4167;
wire   [15:0] minimizationFunction_V_59_fu_2514_p2;
reg   [15:0] minimizationFunction_V_59_reg_4172;
wire   [0:0] and_ln33_35_fu_2540_p2;
reg   [0:0] and_ln33_35_reg_4177;
wire   [14:0] cumulativeAngleTheta_V_60_fu_2561_p3;
reg   [14:0] cumulativeAngleTheta_V_60_reg_4182;
wire   [15:0] minimizationFunction_V_75_fu_2569_p3;
reg   [15:0] minimizationFunction_V_75_reg_4187;
wire   [15:0] xCartesian_V_38_fu_2577_p3;
reg   [15:0] xCartesian_V_38_reg_4193;
reg   [2:0] r_V_74_reg_4199;
reg   [2:0] r_V_75_reg_4204;
wire   [0:0] select_ln33_67_fu_2621_p3;
reg   [0:0] select_ln33_67_reg_4209;
wire  signed [15:0] sext_ln48_24_fu_2629_p1;
reg  signed [15:0] sext_ln48_24_reg_4214;
reg  signed [15:0] sext_ln48_24_reg_4214_pp0_iter10_reg;
reg  signed [15:0] sext_ln48_24_reg_4214_pp0_iter11_reg;
reg  signed [15:0] sext_ln48_24_reg_4214_pp0_iter12_reg;
reg  signed [15:0] sext_ln48_24_reg_4214_pp0_iter13_reg;
wire   [15:0] minimizationFunction_V_63_fu_2675_p2;
reg   [15:0] minimizationFunction_V_63_reg_4219;
reg   [15:0] minimizationFunction_V_63_reg_4219_pp0_iter10_reg;
reg   [15:0] minimizationFunction_V_63_reg_4219_pp0_iter11_reg;
wire   [15:0] yCartesian_V_44_fu_2812_p3;
reg   [15:0] yCartesian_V_44_reg_4231;
wire   [15:0] xCartesian_V_44_fu_2820_p3;
reg   [15:0] xCartesian_V_44_reg_4237;
wire   [15:0] select_ln1534_fu_2836_p3;
reg   [15:0] select_ln1534_reg_4243;
wire   [15:0] select_ln1534_1_fu_2852_p3;
reg   [15:0] select_ln1534_1_reg_4249;
wire   [0:0] select_ln1696_32_fu_2906_p3;
reg   [0:0] select_ln1696_32_reg_4255;
wire   [0:0] select_ln1696_35_fu_3020_p3;
reg   [0:0] select_ln1696_35_reg_4262;
wire   [15:0] yCartesian_V_48_fu_3033_p2;
reg   [15:0] yCartesian_V_48_reg_4267;
wire   [15:0] yCartesian_V_50_fu_3051_p3;
reg   [15:0] yCartesian_V_50_reg_4272;
wire   [15:0] xCartesian_V_50_fu_3059_p3;
reg   [15:0] xCartesian_V_50_reg_4278;
reg   [0:0] r_V_82_reg_4284;
reg   [0:0] r_V_83_reg_4289;
wire   [0:0] select_ln109_5_fu_3098_p3;
reg   [0:0] select_ln109_5_reg_4294;
wire   [0:0] select_ln1696_41_fu_3258_p3;
reg   [0:0] select_ln1696_41_reg_4299;
wire   [15:0] xCartesian_V_54_fu_3266_p2;
reg   [15:0] xCartesian_V_54_reg_4306;
wire   [15:0] yCartesian_V_54_fu_3272_p2;
reg   [15:0] yCartesian_V_54_reg_4311;
wire   [15:0] xCartesian_V_55_fu_3278_p2;
reg   [15:0] xCartesian_V_55_reg_4317;
wire   [15:0] yCartesian_V_55_fu_3284_p2;
reg   [15:0] yCartesian_V_55_reg_4322;
wire   [15:0] xCartesian_V_60_fu_3435_p2;
reg   [15:0] xCartesian_V_60_reg_4328;
wire   [15:0] yCartesian_V_60_fu_3455_p2;
reg   [15:0] yCartesian_V_60_reg_4333;
reg   [13:0] r_V_reg_4338;
reg   [13:0] r_V_39_reg_4343;
wire   [15:0] xCartesian_V_63_fu_3551_p2;
reg   [15:0] xCartesian_V_63_reg_4348;
wire   [15:0] yCartesian_V_63_fu_3571_p2;
reg   [15:0] yCartesian_V_63_reg_4354;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0;
wire   [15:0] minimizationFunction_V_fu_205_p2;
wire   [0:0] select_ln55_fu_227_p0;
wire   [0:0] tmp_fu_211_p3;
wire   [0:0] tmp_1_fu_219_p3;
wire   [0:0] select_ln86_fu_253_p0;
wire   [0:0] select_ln109_fu_273_p0;
wire   [0:0] select_ln55_fu_227_p3;
wire   [13:0] select_ln86_fu_253_p3;
wire   [13:0] select_ln109_fu_273_p3;
wire   [13:0] cumulativeAngleTheta_V_fu_281_p3;
wire   [15:0] yCartesian_V_67_fu_235_p2;
wire   [15:0] yCartesian_V_fu_261_p2;
wire   [15:0] xCartesian_V_fu_241_p2;
wire   [15:0] xCartesian_V_2_fu_301_p3;
wire   [14:0] r_V_51_fu_319_p4;
wire   [15:0] minimizationFunction_V_1_fu_247_p2;
wire   [0:0] select_ln86_1_fu_349_p0;
wire   [0:0] tmp_2_fu_333_p3;
wire   [0:0] tmp_3_fu_341_p3;
wire   [15:0] minimizationFunction_V_2_fu_267_p2;
wire   [0:0] select_ln109_1_fu_373_p0;
wire   [0:0] tmp_4_fu_357_p3;
wire   [0:0] tmp_5_fu_365_p3;
wire   [0:0] select_ln86_1_fu_349_p3;
wire   [0:0] select_ln109_1_fu_373_p3;
wire  signed [15:0] sext_ln1534_1_fu_329_p1;
wire  signed [14:0] sext_ln1696_fu_289_p1;
wire   [0:0] and_ln33_fu_419_p0;
wire   [0:0] xor_ln1696_fu_413_p2;
wire   [0:0] and_ln33_1_fu_425_p1;
wire   [0:0] xor_ln33_fu_431_p0;
wire   [0:0] and_ln33_1_fu_425_p2;
wire   [14:0] cumulativeAngleTheta_V_3_fu_443_p3;
wire   [15:0] xCartesian_V_3_fu_389_p2;
wire   [15:0] xCartesian_V_4_fu_395_p2;
wire  signed [15:0] sext_ln1534_fu_477_p1;
wire  signed [15:0] sext_ln48_1_fu_493_p1;
wire  signed [15:0] sext_ln48_fu_490_p1;
wire   [15:0] yCartesian_V_68_fu_480_p2;
wire   [15:0] yCartesian_V_69_fu_485_p2;
wire   [15:0] minimizationFunction_V_64_fu_511_p3;
wire   [13:0] r_V_53_fu_521_p4;
wire   [15:0] minimizationFunction_V_4_fu_496_p2;
wire   [0:0] tmp_6_fu_535_p3;
wire   [0:0] tmp_7_fu_543_p3;
wire   [15:0] minimizationFunction_V_6_fu_501_p2;
wire   [0:0] tmp_8_fu_558_p3;
wire   [0:0] tmp_9_fu_566_p3;
wire   [0:0] select_ln33_fu_551_p3;
wire   [0:0] select_ln33_1_fu_574_p3;
wire  signed [15:0] sext_ln1534_3_fu_531_p1;
wire  signed [15:0] sext_ln1534_2_fu_518_p1;
wire   [14:0] cumulativeAngleTheta_V_5_fu_506_p3;
wire  signed [14:0] cumulativeAngleTheta_V_6_fu_610_p2;
wire  signed [14:0] cumulativeAngleTheta_V_7_fu_620_p2;
wire  signed [15:0] sext_ln48_3_fu_626_p1;
wire  signed [15:0] sext_ln48_2_fu_616_p1;
wire   [0:0] select_ln33_2_fu_581_p3;
wire   [0:0] xor_ln1696_1_fu_640_p2;
wire   [0:0] and_ln33_3_fu_646_p2;
wire   [0:0] and_ln33_4_fu_651_p2;
wire   [14:0] cumulativeAngleTheta_V_8_fu_661_p3;
wire   [0:0] and_ln33_5_fu_656_p2;
wire   [14:0] cumulativeAngleTheta_V_9_fu_669_p3;
wire   [15:0] yCartesian_V_70_fu_593_p2;
wire   [15:0] yCartesian_V_71_fu_604_p2;
wire   [15:0] xCartesian_V_6_fu_588_p2;
wire   [15:0] xCartesian_V_7_fu_599_p2;
wire   [15:0] minimizationFunction_V_9_fu_630_p2;
wire   [0:0] tmp_10_fu_721_p3;
wire   [0:0] tmp_11_fu_729_p3;
wire   [15:0] minimizationFunction_V_11_fu_635_p2;
wire   [0:0] tmp_12_fu_745_p3;
wire   [0:0] tmp_13_fu_753_p3;
wire   [0:0] select_ln33_6_fu_737_p3;
wire   [0:0] select_ln33_7_fu_761_p3;
wire  signed [15:0] sext_ln1534_5_fu_780_p1;
wire  signed [15:0] sext_ln1534_4_fu_777_p1;
wire  signed [14:0] cumulativeAngleTheta_V_11_fu_803_p2;
wire  signed [14:0] cumulativeAngleTheta_V_12_fu_812_p2;
wire  signed [15:0] sext_ln48_5_fu_817_p1;
wire  signed [15:0] sext_ln48_4_fu_808_p1;
wire   [0:0] xor_ln1696_2_fu_831_p2;
wire   [0:0] and_ln33_6_fu_836_p2;
wire   [0:0] and_ln33_7_fu_841_p2;
wire   [14:0] cumulativeAngleTheta_V_13_fu_849_p3;
wire   [0:0] and_ln33_8_fu_845_p2;
wire   [14:0] cumulativeAngleTheta_V_14_fu_857_p3;
wire   [15:0] yCartesian_V_72_fu_788_p2;
wire   [15:0] yCartesian_V_73_fu_798_p2;
wire   [15:0] xCartesian_V_9_fu_783_p2;
wire   [15:0] xCartesian_V_10_fu_793_p2;
wire   [15:0] xCartesian_V_11_fu_880_p3;
wire   [11:0] r_V_57_fu_897_p4;
wire   [15:0] minimizationFunction_V_14_fu_821_p2;
wire   [0:0] tmp_14_fu_911_p3;
wire   [0:0] tmp_15_fu_919_p3;
wire   [15:0] minimizationFunction_V_16_fu_826_p2;
wire   [0:0] tmp_16_fu_935_p3;
wire   [0:0] tmp_17_fu_943_p3;
wire   [0:0] select_ln33_12_fu_927_p3;
wire   [0:0] select_ln33_13_fu_951_p3;
wire  signed [15:0] sext_ln1534_7_fu_907_p1;
wire   [15:0] xCartesian_V_12_fu_966_p2;
wire   [15:0] xCartesian_V_13_fu_972_p2;
wire  signed [15:0] sext_ln1534_6_fu_1002_p1;
wire  signed [14:0] cumulativeAngleTheta_V_17_fu_1018_p2;
wire  signed [15:0] sext_ln48_7_fu_1023_p1;
wire  signed [15:0] sext_ln48_6_fu_1015_p1;
wire   [0:0] xor_ln1696_3_fu_1037_p2;
wire   [0:0] and_ln33_9_fu_1042_p2;
wire   [0:0] and_ln33_10_fu_1047_p2;
wire   [14:0] cumulativeAngleTheta_V_18_fu_1055_p3;
wire   [0:0] and_ln33_11_fu_1051_p2;
wire   [14:0] cumulativeAngleTheta_V_19_fu_1062_p3;
wire   [15:0] yCartesian_V_74_fu_1005_p2;
wire   [15:0] yCartesian_V_75_fu_1010_p2;
wire   [10:0] r_V_59_fu_1084_p4;
wire   [15:0] minimizationFunction_V_19_fu_1027_p2;
wire   [0:0] tmp_18_fu_1098_p3;
wire   [0:0] tmp_19_fu_1106_p3;
wire   [15:0] minimizationFunction_V_21_fu_1032_p2;
wire   [0:0] tmp_20_fu_1122_p3;
wire   [0:0] tmp_21_fu_1130_p3;
wire   [0:0] select_ln33_18_fu_1114_p3;
wire   [0:0] select_ln33_19_fu_1138_p3;
wire  signed [15:0] sext_ln1534_9_fu_1094_p1;
wire   [14:0] cumulativeAngleTheta_V_20_fu_1069_p3;
wire   [0:0] xor_ln1696_4_fu_1175_p2;
wire   [0:0] and_ln33_13_fu_1186_p2;
wire   [14:0] cumulativeAngleTheta_V_23_fu_1196_p3;
wire   [15:0] xCartesian_V_15_fu_1153_p2;
wire   [15:0] xCartesian_V_16_fu_1158_p2;
wire  signed [15:0] sext_ln1534_8_fu_1230_p1;
wire  signed [15:0] sext_ln48_9_fu_1246_p1;
wire  signed [15:0] sext_ln48_8_fu_1243_p1;
wire   [15:0] yCartesian_V_76_fu_1233_p2;
wire   [15:0] yCartesian_V_77_fu_1238_p2;
wire   [15:0] minimizationFunction_V_68_fu_1264_p3;
wire   [9:0] r_V_61_fu_1274_p4;
wire   [15:0] minimizationFunction_V_24_fu_1249_p2;
wire   [0:0] tmp_22_fu_1288_p3;
wire   [0:0] tmp_23_fu_1296_p3;
wire   [15:0] minimizationFunction_V_26_fu_1254_p2;
wire   [0:0] tmp_24_fu_1311_p3;
wire   [0:0] tmp_25_fu_1319_p3;
wire   [0:0] select_ln33_24_fu_1304_p3;
wire   [0:0] select_ln33_25_fu_1327_p3;
wire  signed [15:0] sext_ln1534_11_fu_1284_p1;
wire  signed [15:0] sext_ln1534_10_fu_1271_p1;
wire   [14:0] cumulativeAngleTheta_V_25_fu_1259_p3;
wire  signed [14:0] cumulativeAngleTheta_V_26_fu_1363_p2;
wire  signed [14:0] cumulativeAngleTheta_V_27_fu_1373_p2;
wire  signed [15:0] sext_ln48_11_fu_1379_p1;
wire  signed [15:0] sext_ln48_10_fu_1369_p1;
wire   [0:0] select_ln33_26_fu_1334_p3;
wire   [0:0] xor_ln1696_5_fu_1393_p2;
wire   [0:0] and_ln33_15_fu_1399_p2;
wire   [0:0] and_ln33_16_fu_1404_p2;
wire   [14:0] cumulativeAngleTheta_V_28_fu_1414_p3;
wire   [0:0] and_ln33_17_fu_1409_p2;
wire   [14:0] cumulativeAngleTheta_V_29_fu_1422_p3;
wire   [15:0] yCartesian_V_78_fu_1346_p2;
wire   [15:0] yCartesian_V_79_fu_1357_p2;
wire   [15:0] xCartesian_V_18_fu_1341_p2;
wire   [15:0] xCartesian_V_19_fu_1352_p2;
wire   [15:0] minimizationFunction_V_29_fu_1383_p2;
wire   [0:0] tmp_26_fu_1474_p3;
wire   [0:0] tmp_27_fu_1482_p3;
wire   [15:0] minimizationFunction_V_31_fu_1388_p2;
wire   [0:0] tmp_28_fu_1498_p3;
wire   [0:0] tmp_29_fu_1506_p3;
wire   [0:0] select_ln33_30_fu_1490_p3;
wire   [0:0] select_ln33_31_fu_1514_p3;
wire  signed [15:0] sext_ln1534_13_fu_1533_p1;
wire  signed [15:0] sext_ln1534_12_fu_1530_p1;
wire  signed [14:0] cumulativeAngleTheta_V_31_fu_1556_p2;
wire  signed [14:0] cumulativeAngleTheta_V_32_fu_1565_p2;
wire  signed [15:0] sext_ln48_13_fu_1570_p1;
wire  signed [15:0] sext_ln48_12_fu_1561_p1;
wire   [0:0] xor_ln1696_6_fu_1584_p2;
wire   [0:0] and_ln33_18_fu_1589_p2;
wire   [0:0] and_ln33_19_fu_1594_p2;
wire   [14:0] cumulativeAngleTheta_V_33_fu_1602_p3;
wire   [0:0] and_ln33_20_fu_1598_p2;
wire   [14:0] cumulativeAngleTheta_V_34_fu_1610_p3;
wire   [15:0] yCartesian_V_80_fu_1541_p2;
wire   [15:0] yCartesian_V_81_fu_1551_p2;
wire   [15:0] xCartesian_V_21_fu_1536_p2;
wire   [15:0] xCartesian_V_22_fu_1546_p2;
wire   [15:0] xCartesian_V_23_fu_1633_p3;
wire   [7:0] r_V_65_fu_1650_p4;
wire   [15:0] minimizationFunction_V_34_fu_1574_p2;
wire   [0:0] tmp_30_fu_1664_p3;
wire   [0:0] tmp_31_fu_1672_p3;
wire   [15:0] minimizationFunction_V_36_fu_1579_p2;
wire   [0:0] tmp_32_fu_1688_p3;
wire   [0:0] tmp_33_fu_1696_p3;
wire   [0:0] select_ln33_36_fu_1680_p3;
wire   [0:0] select_ln33_37_fu_1704_p3;
wire  signed [15:0] sext_ln1534_15_fu_1660_p1;
wire   [14:0] cumulativeAngleTheta_V_35_fu_1618_p3;
wire   [0:0] xor_ln1696_7_fu_1743_p2;
wire   [15:0] xCartesian_V_24_fu_1719_p2;
wire   [15:0] xCartesian_V_25_fu_1725_p2;
wire  signed [15:0] sext_ln1534_14_fu_1772_p1;
wire  signed [15:0] sext_ln48_15_fu_1788_p1;
wire  signed [15:0] sext_ln48_14_fu_1785_p1;
wire   [0:0] and_ln33_22_fu_1801_p2;
wire   [14:0] cumulativeAngleTheta_V_38_fu_1809_p3;
wire   [0:0] and_ln33_23_fu_1805_p2;
wire   [14:0] cumulativeAngleTheta_V_39_fu_1814_p3;
wire   [15:0] yCartesian_V_82_fu_1775_p2;
wire   [15:0] yCartesian_V_83_fu_1780_p2;
wire   [15:0] minimizationFunction_V_71_fu_1828_p3;
wire   [6:0] r_V_67_fu_1838_p4;
wire   [15:0] minimizationFunction_V_39_fu_1791_p2;
wire   [0:0] tmp_34_fu_1852_p3;
wire   [0:0] tmp_35_fu_1860_p3;
wire   [15:0] minimizationFunction_V_41_fu_1796_p2;
wire   [0:0] tmp_36_fu_1876_p3;
wire   [0:0] tmp_37_fu_1884_p3;
wire   [0:0] select_ln33_42_fu_1868_p3;
wire   [0:0] select_ln33_43_fu_1892_p3;
wire  signed [15:0] sext_ln1534_17_fu_1848_p1;
wire  signed [15:0] sext_ln1534_16_fu_1835_p1;
wire   [14:0] cumulativeAngleTheta_V_40_fu_1821_p3;
wire  signed [14:0] cumulativeAngleTheta_V_41_fu_1928_p2;
wire  signed [14:0] cumulativeAngleTheta_V_42_fu_1938_p2;
wire  signed [15:0] sext_ln48_17_fu_1944_p1;
wire  signed [15:0] sext_ln48_16_fu_1934_p1;
wire   [0:0] xor_ln1696_8_fu_1958_p2;
wire   [0:0] and_ln33_24_fu_1964_p2;
wire   [0:0] and_ln33_25_fu_1969_p2;
wire   [14:0] cumulativeAngleTheta_V_43_fu_1979_p3;
wire   [14:0] cumulativeAngleTheta_V_44_fu_1987_p3;
wire   [15:0] xCartesian_V_27_fu_1906_p2;
wire   [15:0] xCartesian_V_28_fu_1917_p2;
wire   [15:0] minimizationFunction_V_46_fu_1953_p2;
wire   [0:0] tmp_40_fu_2021_p3;
wire   [0:0] tmp_41_fu_2029_p3;
wire   [15:0] minimizationFunction_V_72_fu_2045_p3;
wire   [5:0] r_V_69_fu_2053_p4;
wire   [0:0] tmp_38_fu_2067_p3;
wire   [0:0] tmp_39_fu_2074_p3;
wire   [0:0] select_ln33_48_fu_2081_p3;
wire  signed [15:0] sext_ln1534_19_fu_2063_p1;
wire  signed [15:0] sext_ln1534_18_fu_2050_p1;
wire  signed [14:0] cumulativeAngleTheta_V_46_fu_2116_p2;
wire  signed [14:0] cumulativeAngleTheta_V_47_fu_2125_p2;
wire  signed [15:0] sext_ln48_19_fu_2130_p1;
wire  signed [15:0] sext_ln48_18_fu_2121_p1;
wire   [0:0] select_ln33_50_fu_2088_p3;
wire   [0:0] xor_ln1696_9_fu_2144_p2;
wire   [0:0] and_ln33_27_fu_2150_p2;
wire   [0:0] and_ln33_28_fu_2155_p2;
wire   [14:0] cumulativeAngleTheta_V_48_fu_2165_p3;
wire   [0:0] and_ln33_29_fu_2160_p2;
wire   [14:0] cumulativeAngleTheta_V_49_fu_2173_p3;
wire   [15:0] yCartesian_V_86_fu_2099_p2;
wire   [15:0] yCartesian_V_87_fu_2110_p2;
wire   [15:0] xCartesian_V_30_fu_2094_p2;
wire   [15:0] xCartesian_V_31_fu_2105_p2;
wire   [15:0] xCartesian_V_32_fu_2197_p3;
wire   [4:0] r_V_71_fu_2215_p4;
wire   [15:0] minimizationFunction_V_49_fu_2134_p2;
wire   [0:0] tmp_42_fu_2229_p3;
wire   [0:0] tmp_43_fu_2237_p3;
wire   [15:0] minimizationFunction_V_51_fu_2139_p2;
wire   [0:0] tmp_44_fu_2253_p3;
wire   [0:0] tmp_45_fu_2261_p3;
wire   [0:0] select_ln33_54_fu_2245_p3;
wire   [0:0] select_ln33_55_fu_2269_p3;
wire  signed [15:0] sext_ln1534_21_fu_2225_p1;
wire   [14:0] cumulativeAngleTheta_V_50_fu_2181_p3;
wire   [0:0] xor_ln1696_10_fu_2309_p2;
wire   [15:0] xCartesian_V_33_fu_2285_p2;
wire   [15:0] xCartesian_V_34_fu_2291_p2;
wire  signed [15:0] sext_ln1534_20_fu_2338_p1;
wire  signed [15:0] sext_ln48_21_fu_2354_p1;
wire  signed [15:0] sext_ln48_20_fu_2351_p1;
wire   [0:0] and_ln33_31_fu_2367_p2;
wire   [14:0] cumulativeAngleTheta_V_53_fu_2375_p3;
wire   [0:0] and_ln33_32_fu_2371_p2;
wire   [14:0] cumulativeAngleTheta_V_54_fu_2380_p3;
wire   [15:0] yCartesian_V_88_fu_2341_p2;
wire   [15:0] yCartesian_V_89_fu_2346_p2;
wire   [15:0] minimizationFunction_V_74_fu_2394_p3;
wire   [3:0] r_V_73_fu_2404_p4;
wire   [15:0] minimizationFunction_V_54_fu_2357_p2;
wire   [0:0] tmp_46_fu_2418_p3;
wire   [0:0] tmp_47_fu_2426_p3;
wire   [15:0] minimizationFunction_V_56_fu_2362_p2;
wire   [0:0] tmp_48_fu_2442_p3;
wire   [0:0] tmp_49_fu_2450_p3;
wire   [0:0] select_ln33_60_fu_2434_p3;
wire   [0:0] select_ln33_61_fu_2458_p3;
wire  signed [15:0] sext_ln1534_23_fu_2414_p1;
wire  signed [15:0] sext_ln1534_22_fu_2401_p1;
wire   [14:0] cumulativeAngleTheta_V_55_fu_2387_p3;
wire  signed [14:0] cumulativeAngleTheta_V_56_fu_2494_p2;
wire  signed [14:0] cumulativeAngleTheta_V_57_fu_2504_p2;
wire  signed [15:0] sext_ln48_23_fu_2510_p1;
wire  signed [15:0] sext_ln48_22_fu_2500_p1;
wire   [0:0] xor_ln1696_11_fu_2524_p2;
wire   [0:0] and_ln33_33_fu_2530_p2;
wire   [0:0] and_ln33_34_fu_2535_p2;
wire   [14:0] cumulativeAngleTheta_V_58_fu_2545_p3;
wire   [14:0] cumulativeAngleTheta_V_59_fu_2553_p3;
wire   [15:0] yCartesian_V_91_fu_2488_p2;
wire   [15:0] xCartesian_V_36_fu_2472_p2;
wire   [15:0] xCartesian_V_37_fu_2483_p2;
wire   [15:0] minimizationFunction_V_61_fu_2519_p2;
wire   [0:0] tmp_52_fu_2605_p3;
wire   [0:0] tmp_53_fu_2613_p3;
wire   [0:0] tmp_50_fu_2638_p3;
wire   [0:0] tmp_51_fu_2645_p3;
wire   [0:0] select_ln33_66_fu_2652_p3;
wire  signed [15:0] sext_ln1534_25_fu_2635_p1;
wire  signed [15:0] sext_ln1534_24_fu_2632_p1;
wire   [0:0] select_ln33_68_fu_2659_p3;
wire   [15:0] yCartesian_V_39_fu_2670_p2;
wire   [15:0] yCartesian_V_40_fu_2685_p2;
wire   [15:0] xCartesian_V_39_fu_2665_p2;
wire   [15:0] xCartesian_V_40_fu_2680_p2;
wire   [15:0] xCartesian_V_41_fu_2698_p3;
wire   [1:0] r_V_76_fu_2706_p4;
wire   [15:0] yCartesian_V_41_fu_2690_p3;
wire   [1:0] r_V_77_fu_2720_p4;
wire   [0:0] tmp_54_fu_2734_p3;
wire   [0:0] tmp_55_fu_2742_p3;
wire   [0:0] tmp_56_fu_2757_p3;
wire   [0:0] tmp_57_fu_2765_p3;
wire   [0:0] select_ln86_2_fu_2750_p3;
wire   [0:0] select_ln109_2_fu_2773_p3;
wire  signed [15:0] sext_ln1534_27_fu_2730_p1;
wire  signed [15:0] sext_ln1534_26_fu_2716_p1;
wire   [0:0] select_ln1696_29_fu_2780_p3;
wire   [15:0] yCartesian_V_42_fu_2794_p2;
wire   [15:0] yCartesian_V_43_fu_2806_p2;
wire   [15:0] xCartesian_V_42_fu_2788_p2;
wire   [15:0] xCartesian_V_43_fu_2800_p2;
wire   [0:0] r_V_78_fu_2828_p3;
wire   [0:0] r_V_79_fu_2844_p3;
wire   [0:0] tmp_60_fu_2860_p3;
wire   [0:0] tmp_61_fu_2868_p3;
wire   [0:0] tmp_62_fu_2883_p3;
wire   [0:0] tmp_63_fu_2891_p3;
wire   [0:0] select_ln86_3_fu_2876_p3;
wire   [0:0] select_ln109_3_fu_2899_p3;
wire   [15:0] yCartesian_V_45_fu_2918_p2;
wire   [15:0] yCartesian_V_46_fu_2926_p2;
wire   [15:0] xCartesian_V_45_fu_2914_p2;
wire   [15:0] xCartesian_V_46_fu_2922_p2;
wire   [15:0] xCartesian_V_47_fu_2937_p3;
wire   [0:0] r_V_80_fu_2944_p3;
wire   [15:0] yCartesian_V_47_fu_2930_p3;
wire   [0:0] r_V_81_fu_2960_p3;
wire   [0:0] tmp_66_fu_2976_p3;
wire   [0:0] tmp_67_fu_2984_p3;
wire   [0:0] tmp_68_fu_2998_p3;
wire   [0:0] tmp_69_fu_3006_p3;
wire   [0:0] select_ln86_4_fu_2991_p3;
wire   [0:0] select_ln109_4_fu_3013_p3;
wire   [15:0] select_ln1534_3_fu_2968_p3;
wire   [15:0] select_ln1534_2_fu_2952_p3;
wire   [15:0] yCartesian_V_49_fu_3045_p2;
wire   [15:0] xCartesian_V_48_fu_3027_p2;
wire   [15:0] xCartesian_V_49_fu_3039_p2;
wire   [0:0] tmp_74_fu_3083_p3;
wire   [0:0] tmp_75_fu_3091_p3;
wire   [0:0] tmp_72_fu_3119_p3;
wire   [0:0] tmp_73_fu_3126_p3;
wire   [0:0] select_ln86_5_fu_3133_p3;
wire   [15:0] select_ln1534_5_fu_3112_p3;
wire   [15:0] select_ln1534_4_fu_3105_p3;
wire   [0:0] select_ln1696_38_fu_3140_p3;
wire   [15:0] yCartesian_V_51_fu_3151_p2;
wire   [15:0] yCartesian_V_52_fu_3161_p2;
wire   [15:0] xCartesian_V_51_fu_3146_p2;
wire   [15:0] xCartesian_V_52_fu_3156_p2;
wire   [15:0] xCartesian_V_53_fu_3174_p3;
wire   [0:0] r_V_84_fu_3182_p3;
wire   [15:0] yCartesian_V_53_fu_3166_p3;
wire   [0:0] r_V_85_fu_3198_p3;
wire   [0:0] tmp_78_fu_3214_p3;
wire   [0:0] tmp_79_fu_3222_p3;
wire   [0:0] tmp_80_fu_3236_p3;
wire   [0:0] tmp_81_fu_3244_p3;
wire   [0:0] select_ln86_6_fu_3229_p3;
wire   [0:0] select_ln109_6_fu_3251_p3;
wire   [15:0] select_ln1534_7_fu_3206_p3;
wire   [15:0] select_ln1534_6_fu_3190_p3;
wire   [15:0] xCartesian_V_56_fu_3295_p3;
wire   [0:0] r_V_86_fu_3300_p3;
wire   [15:0] yCartesian_V_56_fu_3290_p3;
wire   [0:0] r_V_87_fu_3316_p3;
wire   [0:0] tmp_84_fu_3332_p3;
wire   [0:0] tmp_85_fu_3339_p3;
wire   [0:0] tmp_86_fu_3353_p3;
wire   [0:0] tmp_87_fu_3360_p3;
wire   [0:0] select_ln86_7_fu_3346_p3;
wire   [0:0] select_ln109_7_fu_3367_p3;
wire   [15:0] select_ln1534_9_fu_3324_p3;
wire   [15:0] select_ln1534_8_fu_3308_p3;
wire   [0:0] select_ln1696_44_fu_3374_p3;
wire   [15:0] yCartesian_V_58_fu_3399_p2;
wire   [15:0] yCartesian_V_57_fu_3387_p2;
wire   [15:0] xCartesian_V_58_fu_3393_p2;
wire   [15:0] xCartesian_V_57_fu_3381_p2;
wire   [15:0] xCartesian_V_59_fu_3413_p3;
wire   [14:0] r_fu_3421_p4;
wire  signed [15:0] sext_ln1534_28_fu_3431_p1;
wire   [15:0] yCartesian_V_59_fu_3405_p3;
wire   [14:0] r_1_fu_3441_p4;
wire  signed [15:0] sext_ln1534_29_fu_3451_p1;
wire  signed [15:0] sext_ln1534_30_fu_3481_p1;
wire  signed [15:0] sext_ln1534_31_fu_3489_p1;
wire   [15:0] xCartesian_V_61_fu_3484_p2;
wire   [10:0] r_V_40_fu_3497_p4;
wire  signed [15:0] sext_ln1534_32_fu_3507_p1;
wire   [15:0] yCartesian_V_61_fu_3492_p2;
wire   [10:0] r_V_41_fu_3517_p4;
wire  signed [15:0] sext_ln1534_33_fu_3527_p1;
wire   [15:0] xCartesian_V_62_fu_3511_p2;
wire   [5:0] r_V_42_fu_3537_p4;
wire  signed [15:0] sext_ln1534_34_fu_3547_p1;
wire   [15:0] yCartesian_V_62_fu_3531_p2;
wire   [5:0] r_V_43_fu_3557_p4;
wire  signed [15:0] sext_ln1534_35_fu_3567_p1;
wire   [0:0] r_V_44_fu_3577_p3;
wire   [15:0] select_ln1534_10_fu_3584_p3;
wire   [0:0] r_V_45_fu_3597_p3;
wire   [15:0] select_ln1534_11_fu_3604_p3;
wire   [15:0] xCartesian_V_64_fu_3592_p2;
wire   [0:0] r_V_46_fu_3617_p3;
wire   [15:0] select_ln1534_12_fu_3625_p3;
wire   [15:0] yCartesian_V_64_fu_3612_p2;
wire   [0:0] r_V_47_fu_3639_p3;
wire   [15:0] select_ln1534_13_fu_3647_p3;
wire   [15:0] xCartesian_V_65_fu_3633_p2;
wire   [0:0] r_V_48_fu_3661_p3;
wire   [15:0] select_ln1534_14_fu_3669_p3;
wire   [15:0] yCartesian_V_65_fu_3655_p2;
wire   [0:0] r_V_49_fu_3684_p3;
wire   [15:0] select_ln1534_15_fu_3692_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln33_12_reg_3948 <= and_ln33_12_fu_1181_p2;
        and_ln33_14_reg_3953 <= and_ln33_14_fu_1191_p2;
        and_ln33_21_reg_4046 <= and_ln33_21_fu_1749_p2;
        and_ln33_26_reg_4085 <= and_ln33_26_fu_1974_p2;
        and_ln33_30_reg_4145 <= and_ln33_30_fu_2315_p2;
        and_ln33_35_reg_4177 <= and_ln33_35_fu_2540_p2;
        cordicMode_read_reg_3736_pp0_iter10_reg <= cordicMode_read_reg_3736_pp0_iter9_reg;
        cordicMode_read_reg_3736_pp0_iter11_reg <= cordicMode_read_reg_3736_pp0_iter10_reg;
        cordicMode_read_reg_3736_pp0_iter2_reg <= cordicMode_read_reg_3736_pp0_iter1_reg;
        cordicMode_read_reg_3736_pp0_iter3_reg <= cordicMode_read_reg_3736_pp0_iter2_reg;
        cordicMode_read_reg_3736_pp0_iter4_reg <= cordicMode_read_reg_3736_pp0_iter3_reg;
        cordicMode_read_reg_3736_pp0_iter5_reg <= cordicMode_read_reg_3736_pp0_iter4_reg;
        cordicMode_read_reg_3736_pp0_iter6_reg <= cordicMode_read_reg_3736_pp0_iter5_reg;
        cordicMode_read_reg_3736_pp0_iter7_reg <= cordicMode_read_reg_3736_pp0_iter6_reg;
        cordicMode_read_reg_3736_pp0_iter8_reg <= cordicMode_read_reg_3736_pp0_iter7_reg;
        cordicMode_read_reg_3736_pp0_iter9_reg <= cordicMode_read_reg_3736_pp0_iter8_reg;
        cumulativeAngleTheta_V_15_reg_3882[14 : 1] <= cumulativeAngleTheta_V_15_fu_865_p3[14 : 1];
        cumulativeAngleTheta_V_16_reg_3907[14 : 1] <= cumulativeAngleTheta_V_16_fu_978_p2[14 : 1];
        cumulativeAngleTheta_V_21_reg_3937[14 : 1] <= cumulativeAngleTheta_V_21_fu_1163_p2[14 : 1];
        cumulativeAngleTheta_V_22_reg_3942[14 : 1] <= cumulativeAngleTheta_V_22_fu_1169_p2[14 : 1];
        cumulativeAngleTheta_V_24_reg_3959[14 : 1] <= cumulativeAngleTheta_V_24_fu_1204_p3[14 : 1];
        cumulativeAngleTheta_V_30_reg_3975[14 : 1] <= cumulativeAngleTheta_V_30_fu_1430_p3[14 : 1];
        cumulativeAngleTheta_V_36_reg_4032[14 : 1] <= cumulativeAngleTheta_V_36_fu_1731_p2[14 : 1];
        cumulativeAngleTheta_V_37_reg_4039[14 : 1] <= cumulativeAngleTheta_V_37_fu_1737_p2[14 : 1];
        cumulativeAngleTheta_V_45_reg_4090[14 : 1] <= cumulativeAngleTheta_V_45_fu_1995_p3[14 : 1];
        cumulativeAngleTheta_V_51_reg_4131[14 : 1] <= cumulativeAngleTheta_V_51_fu_2297_p2[14 : 1];
        cumulativeAngleTheta_V_52_reg_4138[14 : 1] <= cumulativeAngleTheta_V_52_fu_2303_p2[14 : 1];
        cumulativeAngleTheta_V_60_reg_4182[14 : 1] <= cumulativeAngleTheta_V_60_fu_2561_p3[14 : 1];
        minimizationFunction_V_44_reg_4080 <= minimizationFunction_V_44_fu_1948_p2;
        minimizationFunction_V_59_reg_4172 <= minimizationFunction_V_59_fu_2514_p2;
        minimizationFunction_V_63_reg_4219 <= minimizationFunction_V_63_fu_2675_p2;
        minimizationFunction_V_63_reg_4219_pp0_iter10_reg <= minimizationFunction_V_63_reg_4219;
        minimizationFunction_V_63_reg_4219_pp0_iter11_reg <= minimizationFunction_V_63_reg_4219_pp0_iter10_reg;
        minimizationFunction_V_66_reg_3887 <= minimizationFunction_V_66_fu_873_p3;
        minimizationFunction_V_67_reg_3925 <= minimizationFunction_V_67_fu_1077_p3;
        minimizationFunction_V_69_reg_3981 <= minimizationFunction_V_69_fu_1438_p3;
        minimizationFunction_V_70_reg_4013 <= minimizationFunction_V_70_fu_1626_p3;
        minimizationFunction_V_73_reg_4112 <= minimizationFunction_V_73_fu_2189_p3;
        minimizationFunction_V_75_reg_4187 <= minimizationFunction_V_75_fu_2569_p3;
        r_V_39_reg_4343 <= {{yCartesian_V_60_fu_3455_p2[15:2]}};
        r_V_56_reg_3893 <= {{xCartesian_V_11_fu_880_p3[15:4]}};
        r_V_58_reg_3920 <= {{xCartesian_V_14_fu_984_p3[15:5]}};
        r_V_58_reg_3920_pp0_iter3_reg <= r_V_58_reg_3920;
        r_V_60_reg_3970 <= {{xCartesian_V_17_fu_1212_p3[15:6]}};
        r_V_62_reg_3993 <= {{xCartesian_V_20_fu_1446_p3[15:7]}};
        r_V_63_reg_3998 <= {{minimizationFunction_V_69_fu_1438_p3[15:7]}};
        r_V_64_reg_4019 <= {{xCartesian_V_23_fu_1633_p3[15:8]}};
        r_V_66_reg_4058 <= {{xCartesian_V_26_fu_1754_p3[15:9]}};
        r_V_68_reg_4102 <= {{xCartesian_V_29_fu_2003_p3[15:10]}};
        r_V_70_reg_4118 <= {{xCartesian_V_32_fu_2197_p3[15:11]}};
        r_V_72_reg_4157 <= {{xCartesian_V_35_fu_2320_p3[15:12]}};
        r_V_74_reg_4199 <= {{xCartesian_V_38_fu_2577_p3[15:13]}};
        r_V_75_reg_4204 <= {{minimizationFunction_V_75_fu_2569_p3[15:13]}};
        r_V_82_reg_4284 <= xCartesian_V_50_fu_3059_p3[32'd15];
        r_V_83_reg_4289 <= yCartesian_V_50_fu_3051_p3[32'd15];
        r_V_reg_4338 <= {{xCartesian_V_60_fu_3435_p2[15:2]}};
        select_ln109_5_reg_4294 <= select_ln109_5_fu_3098_p3;
        select_ln1534_1_reg_4249 <= select_ln1534_1_fu_2852_p3;
        select_ln1534_reg_4243 <= select_ln1534_fu_2836_p3;
        select_ln1696_32_reg_4255 <= select_ln1696_32_fu_2906_p3;
        select_ln1696_35_reg_4262 <= select_ln1696_35_fu_3020_p3;
        select_ln1696_41_reg_4299 <= select_ln1696_41_fu_3258_p3;
        select_ln33_14_reg_3898 <= select_ln33_14_fu_959_p3;
        select_ln33_20_reg_3931 <= select_ln33_20_fu_1146_p3;
        select_ln33_32_reg_4003 <= select_ln33_32_fu_1522_p3;
        select_ln33_38_reg_4024 <= select_ln33_38_fu_1712_p3;
        select_ln33_44_reg_4063 <= select_ln33_44_fu_1899_p3;
        select_ln33_49_reg_4107 <= select_ln33_49_fu_2037_p3;
        select_ln33_56_reg_4123 <= select_ln33_56_fu_2277_p3;
        select_ln33_62_reg_4162 <= select_ln33_62_fu_2465_p3;
        select_ln33_67_reg_4209 <= select_ln33_67_fu_2621_p3;
        sext_ln48_24_reg_4214[15 : 1] <= sext_ln48_24_fu_2629_p1[15 : 1];
        sext_ln48_24_reg_4214_pp0_iter10_reg[15 : 1] <= sext_ln48_24_reg_4214[15 : 1];
        sext_ln48_24_reg_4214_pp0_iter11_reg[15 : 1] <= sext_ln48_24_reg_4214_pp0_iter10_reg[15 : 1];
        sext_ln48_24_reg_4214_pp0_iter12_reg[15 : 1] <= sext_ln48_24_reg_4214_pp0_iter11_reg[15 : 1];
        sext_ln48_24_reg_4214_pp0_iter13_reg[15 : 1] <= sext_ln48_24_reg_4214_pp0_iter12_reg[15 : 1];
        targetAnglePhi_read_reg_3707_pp0_iter2_reg <= targetAnglePhi_read_reg_3707_pp0_iter1_reg;
        targetAnglePhi_read_reg_3707_pp0_iter3_reg <= targetAnglePhi_read_reg_3707_pp0_iter2_reg;
        targetAnglePhi_read_reg_3707_pp0_iter4_reg <= targetAnglePhi_read_reg_3707_pp0_iter3_reg;
        targetAnglePhi_read_reg_3707_pp0_iter5_reg <= targetAnglePhi_read_reg_3707_pp0_iter4_reg;
        targetAnglePhi_read_reg_3707_pp0_iter6_reg <= targetAnglePhi_read_reg_3707_pp0_iter5_reg;
        targetAnglePhi_read_reg_3707_pp0_iter7_reg <= targetAnglePhi_read_reg_3707_pp0_iter6_reg;
        targetAnglePhi_read_reg_3707_pp0_iter8_reg <= targetAnglePhi_read_reg_3707_pp0_iter7_reg;
        xCartesian_V_14_reg_3914 <= xCartesian_V_14_fu_984_p3;
        xCartesian_V_17_reg_3964 <= xCartesian_V_17_fu_1212_p3;
        xCartesian_V_20_reg_3987 <= xCartesian_V_20_fu_1446_p3;
        xCartesian_V_26_reg_4052 <= xCartesian_V_26_fu_1754_p3;
        xCartesian_V_29_reg_4096 <= xCartesian_V_29_fu_2003_p3;
        xCartesian_V_35_reg_4151 <= xCartesian_V_35_fu_2320_p3;
        xCartesian_V_38_reg_4193 <= xCartesian_V_38_fu_2577_p3;
        xCartesian_V_44_reg_4237 <= xCartesian_V_44_fu_2820_p3;
        xCartesian_V_50_reg_4278 <= xCartesian_V_50_fu_3059_p3;
        xCartesian_V_54_reg_4306 <= xCartesian_V_54_fu_3266_p2;
        xCartesian_V_55_reg_4317 <= xCartesian_V_55_fu_3278_p2;
        xCartesian_V_60_reg_4328 <= xCartesian_V_60_fu_3435_p2;
        xCartesian_V_63_reg_4348 <= xCartesian_V_63_fu_3551_p2;
        xor_ln33_reg_3807_pp0_iter2_reg <= xor_ln33_reg_3807_pp0_iter1_reg;
        xor_ln33_reg_3807_pp0_iter3_reg <= xor_ln33_reg_3807_pp0_iter2_reg;
        xor_ln33_reg_3807_pp0_iter4_reg <= xor_ln33_reg_3807_pp0_iter3_reg;
        xor_ln33_reg_3807_pp0_iter5_reg <= xor_ln33_reg_3807_pp0_iter4_reg;
        xor_ln33_reg_3807_pp0_iter6_reg <= xor_ln33_reg_3807_pp0_iter5_reg;
        xor_ln33_reg_3807_pp0_iter7_reg <= xor_ln33_reg_3807_pp0_iter6_reg;
        yCartesian_V_44_reg_4231 <= yCartesian_V_44_fu_2812_p3;
        yCartesian_V_48_reg_4267 <= yCartesian_V_48_fu_3033_p2;
        yCartesian_V_50_reg_4272 <= yCartesian_V_50_fu_3051_p3;
        yCartesian_V_54_reg_4311 <= yCartesian_V_54_fu_3272_p2;
        yCartesian_V_55_reg_4322 <= yCartesian_V_55_fu_3284_p2;
        yCartesian_V_60_reg_4333 <= yCartesian_V_60_fu_3455_p2;
        yCartesian_V_63_reg_4354 <= yCartesian_V_63_fu_3571_p2;
        yCartesian_V_84_reg_4069 <= yCartesian_V_84_fu_1911_p2;
        yCartesian_V_85_reg_4075 <= yCartesian_V_85_fu_1922_p2;
        yCartesian_V_90_reg_4167 <= yCartesian_V_90_fu_2477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln33_2_reg_3822 <= and_ln33_2_fu_437_p2;
        and_ln33_reg_3802 <= and_ln33_fu_419_p2;
        cordicMode_read_reg_3736 <= cordicMode;
        cordicMode_read_reg_3736_pp0_iter1_reg <= cordicMode_read_reg_3736;
        cumulativeAngleTheta_V_10_reg_3844[14 : 1] <= cumulativeAngleTheta_V_10_fu_677_p3[14 : 1];
        cumulativeAngleTheta_V_1_reg_3791[14 : 1] <= cumulativeAngleTheta_V_1_fu_401_p2[14 : 1];
        cumulativeAngleTheta_V_2_reg_3796[14 : 1] <= cumulativeAngleTheta_V_2_fu_407_p2[14 : 1];
        cumulativeAngleTheta_V_4_reg_3828[14 : 1] <= cumulativeAngleTheta_V_4_fu_451_p3[14 : 1];
        minimizationFunction_V_65_reg_3850 <= minimizationFunction_V_65_fu_685_p3;
        r_V_50_reg_3780 <= {{xCartesian_V_2_fu_301_p3[15:1]}};
        r_V_52_reg_3839 <= {{xCartesian_V_5_fu_459_p3[15:2]}};
        r_V_54_reg_3862 <= {{xCartesian_V_8_fu_693_p3[15:3]}};
        r_V_55_reg_3867 <= {{minimizationFunction_V_65_fu_685_p3[15:3]}};
        select_ln1696_reg_3785 <= select_ln1696_fu_381_p3;
        select_ln33_8_reg_3872 <= select_ln33_8_fu_769_p3;
        targetAnglePhi_read_reg_3707 <= targetAnglePhi;
        targetAnglePhi_read_reg_3707_pp0_iter1_reg <= targetAnglePhi_read_reg_3707;
        xCartesian_V_5_reg_3833 <= xCartesian_V_5_fu_459_p3;
        xCartesian_V_8_reg_3856 <= xCartesian_V_8_fu_693_p3;
        xor_ln33_reg_3807 <= xor_ln33_fu_431_p2;
        xor_ln33_reg_3807_pp0_iter1_reg <= xor_ln33_reg_3807;
        yCartesian_V_2_reg_3774 <= yCartesian_V_2_fu_293_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        arctan_ap_vld = 1'b1;
    end else begin
        arctan_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        c_ap_vld = 1'b1;
    end else begin
        c_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        s_ap_vld = 1'b1;
    end else begin
        s_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln33_10_fu_1047_p2 = (select_ln33_14_reg_3898 & cordicMode_read_reg_3736_pp0_iter2_reg);

assign and_ln33_11_fu_1051_p2 = (xor_ln33_reg_3807_pp0_iter2_reg & select_ln33_14_reg_3898);

assign and_ln33_12_fu_1181_p2 = (xor_ln1696_4_fu_1175_p2 & cordicMode_read_reg_3736_pp0_iter2_reg);

assign and_ln33_13_fu_1186_p2 = (select_ln33_20_fu_1146_p3 & cordicMode_read_reg_3736_pp0_iter2_reg);

assign and_ln33_14_fu_1191_p2 = (xor_ln33_reg_3807_pp0_iter2_reg & select_ln33_20_fu_1146_p3);

assign and_ln33_15_fu_1399_p2 = (xor_ln1696_5_fu_1393_p2 & cordicMode_read_reg_3736_pp0_iter3_reg);

assign and_ln33_16_fu_1404_p2 = (select_ln33_26_fu_1334_p3 & cordicMode_read_reg_3736_pp0_iter3_reg);

assign and_ln33_17_fu_1409_p2 = (xor_ln33_reg_3807_pp0_iter3_reg & select_ln33_26_fu_1334_p3);

assign and_ln33_18_fu_1589_p2 = (xor_ln1696_6_fu_1584_p2 & cordicMode_read_reg_3736_pp0_iter4_reg);

assign and_ln33_19_fu_1594_p2 = (select_ln33_32_reg_4003 & cordicMode_read_reg_3736_pp0_iter4_reg);

assign and_ln33_1_fu_425_p1 = cordicMode;

assign and_ln33_1_fu_425_p2 = (select_ln1696_fu_381_p3 & and_ln33_1_fu_425_p1);

assign and_ln33_20_fu_1598_p2 = (xor_ln33_reg_3807_pp0_iter4_reg & select_ln33_32_reg_4003);

assign and_ln33_21_fu_1749_p2 = (xor_ln1696_7_fu_1743_p2 & cordicMode_read_reg_3736_pp0_iter4_reg);

assign and_ln33_22_fu_1801_p2 = (select_ln33_38_reg_4024 & cordicMode_read_reg_3736_pp0_iter5_reg);

assign and_ln33_23_fu_1805_p2 = (xor_ln33_reg_3807_pp0_iter5_reg & select_ln33_38_reg_4024);

assign and_ln33_24_fu_1964_p2 = (xor_ln1696_8_fu_1958_p2 & cordicMode_read_reg_3736_pp0_iter5_reg);

assign and_ln33_25_fu_1969_p2 = (select_ln33_44_fu_1899_p3 & cordicMode_read_reg_3736_pp0_iter5_reg);

assign and_ln33_26_fu_1974_p2 = (xor_ln33_reg_3807_pp0_iter5_reg & select_ln33_44_fu_1899_p3);

assign and_ln33_27_fu_2150_p2 = (xor_ln1696_9_fu_2144_p2 & cordicMode_read_reg_3736_pp0_iter6_reg);

assign and_ln33_28_fu_2155_p2 = (select_ln33_50_fu_2088_p3 & cordicMode_read_reg_3736_pp0_iter6_reg);

assign and_ln33_29_fu_2160_p2 = (xor_ln33_reg_3807_pp0_iter6_reg & select_ln33_50_fu_2088_p3);

assign and_ln33_2_fu_437_p2 = (xor_ln33_fu_431_p2 & select_ln1696_fu_381_p3);

assign and_ln33_30_fu_2315_p2 = (xor_ln1696_10_fu_2309_p2 & cordicMode_read_reg_3736_pp0_iter6_reg);

assign and_ln33_31_fu_2367_p2 = (select_ln33_56_reg_4123 & cordicMode_read_reg_3736_pp0_iter7_reg);

assign and_ln33_32_fu_2371_p2 = (xor_ln33_reg_3807_pp0_iter7_reg & select_ln33_56_reg_4123);

assign and_ln33_33_fu_2530_p2 = (xor_ln1696_11_fu_2524_p2 & cordicMode_read_reg_3736_pp0_iter7_reg);

assign and_ln33_34_fu_2535_p2 = (select_ln33_62_fu_2465_p3 & cordicMode_read_reg_3736_pp0_iter7_reg);

assign and_ln33_35_fu_2540_p2 = (xor_ln33_reg_3807_pp0_iter7_reg & select_ln33_62_fu_2465_p3);

assign and_ln33_3_fu_646_p2 = (xor_ln1696_1_fu_640_p2 & cordicMode_read_reg_3736);

assign and_ln33_4_fu_651_p2 = (select_ln33_2_fu_581_p3 & cordicMode_read_reg_3736);

assign and_ln33_5_fu_656_p2 = (xor_ln33_reg_3807 & select_ln33_2_fu_581_p3);

assign and_ln33_6_fu_836_p2 = (xor_ln1696_2_fu_831_p2 & cordicMode_read_reg_3736_pp0_iter1_reg);

assign and_ln33_7_fu_841_p2 = (select_ln33_8_reg_3872 & cordicMode_read_reg_3736_pp0_iter1_reg);

assign and_ln33_8_fu_845_p2 = (xor_ln33_reg_3807_pp0_iter1_reg & select_ln33_8_reg_3872);

assign and_ln33_9_fu_1042_p2 = (xor_ln1696_3_fu_1037_p2 & cordicMode_read_reg_3736_pp0_iter2_reg);

assign and_ln33_fu_419_p0 = cordicMode;

assign and_ln33_fu_419_p2 = (xor_ln1696_fu_413_p2 & and_ln33_fu_419_p0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign arctan = sext_ln48_24_reg_4214_pp0_iter13_reg;

assign c = (xCartesian_V_65_fu_3633_p2 + select_ln1534_14_fu_3669_p3);

assign cumulativeAngleTheta_V_10_fu_677_p3 = ((and_ln33_5_fu_656_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_7_fu_620_p2 : cumulativeAngleTheta_V_9_fu_669_p3);

assign cumulativeAngleTheta_V_11_fu_803_p2 = ($signed(cumulativeAngleTheta_V_10_reg_3844) + $signed(15'd31750));

assign cumulativeAngleTheta_V_12_fu_812_p2 = (cumulativeAngleTheta_V_10_reg_3844 + 15'd1018);

assign cumulativeAngleTheta_V_13_fu_849_p3 = ((and_ln33_6_fu_836_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_12_fu_812_p2 : cumulativeAngleTheta_V_11_fu_803_p2);

assign cumulativeAngleTheta_V_14_fu_857_p3 = ((and_ln33_7_fu_841_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_11_fu_803_p2 : cumulativeAngleTheta_V_13_fu_849_p3);

assign cumulativeAngleTheta_V_15_fu_865_p3 = ((and_ln33_8_fu_845_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_12_fu_812_p2 : cumulativeAngleTheta_V_14_fu_857_p3);

assign cumulativeAngleTheta_V_16_fu_978_p2 = ($signed(cumulativeAngleTheta_V_15_fu_865_p3) + $signed(15'd32257));

assign cumulativeAngleTheta_V_17_fu_1018_p2 = (cumulativeAngleTheta_V_15_reg_3882 + 15'd511);

assign cumulativeAngleTheta_V_18_fu_1055_p3 = ((and_ln33_9_fu_1042_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_17_fu_1018_p2 : cumulativeAngleTheta_V_16_reg_3907);

assign cumulativeAngleTheta_V_19_fu_1062_p3 = ((and_ln33_10_fu_1047_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_16_reg_3907 : cumulativeAngleTheta_V_18_fu_1055_p3);

assign cumulativeAngleTheta_V_1_fu_401_p2 = ($signed(sext_ln1696_fu_289_p1) + $signed(15'd28970));

assign cumulativeAngleTheta_V_20_fu_1069_p3 = ((and_ln33_11_fu_1051_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_17_fu_1018_p2 : cumulativeAngleTheta_V_19_fu_1062_p3);

assign cumulativeAngleTheta_V_21_fu_1163_p2 = ($signed(cumulativeAngleTheta_V_20_fu_1069_p3) + $signed(15'd32513));

assign cumulativeAngleTheta_V_22_fu_1169_p2 = (cumulativeAngleTheta_V_20_fu_1069_p3 + 15'd255);

assign cumulativeAngleTheta_V_23_fu_1196_p3 = ((and_ln33_12_fu_1181_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_22_fu_1169_p2 : cumulativeAngleTheta_V_21_fu_1163_p2);

assign cumulativeAngleTheta_V_24_fu_1204_p3 = ((and_ln33_13_fu_1186_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_21_fu_1163_p2 : cumulativeAngleTheta_V_23_fu_1196_p3);

assign cumulativeAngleTheta_V_25_fu_1259_p3 = ((and_ln33_14_reg_3953[0:0] == 1'b1) ? cumulativeAngleTheta_V_22_reg_3942 : cumulativeAngleTheta_V_24_reg_3959);

assign cumulativeAngleTheta_V_26_fu_1363_p2 = ($signed(cumulativeAngleTheta_V_25_fu_1259_p3) + $signed(15'd32641));

assign cumulativeAngleTheta_V_27_fu_1373_p2 = (cumulativeAngleTheta_V_25_fu_1259_p3 + 15'd127);

assign cumulativeAngleTheta_V_28_fu_1414_p3 = ((and_ln33_15_fu_1399_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_27_fu_1373_p2 : cumulativeAngleTheta_V_26_fu_1363_p2);

assign cumulativeAngleTheta_V_29_fu_1422_p3 = ((and_ln33_16_fu_1404_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_26_fu_1363_p2 : cumulativeAngleTheta_V_28_fu_1414_p3);

assign cumulativeAngleTheta_V_2_fu_407_p2 = ($signed(sext_ln1696_fu_289_p1) + $signed(15'd3798));

assign cumulativeAngleTheta_V_30_fu_1430_p3 = ((and_ln33_17_fu_1409_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_27_fu_1373_p2 : cumulativeAngleTheta_V_29_fu_1422_p3);

assign cumulativeAngleTheta_V_31_fu_1556_p2 = ($signed(cumulativeAngleTheta_V_30_reg_3975) + $signed(15'd32705));

assign cumulativeAngleTheta_V_32_fu_1565_p2 = (cumulativeAngleTheta_V_30_reg_3975 + 15'd63);

assign cumulativeAngleTheta_V_33_fu_1602_p3 = ((and_ln33_18_fu_1589_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_32_fu_1565_p2 : cumulativeAngleTheta_V_31_fu_1556_p2);

assign cumulativeAngleTheta_V_34_fu_1610_p3 = ((and_ln33_19_fu_1594_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_31_fu_1556_p2 : cumulativeAngleTheta_V_33_fu_1602_p3);

assign cumulativeAngleTheta_V_35_fu_1618_p3 = ((and_ln33_20_fu_1598_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_32_fu_1565_p2 : cumulativeAngleTheta_V_34_fu_1610_p3);

assign cumulativeAngleTheta_V_36_fu_1731_p2 = ($signed(cumulativeAngleTheta_V_35_fu_1618_p3) + $signed(15'd32737));

assign cumulativeAngleTheta_V_37_fu_1737_p2 = (cumulativeAngleTheta_V_35_fu_1618_p3 + 15'd31);

assign cumulativeAngleTheta_V_38_fu_1809_p3 = ((and_ln33_21_reg_4046[0:0] == 1'b1) ? cumulativeAngleTheta_V_37_reg_4039 : cumulativeAngleTheta_V_36_reg_4032);

assign cumulativeAngleTheta_V_39_fu_1814_p3 = ((and_ln33_22_fu_1801_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_36_reg_4032 : cumulativeAngleTheta_V_38_fu_1809_p3);

assign cumulativeAngleTheta_V_3_fu_443_p3 = ((and_ln33_fu_419_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_2_fu_407_p2 : cumulativeAngleTheta_V_1_fu_401_p2);

assign cumulativeAngleTheta_V_40_fu_1821_p3 = ((and_ln33_23_fu_1805_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_37_reg_4039 : cumulativeAngleTheta_V_39_fu_1814_p3);

assign cumulativeAngleTheta_V_41_fu_1928_p2 = ($signed(cumulativeAngleTheta_V_40_fu_1821_p3) + $signed(15'd32753));

assign cumulativeAngleTheta_V_42_fu_1938_p2 = (cumulativeAngleTheta_V_40_fu_1821_p3 + 15'd15);

assign cumulativeAngleTheta_V_43_fu_1979_p3 = ((and_ln33_24_fu_1964_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_42_fu_1938_p2 : cumulativeAngleTheta_V_41_fu_1928_p2);

assign cumulativeAngleTheta_V_44_fu_1987_p3 = ((and_ln33_25_fu_1969_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_41_fu_1928_p2 : cumulativeAngleTheta_V_43_fu_1979_p3);

assign cumulativeAngleTheta_V_45_fu_1995_p3 = ((and_ln33_26_fu_1974_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_42_fu_1938_p2 : cumulativeAngleTheta_V_44_fu_1987_p3);

assign cumulativeAngleTheta_V_46_fu_2116_p2 = ($signed(cumulativeAngleTheta_V_45_reg_4090) + $signed(15'd32761));

assign cumulativeAngleTheta_V_47_fu_2125_p2 = (cumulativeAngleTheta_V_45_reg_4090 + 15'd7);

assign cumulativeAngleTheta_V_48_fu_2165_p3 = ((and_ln33_27_fu_2150_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_47_fu_2125_p2 : cumulativeAngleTheta_V_46_fu_2116_p2);

assign cumulativeAngleTheta_V_49_fu_2173_p3 = ((and_ln33_28_fu_2155_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_46_fu_2116_p2 : cumulativeAngleTheta_V_48_fu_2165_p3);

assign cumulativeAngleTheta_V_4_fu_451_p3 = ((and_ln33_1_fu_425_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_1_fu_401_p2 : cumulativeAngleTheta_V_3_fu_443_p3);

assign cumulativeAngleTheta_V_50_fu_2181_p3 = ((and_ln33_29_fu_2160_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_47_fu_2125_p2 : cumulativeAngleTheta_V_49_fu_2173_p3);

assign cumulativeAngleTheta_V_51_fu_2297_p2 = ($signed(cumulativeAngleTheta_V_50_fu_2181_p3) + $signed(15'd32765));

assign cumulativeAngleTheta_V_52_fu_2303_p2 = (cumulativeAngleTheta_V_50_fu_2181_p3 + 15'd3);

assign cumulativeAngleTheta_V_53_fu_2375_p3 = ((and_ln33_30_reg_4145[0:0] == 1'b1) ? cumulativeAngleTheta_V_52_reg_4138 : cumulativeAngleTheta_V_51_reg_4131);

assign cumulativeAngleTheta_V_54_fu_2380_p3 = ((and_ln33_31_fu_2367_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_51_reg_4131 : cumulativeAngleTheta_V_53_fu_2375_p3);

assign cumulativeAngleTheta_V_55_fu_2387_p3 = ((and_ln33_32_fu_2371_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_52_reg_4138 : cumulativeAngleTheta_V_54_fu_2380_p3);

assign cumulativeAngleTheta_V_56_fu_2494_p2 = ($signed(cumulativeAngleTheta_V_55_fu_2387_p3) + $signed(15'd32767));

assign cumulativeAngleTheta_V_57_fu_2504_p2 = (cumulativeAngleTheta_V_55_fu_2387_p3 + 15'd1);

assign cumulativeAngleTheta_V_58_fu_2545_p3 = ((and_ln33_33_fu_2530_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_57_fu_2504_p2 : cumulativeAngleTheta_V_56_fu_2494_p2);

assign cumulativeAngleTheta_V_59_fu_2553_p3 = ((and_ln33_34_fu_2535_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_56_fu_2494_p2 : cumulativeAngleTheta_V_58_fu_2545_p3);

assign cumulativeAngleTheta_V_5_fu_506_p3 = ((and_ln33_2_reg_3822[0:0] == 1'b1) ? cumulativeAngleTheta_V_2_reg_3796 : cumulativeAngleTheta_V_4_reg_3828);

assign cumulativeAngleTheta_V_60_fu_2561_p3 = ((and_ln33_35_fu_2540_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_57_fu_2504_p2 : cumulativeAngleTheta_V_59_fu_2553_p3);

assign cumulativeAngleTheta_V_6_fu_610_p2 = ($signed(cumulativeAngleTheta_V_5_fu_506_p3) + $signed(15'd30762));

assign cumulativeAngleTheta_V_7_fu_620_p2 = (cumulativeAngleTheta_V_5_fu_506_p3 + 15'd2006);

assign cumulativeAngleTheta_V_8_fu_661_p3 = ((and_ln33_3_fu_646_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_7_fu_620_p2 : cumulativeAngleTheta_V_6_fu_610_p2);

assign cumulativeAngleTheta_V_9_fu_669_p3 = ((and_ln33_4_fu_651_p2[0:0] == 1'b1) ? cumulativeAngleTheta_V_6_fu_610_p2 : cumulativeAngleTheta_V_8_fu_661_p3);

assign cumulativeAngleTheta_V_fu_281_p3 = ((select_ln55_fu_227_p3[0:0] == 1'b1) ? select_ln86_fu_253_p3 : select_ln109_fu_273_p3);

assign minimizationFunction_V_11_fu_635_p2 = ($signed(sext_ln48_2_fu_616_p1) - $signed(targetAnglePhi_read_reg_3707));

assign minimizationFunction_V_14_fu_821_p2 = ($signed(sext_ln48_5_fu_817_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter1_reg));

assign minimizationFunction_V_16_fu_826_p2 = ($signed(sext_ln48_4_fu_808_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter1_reg));

assign minimizationFunction_V_19_fu_1027_p2 = ($signed(sext_ln48_7_fu_1023_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter2_reg));

assign minimizationFunction_V_1_fu_247_p2 = (16'd6433 - targetAnglePhi);

assign minimizationFunction_V_21_fu_1032_p2 = ($signed(sext_ln48_6_fu_1015_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter2_reg));

assign minimizationFunction_V_24_fu_1249_p2 = ($signed(sext_ln48_9_fu_1246_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));

assign minimizationFunction_V_26_fu_1254_p2 = ($signed(sext_ln48_8_fu_1243_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));

assign minimizationFunction_V_29_fu_1383_p2 = ($signed(sext_ln48_11_fu_1379_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));

assign minimizationFunction_V_2_fu_267_p2 = ($signed(16'd59103) - $signed(targetAnglePhi));

assign minimizationFunction_V_31_fu_1388_p2 = ($signed(sext_ln48_10_fu_1369_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));

assign minimizationFunction_V_34_fu_1574_p2 = ($signed(sext_ln48_13_fu_1570_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter4_reg));

assign minimizationFunction_V_36_fu_1579_p2 = ($signed(sext_ln48_12_fu_1561_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter4_reg));

assign minimizationFunction_V_39_fu_1791_p2 = ($signed(sext_ln48_15_fu_1788_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));

assign minimizationFunction_V_41_fu_1796_p2 = ($signed(sext_ln48_14_fu_1785_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));

assign minimizationFunction_V_44_fu_1948_p2 = ($signed(sext_ln48_17_fu_1944_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));

assign minimizationFunction_V_46_fu_1953_p2 = ($signed(sext_ln48_16_fu_1934_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));

assign minimizationFunction_V_49_fu_2134_p2 = ($signed(sext_ln48_19_fu_2130_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter6_reg));

assign minimizationFunction_V_4_fu_496_p2 = ($signed(sext_ln48_1_fu_493_p1) - $signed(targetAnglePhi_read_reg_3707));

assign minimizationFunction_V_51_fu_2139_p2 = ($signed(sext_ln48_18_fu_2121_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter6_reg));

assign minimizationFunction_V_54_fu_2357_p2 = ($signed(sext_ln48_21_fu_2354_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));

assign minimizationFunction_V_56_fu_2362_p2 = ($signed(sext_ln48_20_fu_2351_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));

assign minimizationFunction_V_59_fu_2514_p2 = ($signed(sext_ln48_23_fu_2510_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));

assign minimizationFunction_V_61_fu_2519_p2 = ($signed(sext_ln48_22_fu_2500_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));

assign minimizationFunction_V_63_fu_2675_p2 = ($signed(sext_ln48_24_fu_2629_p1) - $signed(targetAnglePhi_read_reg_3707_pp0_iter8_reg));

assign minimizationFunction_V_64_fu_511_p3 = ((select_ln1696_reg_3785[0:0] == 1'b1) ? yCartesian_V_68_fu_480_p2 : yCartesian_V_69_fu_485_p2);

assign minimizationFunction_V_65_fu_685_p3 = ((select_ln33_2_fu_581_p3[0:0] == 1'b1) ? yCartesian_V_70_fu_593_p2 : yCartesian_V_71_fu_604_p2);

assign minimizationFunction_V_66_fu_873_p3 = ((select_ln33_8_reg_3872[0:0] == 1'b1) ? yCartesian_V_72_fu_788_p2 : yCartesian_V_73_fu_798_p2);

assign minimizationFunction_V_67_fu_1077_p3 = ((select_ln33_14_reg_3898[0:0] == 1'b1) ? yCartesian_V_74_fu_1005_p2 : yCartesian_V_75_fu_1010_p2);

assign minimizationFunction_V_68_fu_1264_p3 = ((select_ln33_20_reg_3931[0:0] == 1'b1) ? yCartesian_V_76_fu_1233_p2 : yCartesian_V_77_fu_1238_p2);

assign minimizationFunction_V_69_fu_1438_p3 = ((select_ln33_26_fu_1334_p3[0:0] == 1'b1) ? yCartesian_V_78_fu_1346_p2 : yCartesian_V_79_fu_1357_p2);

assign minimizationFunction_V_6_fu_501_p2 = ($signed(sext_ln48_fu_490_p1) - $signed(targetAnglePhi_read_reg_3707));

assign minimizationFunction_V_70_fu_1626_p3 = ((select_ln33_32_reg_4003[0:0] == 1'b1) ? yCartesian_V_80_fu_1541_p2 : yCartesian_V_81_fu_1551_p2);

assign minimizationFunction_V_71_fu_1828_p3 = ((select_ln33_38_reg_4024[0:0] == 1'b1) ? yCartesian_V_82_fu_1775_p2 : yCartesian_V_83_fu_1780_p2);

assign minimizationFunction_V_72_fu_2045_p3 = ((select_ln33_44_reg_4063[0:0] == 1'b1) ? yCartesian_V_84_reg_4069 : yCartesian_V_85_reg_4075);

assign minimizationFunction_V_73_fu_2189_p3 = ((select_ln33_50_fu_2088_p3[0:0] == 1'b1) ? yCartesian_V_86_fu_2099_p2 : yCartesian_V_87_fu_2110_p2);

assign minimizationFunction_V_74_fu_2394_p3 = ((select_ln33_56_reg_4123[0:0] == 1'b1) ? yCartesian_V_88_fu_2341_p2 : yCartesian_V_89_fu_2346_p2);

assign minimizationFunction_V_75_fu_2569_p3 = ((select_ln33_62_fu_2465_p3[0:0] == 1'b1) ? yCartesian_V_90_fu_2477_p2 : yCartesian_V_91_fu_2488_p2);

assign minimizationFunction_V_9_fu_630_p2 = ($signed(sext_ln48_3_fu_626_p1) - $signed(targetAnglePhi_read_reg_3707));

assign minimizationFunction_V_fu_205_p2 = (16'd0 - targetAnglePhi);

assign r_1_fu_3441_p4 = {{yCartesian_V_59_fu_3405_p3[15:1]}};

assign r_V_40_fu_3497_p4 = {{xCartesian_V_61_fu_3484_p2[15:5]}};

assign r_V_41_fu_3517_p4 = {{yCartesian_V_61_fu_3492_p2[15:5]}};

assign r_V_42_fu_3537_p4 = {{xCartesian_V_62_fu_3511_p2[15:10]}};

assign r_V_43_fu_3557_p4 = {{yCartesian_V_62_fu_3531_p2[15:10]}};

assign r_V_44_fu_3577_p3 = xCartesian_V_63_reg_4348[32'd15];

assign r_V_45_fu_3597_p3 = yCartesian_V_63_reg_4354[32'd15];

assign r_V_46_fu_3617_p3 = xCartesian_V_64_fu_3592_p2[32'd15];

assign r_V_47_fu_3639_p3 = yCartesian_V_64_fu_3612_p2[32'd15];

assign r_V_48_fu_3661_p3 = xCartesian_V_65_fu_3633_p2[32'd15];

assign r_V_49_fu_3684_p3 = yCartesian_V_65_fu_3655_p2[32'd15];

assign r_V_51_fu_319_p4 = {{yCartesian_V_2_fu_293_p3[15:1]}};

assign r_V_53_fu_521_p4 = {{minimizationFunction_V_64_fu_511_p3[15:2]}};

assign r_V_57_fu_897_p4 = {{minimizationFunction_V_66_fu_873_p3[15:4]}};

assign r_V_59_fu_1084_p4 = {{minimizationFunction_V_67_fu_1077_p3[15:5]}};

assign r_V_61_fu_1274_p4 = {{minimizationFunction_V_68_fu_1264_p3[15:6]}};

assign r_V_65_fu_1650_p4 = {{minimizationFunction_V_70_fu_1626_p3[15:8]}};

assign r_V_67_fu_1838_p4 = {{minimizationFunction_V_71_fu_1828_p3[15:9]}};

assign r_V_69_fu_2053_p4 = {{minimizationFunction_V_72_fu_2045_p3[15:10]}};

assign r_V_71_fu_2215_p4 = {{minimizationFunction_V_73_fu_2189_p3[15:11]}};

assign r_V_73_fu_2404_p4 = {{minimizationFunction_V_74_fu_2394_p3[15:12]}};

assign r_V_76_fu_2706_p4 = {{xCartesian_V_41_fu_2698_p3[15:14]}};

assign r_V_77_fu_2720_p4 = {{yCartesian_V_41_fu_2690_p3[15:14]}};

assign r_V_78_fu_2828_p3 = xCartesian_V_44_fu_2820_p3[32'd15];

assign r_V_79_fu_2844_p3 = yCartesian_V_44_fu_2812_p3[32'd15];

assign r_V_80_fu_2944_p3 = xCartesian_V_47_fu_2937_p3[32'd15];

assign r_V_81_fu_2960_p3 = yCartesian_V_47_fu_2930_p3[32'd15];

assign r_V_84_fu_3182_p3 = xCartesian_V_53_fu_3174_p3[32'd15];

assign r_V_85_fu_3198_p3 = yCartesian_V_53_fu_3166_p3[32'd15];

assign r_V_86_fu_3300_p3 = xCartesian_V_56_fu_3295_p3[32'd15];

assign r_V_87_fu_3316_p3 = yCartesian_V_56_fu_3290_p3[32'd15];

assign r_fu_3421_p4 = {{xCartesian_V_59_fu_3413_p3[15:1]}};

assign s = (yCartesian_V_65_fu_3655_p2 + select_ln1534_15_fu_3692_p3);

assign select_ln109_1_fu_373_p0 = cordicMode;

assign select_ln109_1_fu_373_p3 = ((select_ln109_1_fu_373_p0[0:0] == 1'b1) ? tmp_4_fu_357_p3 : tmp_5_fu_365_p3);

assign select_ln109_2_fu_2773_p3 = ((cordicMode_read_reg_3736_pp0_iter8_reg[0:0] == 1'b1) ? tmp_56_fu_2757_p3 : tmp_57_fu_2765_p3);

assign select_ln109_3_fu_2899_p3 = ((cordicMode_read_reg_3736_pp0_iter8_reg[0:0] == 1'b1) ? tmp_62_fu_2883_p3 : tmp_63_fu_2891_p3);

assign select_ln109_4_fu_3013_p3 = ((cordicMode_read_reg_3736_pp0_iter9_reg[0:0] == 1'b1) ? tmp_68_fu_2998_p3 : tmp_69_fu_3006_p3);

assign select_ln109_5_fu_3098_p3 = ((cordicMode_read_reg_3736_pp0_iter9_reg[0:0] == 1'b1) ? tmp_74_fu_3083_p3 : tmp_75_fu_3091_p3);

assign select_ln109_6_fu_3251_p3 = ((cordicMode_read_reg_3736_pp0_iter10_reg[0:0] == 1'b1) ? tmp_80_fu_3236_p3 : tmp_81_fu_3244_p3);

assign select_ln109_7_fu_3367_p3 = ((cordicMode_read_reg_3736_pp0_iter11_reg[0:0] == 1'b1) ? tmp_86_fu_3353_p3 : tmp_87_fu_3360_p3);

assign select_ln109_fu_273_p0 = cordicMode;

assign select_ln109_fu_273_p3 = ((select_ln109_fu_273_p0[0:0] == 1'b1) ? 14'd6433 : 14'd9951);

assign select_ln1534_10_fu_3584_p3 = ((r_V_44_fu_3577_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_11_fu_3604_p3 = ((r_V_45_fu_3597_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_12_fu_3625_p3 = ((r_V_46_fu_3617_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_13_fu_3647_p3 = ((r_V_47_fu_3639_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_14_fu_3669_p3 = ((r_V_48_fu_3661_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_15_fu_3692_p3 = ((r_V_49_fu_3684_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_1_fu_2852_p3 = ((r_V_79_fu_2844_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_2_fu_2952_p3 = ((r_V_80_fu_2944_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_3_fu_2968_p3 = ((r_V_81_fu_2960_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_4_fu_3105_p3 = ((r_V_82_reg_4284[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_5_fu_3112_p3 = ((r_V_83_reg_4289[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_6_fu_3190_p3 = ((r_V_84_fu_3182_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_7_fu_3206_p3 = ((r_V_85_fu_3198_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_8_fu_3308_p3 = ((r_V_86_fu_3300_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_9_fu_3324_p3 = ((r_V_87_fu_3316_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_fu_2836_p3 = ((r_V_78_fu_2828_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1696_29_fu_2780_p3 = ((select_ln33_68_fu_2659_p3[0:0] == 1'b1) ? select_ln86_2_fu_2750_p3 : select_ln109_2_fu_2773_p3);

assign select_ln1696_32_fu_2906_p3 = ((select_ln1696_29_fu_2780_p3[0:0] == 1'b1) ? select_ln86_3_fu_2876_p3 : select_ln109_3_fu_2899_p3);

assign select_ln1696_35_fu_3020_p3 = ((select_ln1696_32_reg_4255[0:0] == 1'b1) ? select_ln86_4_fu_2991_p3 : select_ln109_4_fu_3013_p3);

assign select_ln1696_38_fu_3140_p3 = ((select_ln1696_35_reg_4262[0:0] == 1'b1) ? select_ln86_5_fu_3133_p3 : select_ln109_5_reg_4294);

assign select_ln1696_41_fu_3258_p3 = ((select_ln1696_38_fu_3140_p3[0:0] == 1'b1) ? select_ln86_6_fu_3229_p3 : select_ln109_6_fu_3251_p3);

assign select_ln1696_44_fu_3374_p3 = ((select_ln1696_41_reg_4299[0:0] == 1'b1) ? select_ln86_7_fu_3346_p3 : select_ln109_7_fu_3367_p3);

assign select_ln1696_fu_381_p3 = ((select_ln55_fu_227_p3[0:0] == 1'b1) ? select_ln86_1_fu_349_p3 : select_ln109_1_fu_373_p3);

assign select_ln33_12_fu_927_p3 = ((and_ln33_8_fu_845_p2[0:0] == 1'b1) ? tmp_14_fu_911_p3 : tmp_15_fu_919_p3);

assign select_ln33_13_fu_951_p3 = ((and_ln33_6_fu_836_p2[0:0] == 1'b1) ? tmp_16_fu_935_p3 : tmp_17_fu_943_p3);

assign select_ln33_14_fu_959_p3 = ((select_ln33_8_reg_3872[0:0] == 1'b1) ? select_ln33_12_fu_927_p3 : select_ln33_13_fu_951_p3);

assign select_ln33_18_fu_1114_p3 = ((and_ln33_11_fu_1051_p2[0:0] == 1'b1) ? tmp_18_fu_1098_p3 : tmp_19_fu_1106_p3);

assign select_ln33_19_fu_1138_p3 = ((and_ln33_9_fu_1042_p2[0:0] == 1'b1) ? tmp_20_fu_1122_p3 : tmp_21_fu_1130_p3);

assign select_ln33_1_fu_574_p3 = ((and_ln33_reg_3802[0:0] == 1'b1) ? tmp_8_fu_558_p3 : tmp_9_fu_566_p3);

assign select_ln33_20_fu_1146_p3 = ((select_ln33_14_reg_3898[0:0] == 1'b1) ? select_ln33_18_fu_1114_p3 : select_ln33_19_fu_1138_p3);

assign select_ln33_24_fu_1304_p3 = ((and_ln33_14_reg_3953[0:0] == 1'b1) ? tmp_22_fu_1288_p3 : tmp_23_fu_1296_p3);

assign select_ln33_25_fu_1327_p3 = ((and_ln33_12_reg_3948[0:0] == 1'b1) ? tmp_24_fu_1311_p3 : tmp_25_fu_1319_p3);

assign select_ln33_26_fu_1334_p3 = ((select_ln33_20_reg_3931[0:0] == 1'b1) ? select_ln33_24_fu_1304_p3 : select_ln33_25_fu_1327_p3);

assign select_ln33_2_fu_581_p3 = ((select_ln1696_reg_3785[0:0] == 1'b1) ? select_ln33_fu_551_p3 : select_ln33_1_fu_574_p3);

assign select_ln33_30_fu_1490_p3 = ((and_ln33_17_fu_1409_p2[0:0] == 1'b1) ? tmp_26_fu_1474_p3 : tmp_27_fu_1482_p3);

assign select_ln33_31_fu_1514_p3 = ((and_ln33_15_fu_1399_p2[0:0] == 1'b1) ? tmp_28_fu_1498_p3 : tmp_29_fu_1506_p3);

assign select_ln33_32_fu_1522_p3 = ((select_ln33_26_fu_1334_p3[0:0] == 1'b1) ? select_ln33_30_fu_1490_p3 : select_ln33_31_fu_1514_p3);

assign select_ln33_36_fu_1680_p3 = ((and_ln33_20_fu_1598_p2[0:0] == 1'b1) ? tmp_30_fu_1664_p3 : tmp_31_fu_1672_p3);

assign select_ln33_37_fu_1704_p3 = ((and_ln33_18_fu_1589_p2[0:0] == 1'b1) ? tmp_32_fu_1688_p3 : tmp_33_fu_1696_p3);

assign select_ln33_38_fu_1712_p3 = ((select_ln33_32_reg_4003[0:0] == 1'b1) ? select_ln33_36_fu_1680_p3 : select_ln33_37_fu_1704_p3);

assign select_ln33_42_fu_1868_p3 = ((and_ln33_23_fu_1805_p2[0:0] == 1'b1) ? tmp_34_fu_1852_p3 : tmp_35_fu_1860_p3);

assign select_ln33_43_fu_1892_p3 = ((and_ln33_21_reg_4046[0:0] == 1'b1) ? tmp_36_fu_1876_p3 : tmp_37_fu_1884_p3);

assign select_ln33_44_fu_1899_p3 = ((select_ln33_38_reg_4024[0:0] == 1'b1) ? select_ln33_42_fu_1868_p3 : select_ln33_43_fu_1892_p3);

assign select_ln33_48_fu_2081_p3 = ((and_ln33_26_reg_4085[0:0] == 1'b1) ? tmp_38_fu_2067_p3 : tmp_39_fu_2074_p3);

assign select_ln33_49_fu_2037_p3 = ((and_ln33_24_fu_1964_p2[0:0] == 1'b1) ? tmp_40_fu_2021_p3 : tmp_41_fu_2029_p3);

assign select_ln33_50_fu_2088_p3 = ((select_ln33_44_reg_4063[0:0] == 1'b1) ? select_ln33_48_fu_2081_p3 : select_ln33_49_reg_4107);

assign select_ln33_54_fu_2245_p3 = ((and_ln33_29_fu_2160_p2[0:0] == 1'b1) ? tmp_42_fu_2229_p3 : tmp_43_fu_2237_p3);

assign select_ln33_55_fu_2269_p3 = ((and_ln33_27_fu_2150_p2[0:0] == 1'b1) ? tmp_44_fu_2253_p3 : tmp_45_fu_2261_p3);

assign select_ln33_56_fu_2277_p3 = ((select_ln33_50_fu_2088_p3[0:0] == 1'b1) ? select_ln33_54_fu_2245_p3 : select_ln33_55_fu_2269_p3);

assign select_ln33_60_fu_2434_p3 = ((and_ln33_32_fu_2371_p2[0:0] == 1'b1) ? tmp_46_fu_2418_p3 : tmp_47_fu_2426_p3);

assign select_ln33_61_fu_2458_p3 = ((and_ln33_30_reg_4145[0:0] == 1'b1) ? tmp_48_fu_2442_p3 : tmp_49_fu_2450_p3);

assign select_ln33_62_fu_2465_p3 = ((select_ln33_56_reg_4123[0:0] == 1'b1) ? select_ln33_60_fu_2434_p3 : select_ln33_61_fu_2458_p3);

assign select_ln33_66_fu_2652_p3 = ((and_ln33_35_reg_4177[0:0] == 1'b1) ? tmp_50_fu_2638_p3 : tmp_51_fu_2645_p3);

assign select_ln33_67_fu_2621_p3 = ((and_ln33_33_fu_2530_p2[0:0] == 1'b1) ? tmp_52_fu_2605_p3 : tmp_53_fu_2613_p3);

assign select_ln33_68_fu_2659_p3 = ((select_ln33_62_reg_4162[0:0] == 1'b1) ? select_ln33_66_fu_2652_p3 : select_ln33_67_reg_4209);

assign select_ln33_6_fu_737_p3 = ((and_ln33_5_fu_656_p2[0:0] == 1'b1) ? tmp_10_fu_721_p3 : tmp_11_fu_729_p3);

assign select_ln33_7_fu_761_p3 = ((and_ln33_3_fu_646_p2[0:0] == 1'b1) ? tmp_12_fu_745_p3 : tmp_13_fu_753_p3);

assign select_ln33_8_fu_769_p3 = ((select_ln33_2_fu_581_p3[0:0] == 1'b1) ? select_ln33_6_fu_737_p3 : select_ln33_7_fu_761_p3);

assign select_ln33_fu_551_p3 = ((and_ln33_2_reg_3822[0:0] == 1'b1) ? tmp_6_fu_535_p3 : tmp_7_fu_543_p3);

assign select_ln55_fu_227_p0 = cordicMode;

assign select_ln55_fu_227_p3 = ((select_ln55_fu_227_p0[0:0] == 1'b1) ? tmp_fu_211_p3 : tmp_1_fu_219_p3);

assign select_ln86_1_fu_349_p0 = cordicMode;

assign select_ln86_1_fu_349_p3 = ((select_ln86_1_fu_349_p0[0:0] == 1'b1) ? tmp_2_fu_333_p3 : tmp_3_fu_341_p3);

assign select_ln86_2_fu_2750_p3 = ((cordicMode_read_reg_3736_pp0_iter8_reg[0:0] == 1'b1) ? tmp_54_fu_2734_p3 : tmp_55_fu_2742_p3);

assign select_ln86_3_fu_2876_p3 = ((cordicMode_read_reg_3736_pp0_iter8_reg[0:0] == 1'b1) ? tmp_60_fu_2860_p3 : tmp_61_fu_2868_p3);

assign select_ln86_4_fu_2991_p3 = ((cordicMode_read_reg_3736_pp0_iter9_reg[0:0] == 1'b1) ? tmp_66_fu_2976_p3 : tmp_67_fu_2984_p3);

assign select_ln86_5_fu_3133_p3 = ((cordicMode_read_reg_3736_pp0_iter10_reg[0:0] == 1'b1) ? tmp_72_fu_3119_p3 : tmp_73_fu_3126_p3);

assign select_ln86_6_fu_3229_p3 = ((cordicMode_read_reg_3736_pp0_iter10_reg[0:0] == 1'b1) ? tmp_78_fu_3214_p3 : tmp_79_fu_3222_p3);

assign select_ln86_7_fu_3346_p3 = ((cordicMode_read_reg_3736_pp0_iter11_reg[0:0] == 1'b1) ? tmp_84_fu_3332_p3 : tmp_85_fu_3339_p3);

assign select_ln86_fu_253_p0 = cordicMode;

assign select_ln86_fu_253_p3 = ((select_ln86_fu_253_p0[0:0] == 1'b1) ? 14'd9951 : 14'd6433);

assign sext_ln1534_10_fu_1271_p1 = $signed(r_V_60_reg_3970);

assign sext_ln1534_11_fu_1284_p1 = $signed(r_V_61_fu_1274_p4);

assign sext_ln1534_12_fu_1530_p1 = $signed(r_V_62_reg_3993);

assign sext_ln1534_13_fu_1533_p1 = $signed(r_V_63_reg_3998);

assign sext_ln1534_14_fu_1772_p1 = $signed(r_V_64_reg_4019);

assign sext_ln1534_15_fu_1660_p1 = $signed(r_V_65_fu_1650_p4);

assign sext_ln1534_16_fu_1835_p1 = $signed(r_V_66_reg_4058);

assign sext_ln1534_17_fu_1848_p1 = $signed(r_V_67_fu_1838_p4);

assign sext_ln1534_18_fu_2050_p1 = $signed(r_V_68_reg_4102);

assign sext_ln1534_19_fu_2063_p1 = $signed(r_V_69_fu_2053_p4);

assign sext_ln1534_1_fu_329_p1 = $signed(r_V_51_fu_319_p4);

assign sext_ln1534_20_fu_2338_p1 = $signed(r_V_70_reg_4118);

assign sext_ln1534_21_fu_2225_p1 = $signed(r_V_71_fu_2215_p4);

assign sext_ln1534_22_fu_2401_p1 = $signed(r_V_72_reg_4157);

assign sext_ln1534_23_fu_2414_p1 = $signed(r_V_73_fu_2404_p4);

assign sext_ln1534_24_fu_2632_p1 = $signed(r_V_74_reg_4199);

assign sext_ln1534_25_fu_2635_p1 = $signed(r_V_75_reg_4204);

assign sext_ln1534_26_fu_2716_p1 = $signed(r_V_76_fu_2706_p4);

assign sext_ln1534_27_fu_2730_p1 = $signed(r_V_77_fu_2720_p4);

assign sext_ln1534_28_fu_3431_p1 = $signed(r_fu_3421_p4);

assign sext_ln1534_29_fu_3451_p1 = $signed(r_1_fu_3441_p4);

assign sext_ln1534_2_fu_518_p1 = $signed(r_V_52_reg_3839);

assign sext_ln1534_30_fu_3481_p1 = $signed(r_V_reg_4338);

assign sext_ln1534_31_fu_3489_p1 = $signed(r_V_39_reg_4343);

assign sext_ln1534_32_fu_3507_p1 = $signed(r_V_40_fu_3497_p4);

assign sext_ln1534_33_fu_3527_p1 = $signed(r_V_41_fu_3517_p4);

assign sext_ln1534_34_fu_3547_p1 = $signed(r_V_42_fu_3537_p4);

assign sext_ln1534_35_fu_3567_p1 = $signed(r_V_43_fu_3557_p4);

assign sext_ln1534_3_fu_531_p1 = $signed(r_V_53_fu_521_p4);

assign sext_ln1534_4_fu_777_p1 = $signed(r_V_54_reg_3862);

assign sext_ln1534_5_fu_780_p1 = $signed(r_V_55_reg_3867);

assign sext_ln1534_6_fu_1002_p1 = $signed(r_V_56_reg_3893);

assign sext_ln1534_7_fu_907_p1 = $signed(r_V_57_fu_897_p4);

assign sext_ln1534_8_fu_1230_p1 = $signed(r_V_58_reg_3920_pp0_iter3_reg);

assign sext_ln1534_9_fu_1094_p1 = $signed(r_V_59_fu_1084_p4);

assign sext_ln1534_fu_477_p1 = $signed(r_V_50_reg_3780);

assign sext_ln1696_fu_289_p1 = $signed(cumulativeAngleTheta_V_fu_281_p3);

assign sext_ln48_10_fu_1369_p1 = cumulativeAngleTheta_V_26_fu_1363_p2;

assign sext_ln48_11_fu_1379_p1 = cumulativeAngleTheta_V_27_fu_1373_p2;

assign sext_ln48_12_fu_1561_p1 = cumulativeAngleTheta_V_31_fu_1556_p2;

assign sext_ln48_13_fu_1570_p1 = cumulativeAngleTheta_V_32_fu_1565_p2;

assign sext_ln48_14_fu_1785_p1 = cumulativeAngleTheta_V_36_reg_4032;

assign sext_ln48_15_fu_1788_p1 = cumulativeAngleTheta_V_37_reg_4039;

assign sext_ln48_16_fu_1934_p1 = cumulativeAngleTheta_V_41_fu_1928_p2;

assign sext_ln48_17_fu_1944_p1 = cumulativeAngleTheta_V_42_fu_1938_p2;

assign sext_ln48_18_fu_2121_p1 = cumulativeAngleTheta_V_46_fu_2116_p2;

assign sext_ln48_19_fu_2130_p1 = cumulativeAngleTheta_V_47_fu_2125_p2;

assign sext_ln48_1_fu_493_p1 = cumulativeAngleTheta_V_2_reg_3796;

assign sext_ln48_20_fu_2351_p1 = cumulativeAngleTheta_V_51_reg_4131;

assign sext_ln48_21_fu_2354_p1 = cumulativeAngleTheta_V_52_reg_4138;

assign sext_ln48_22_fu_2500_p1 = cumulativeAngleTheta_V_56_fu_2494_p2;

assign sext_ln48_23_fu_2510_p1 = cumulativeAngleTheta_V_57_fu_2504_p2;

assign sext_ln48_24_fu_2629_p1 = $signed(cumulativeAngleTheta_V_60_reg_4182);

assign sext_ln48_2_fu_616_p1 = cumulativeAngleTheta_V_6_fu_610_p2;

assign sext_ln48_3_fu_626_p1 = cumulativeAngleTheta_V_7_fu_620_p2;

assign sext_ln48_4_fu_808_p1 = cumulativeAngleTheta_V_11_fu_803_p2;

assign sext_ln48_5_fu_817_p1 = cumulativeAngleTheta_V_12_fu_812_p2;

assign sext_ln48_6_fu_1015_p1 = cumulativeAngleTheta_V_16_reg_3907;

assign sext_ln48_7_fu_1023_p1 = cumulativeAngleTheta_V_17_fu_1018_p2;

assign sext_ln48_8_fu_1243_p1 = cumulativeAngleTheta_V_21_reg_3937;

assign sext_ln48_9_fu_1246_p1 = cumulativeAngleTheta_V_22_reg_3942;

assign sext_ln48_fu_490_p1 = cumulativeAngleTheta_V_1_reg_3791;

assign tmp_10_fu_721_p3 = minimizationFunction_V_9_fu_630_p2[32'd15];

assign tmp_11_fu_729_p3 = yCartesian_V_70_fu_593_p2[32'd15];

assign tmp_12_fu_745_p3 = yCartesian_V_71_fu_604_p2[32'd15];

assign tmp_13_fu_753_p3 = minimizationFunction_V_11_fu_635_p2[32'd15];

assign tmp_14_fu_911_p3 = minimizationFunction_V_14_fu_821_p2[32'd15];

assign tmp_15_fu_919_p3 = yCartesian_V_72_fu_788_p2[32'd15];

assign tmp_16_fu_935_p3 = yCartesian_V_73_fu_798_p2[32'd15];

assign tmp_17_fu_943_p3 = minimizationFunction_V_16_fu_826_p2[32'd15];

assign tmp_18_fu_1098_p3 = minimizationFunction_V_19_fu_1027_p2[32'd15];

assign tmp_19_fu_1106_p3 = yCartesian_V_74_fu_1005_p2[32'd15];

assign tmp_1_fu_219_p3 = minimizationFunction_V_fu_205_p2[32'd15];

assign tmp_20_fu_1122_p3 = yCartesian_V_75_fu_1010_p2[32'd15];

assign tmp_21_fu_1130_p3 = minimizationFunction_V_21_fu_1032_p2[32'd15];

assign tmp_22_fu_1288_p3 = minimizationFunction_V_24_fu_1249_p2[32'd15];

assign tmp_23_fu_1296_p3 = yCartesian_V_76_fu_1233_p2[32'd15];

assign tmp_24_fu_1311_p3 = yCartesian_V_77_fu_1238_p2[32'd15];

assign tmp_25_fu_1319_p3 = minimizationFunction_V_26_fu_1254_p2[32'd15];

assign tmp_26_fu_1474_p3 = minimizationFunction_V_29_fu_1383_p2[32'd15];

assign tmp_27_fu_1482_p3 = yCartesian_V_78_fu_1346_p2[32'd15];

assign tmp_28_fu_1498_p3 = yCartesian_V_79_fu_1357_p2[32'd15];

assign tmp_29_fu_1506_p3 = minimizationFunction_V_31_fu_1388_p2[32'd15];

assign tmp_2_fu_333_p3 = yCartesian_V_67_fu_235_p2[32'd15];

assign tmp_30_fu_1664_p3 = minimizationFunction_V_34_fu_1574_p2[32'd15];

assign tmp_31_fu_1672_p3 = yCartesian_V_80_fu_1541_p2[32'd15];

assign tmp_32_fu_1688_p3 = yCartesian_V_81_fu_1551_p2[32'd15];

assign tmp_33_fu_1696_p3 = minimizationFunction_V_36_fu_1579_p2[32'd15];

assign tmp_34_fu_1852_p3 = minimizationFunction_V_39_fu_1791_p2[32'd15];

assign tmp_35_fu_1860_p3 = yCartesian_V_82_fu_1775_p2[32'd15];

assign tmp_36_fu_1876_p3 = yCartesian_V_83_fu_1780_p2[32'd15];

assign tmp_37_fu_1884_p3 = minimizationFunction_V_41_fu_1796_p2[32'd15];

assign tmp_38_fu_2067_p3 = minimizationFunction_V_44_reg_4080[32'd15];

assign tmp_39_fu_2074_p3 = yCartesian_V_84_reg_4069[32'd15];

assign tmp_3_fu_341_p3 = minimizationFunction_V_1_fu_247_p2[32'd15];

assign tmp_40_fu_2021_p3 = yCartesian_V_85_fu_1922_p2[32'd15];

assign tmp_41_fu_2029_p3 = minimizationFunction_V_46_fu_1953_p2[32'd15];

assign tmp_42_fu_2229_p3 = minimizationFunction_V_49_fu_2134_p2[32'd15];

assign tmp_43_fu_2237_p3 = yCartesian_V_86_fu_2099_p2[32'd15];

assign tmp_44_fu_2253_p3 = yCartesian_V_87_fu_2110_p2[32'd15];

assign tmp_45_fu_2261_p3 = minimizationFunction_V_51_fu_2139_p2[32'd15];

assign tmp_46_fu_2418_p3 = minimizationFunction_V_54_fu_2357_p2[32'd15];

assign tmp_47_fu_2426_p3 = yCartesian_V_88_fu_2341_p2[32'd15];

assign tmp_48_fu_2442_p3 = yCartesian_V_89_fu_2346_p2[32'd15];

assign tmp_49_fu_2450_p3 = minimizationFunction_V_56_fu_2362_p2[32'd15];

assign tmp_4_fu_357_p3 = yCartesian_V_fu_261_p2[32'd15];

assign tmp_50_fu_2638_p3 = minimizationFunction_V_59_reg_4172[32'd15];

assign tmp_51_fu_2645_p3 = yCartesian_V_90_reg_4167[32'd15];

assign tmp_52_fu_2605_p3 = yCartesian_V_91_fu_2488_p2[32'd15];

assign tmp_53_fu_2613_p3 = minimizationFunction_V_61_fu_2519_p2[32'd15];

assign tmp_54_fu_2734_p3 = yCartesian_V_39_fu_2670_p2[32'd15];

assign tmp_55_fu_2742_p3 = minimizationFunction_V_63_fu_2675_p2[32'd15];

assign tmp_56_fu_2757_p3 = yCartesian_V_40_fu_2685_p2[32'd15];

assign tmp_57_fu_2765_p3 = minimizationFunction_V_63_fu_2675_p2[32'd15];

assign tmp_5_fu_365_p3 = minimizationFunction_V_2_fu_267_p2[32'd15];

assign tmp_60_fu_2860_p3 = yCartesian_V_42_fu_2794_p2[32'd15];

assign tmp_61_fu_2868_p3 = minimizationFunction_V_63_fu_2675_p2[32'd15];

assign tmp_62_fu_2883_p3 = yCartesian_V_43_fu_2806_p2[32'd15];

assign tmp_63_fu_2891_p3 = minimizationFunction_V_63_fu_2675_p2[32'd15];

assign tmp_66_fu_2976_p3 = yCartesian_V_45_fu_2918_p2[32'd15];

assign tmp_67_fu_2984_p3 = minimizationFunction_V_63_reg_4219[32'd15];

assign tmp_68_fu_2998_p3 = yCartesian_V_46_fu_2926_p2[32'd15];

assign tmp_69_fu_3006_p3 = minimizationFunction_V_63_reg_4219[32'd15];

assign tmp_6_fu_535_p3 = minimizationFunction_V_4_fu_496_p2[32'd15];

assign tmp_72_fu_3119_p3 = yCartesian_V_48_reg_4267[32'd15];

assign tmp_73_fu_3126_p3 = minimizationFunction_V_63_reg_4219_pp0_iter10_reg[32'd15];

assign tmp_74_fu_3083_p3 = yCartesian_V_49_fu_3045_p2[32'd15];

assign tmp_75_fu_3091_p3 = minimizationFunction_V_63_reg_4219[32'd15];

assign tmp_78_fu_3214_p3 = yCartesian_V_51_fu_3151_p2[32'd15];

assign tmp_79_fu_3222_p3 = minimizationFunction_V_63_reg_4219_pp0_iter10_reg[32'd15];

assign tmp_7_fu_543_p3 = yCartesian_V_68_fu_480_p2[32'd15];

assign tmp_80_fu_3236_p3 = yCartesian_V_52_fu_3161_p2[32'd15];

assign tmp_81_fu_3244_p3 = minimizationFunction_V_63_reg_4219_pp0_iter10_reg[32'd15];

assign tmp_84_fu_3332_p3 = yCartesian_V_54_reg_4311[32'd15];

assign tmp_85_fu_3339_p3 = minimizationFunction_V_63_reg_4219_pp0_iter11_reg[32'd15];

assign tmp_86_fu_3353_p3 = yCartesian_V_55_reg_4322[32'd15];

assign tmp_87_fu_3360_p3 = minimizationFunction_V_63_reg_4219_pp0_iter11_reg[32'd15];

assign tmp_8_fu_558_p3 = yCartesian_V_69_fu_485_p2[32'd15];

assign tmp_9_fu_566_p3 = minimizationFunction_V_6_fu_501_p2[32'd15];

assign tmp_fu_211_p3 = yCartesian[32'd15];

assign xCartesian_V_10_fu_793_p2 = ($signed(xCartesian_V_8_reg_3856) + $signed(sext_ln1534_5_fu_780_p1));

assign xCartesian_V_11_fu_880_p3 = ((select_ln33_8_reg_3872[0:0] == 1'b1) ? xCartesian_V_9_fu_783_p2 : xCartesian_V_10_fu_793_p2);

assign xCartesian_V_12_fu_966_p2 = ($signed(xCartesian_V_11_fu_880_p3) - $signed(sext_ln1534_7_fu_907_p1));

assign xCartesian_V_13_fu_972_p2 = ($signed(xCartesian_V_11_fu_880_p3) + $signed(sext_ln1534_7_fu_907_p1));

assign xCartesian_V_14_fu_984_p3 = ((select_ln33_14_fu_959_p3[0:0] == 1'b1) ? xCartesian_V_12_fu_966_p2 : xCartesian_V_13_fu_972_p2);

assign xCartesian_V_15_fu_1153_p2 = ($signed(xCartesian_V_14_reg_3914) - $signed(sext_ln1534_9_fu_1094_p1));

assign xCartesian_V_16_fu_1158_p2 = ($signed(xCartesian_V_14_reg_3914) + $signed(sext_ln1534_9_fu_1094_p1));

assign xCartesian_V_17_fu_1212_p3 = ((select_ln33_20_fu_1146_p3[0:0] == 1'b1) ? xCartesian_V_15_fu_1153_p2 : xCartesian_V_16_fu_1158_p2);

assign xCartesian_V_18_fu_1341_p2 = ($signed(xCartesian_V_17_reg_3964) - $signed(sext_ln1534_11_fu_1284_p1));

assign xCartesian_V_19_fu_1352_p2 = ($signed(xCartesian_V_17_reg_3964) + $signed(sext_ln1534_11_fu_1284_p1));

assign xCartesian_V_20_fu_1446_p3 = ((select_ln33_26_fu_1334_p3[0:0] == 1'b1) ? xCartesian_V_18_fu_1341_p2 : xCartesian_V_19_fu_1352_p2);

assign xCartesian_V_21_fu_1536_p2 = ($signed(xCartesian_V_20_reg_3987) - $signed(sext_ln1534_13_fu_1533_p1));

assign xCartesian_V_22_fu_1546_p2 = ($signed(xCartesian_V_20_reg_3987) + $signed(sext_ln1534_13_fu_1533_p1));

assign xCartesian_V_23_fu_1633_p3 = ((select_ln33_32_reg_4003[0:0] == 1'b1) ? xCartesian_V_21_fu_1536_p2 : xCartesian_V_22_fu_1546_p2);

assign xCartesian_V_24_fu_1719_p2 = ($signed(xCartesian_V_23_fu_1633_p3) - $signed(sext_ln1534_15_fu_1660_p1));

assign xCartesian_V_25_fu_1725_p2 = ($signed(xCartesian_V_23_fu_1633_p3) + $signed(sext_ln1534_15_fu_1660_p1));

assign xCartesian_V_26_fu_1754_p3 = ((select_ln33_38_fu_1712_p3[0:0] == 1'b1) ? xCartesian_V_24_fu_1719_p2 : xCartesian_V_25_fu_1725_p2);

assign xCartesian_V_27_fu_1906_p2 = ($signed(xCartesian_V_26_reg_4052) - $signed(sext_ln1534_17_fu_1848_p1));

assign xCartesian_V_28_fu_1917_p2 = ($signed(xCartesian_V_26_reg_4052) + $signed(sext_ln1534_17_fu_1848_p1));

assign xCartesian_V_29_fu_2003_p3 = ((select_ln33_44_fu_1899_p3[0:0] == 1'b1) ? xCartesian_V_27_fu_1906_p2 : xCartesian_V_28_fu_1917_p2);

assign xCartesian_V_2_fu_301_p3 = ((select_ln55_fu_227_p3[0:0] == 1'b1) ? xCartesian_V_fu_241_p2 : yCartesian_V_67_fu_235_p2);

assign xCartesian_V_30_fu_2094_p2 = ($signed(xCartesian_V_29_reg_4096) - $signed(sext_ln1534_19_fu_2063_p1));

assign xCartesian_V_31_fu_2105_p2 = ($signed(xCartesian_V_29_reg_4096) + $signed(sext_ln1534_19_fu_2063_p1));

assign xCartesian_V_32_fu_2197_p3 = ((select_ln33_50_fu_2088_p3[0:0] == 1'b1) ? xCartesian_V_30_fu_2094_p2 : xCartesian_V_31_fu_2105_p2);

assign xCartesian_V_33_fu_2285_p2 = ($signed(xCartesian_V_32_fu_2197_p3) - $signed(sext_ln1534_21_fu_2225_p1));

assign xCartesian_V_34_fu_2291_p2 = ($signed(xCartesian_V_32_fu_2197_p3) + $signed(sext_ln1534_21_fu_2225_p1));

assign xCartesian_V_35_fu_2320_p3 = ((select_ln33_56_fu_2277_p3[0:0] == 1'b1) ? xCartesian_V_33_fu_2285_p2 : xCartesian_V_34_fu_2291_p2);

assign xCartesian_V_36_fu_2472_p2 = ($signed(xCartesian_V_35_reg_4151) - $signed(sext_ln1534_23_fu_2414_p1));

assign xCartesian_V_37_fu_2483_p2 = ($signed(xCartesian_V_35_reg_4151) + $signed(sext_ln1534_23_fu_2414_p1));

assign xCartesian_V_38_fu_2577_p3 = ((select_ln33_62_fu_2465_p3[0:0] == 1'b1) ? xCartesian_V_36_fu_2472_p2 : xCartesian_V_37_fu_2483_p2);

assign xCartesian_V_39_fu_2665_p2 = ($signed(xCartesian_V_38_reg_4193) - $signed(sext_ln1534_25_fu_2635_p1));

assign xCartesian_V_3_fu_389_p2 = ($signed(xCartesian_V_2_fu_301_p3) - $signed(sext_ln1534_1_fu_329_p1));

assign xCartesian_V_40_fu_2680_p2 = ($signed(xCartesian_V_38_reg_4193) + $signed(sext_ln1534_25_fu_2635_p1));

assign xCartesian_V_41_fu_2698_p3 = ((select_ln33_68_fu_2659_p3[0:0] == 1'b1) ? xCartesian_V_39_fu_2665_p2 : xCartesian_V_40_fu_2680_p2);

assign xCartesian_V_42_fu_2788_p2 = ($signed(xCartesian_V_41_fu_2698_p3) - $signed(sext_ln1534_27_fu_2730_p1));

assign xCartesian_V_43_fu_2800_p2 = ($signed(xCartesian_V_41_fu_2698_p3) + $signed(sext_ln1534_27_fu_2730_p1));

assign xCartesian_V_44_fu_2820_p3 = ((select_ln1696_29_fu_2780_p3[0:0] == 1'b1) ? xCartesian_V_42_fu_2788_p2 : xCartesian_V_43_fu_2800_p2);

assign xCartesian_V_45_fu_2914_p2 = (xCartesian_V_44_reg_4237 - select_ln1534_1_reg_4249);

assign xCartesian_V_46_fu_2922_p2 = (xCartesian_V_44_reg_4237 + select_ln1534_1_reg_4249);

assign xCartesian_V_47_fu_2937_p3 = ((select_ln1696_32_reg_4255[0:0] == 1'b1) ? xCartesian_V_45_fu_2914_p2 : xCartesian_V_46_fu_2922_p2);

assign xCartesian_V_48_fu_3027_p2 = (xCartesian_V_47_fu_2937_p3 - select_ln1534_3_fu_2968_p3);

assign xCartesian_V_49_fu_3039_p2 = (xCartesian_V_47_fu_2937_p3 + select_ln1534_3_fu_2968_p3);

assign xCartesian_V_4_fu_395_p2 = ($signed(xCartesian_V_2_fu_301_p3) + $signed(sext_ln1534_1_fu_329_p1));

assign xCartesian_V_50_fu_3059_p3 = ((select_ln1696_35_fu_3020_p3[0:0] == 1'b1) ? xCartesian_V_48_fu_3027_p2 : xCartesian_V_49_fu_3039_p2);

assign xCartesian_V_51_fu_3146_p2 = (xCartesian_V_50_reg_4278 - select_ln1534_5_fu_3112_p3);

assign xCartesian_V_52_fu_3156_p2 = (xCartesian_V_50_reg_4278 + select_ln1534_5_fu_3112_p3);

assign xCartesian_V_53_fu_3174_p3 = ((select_ln1696_38_fu_3140_p3[0:0] == 1'b1) ? xCartesian_V_51_fu_3146_p2 : xCartesian_V_52_fu_3156_p2);

assign xCartesian_V_54_fu_3266_p2 = (xCartesian_V_53_fu_3174_p3 - select_ln1534_7_fu_3206_p3);

assign xCartesian_V_55_fu_3278_p2 = (xCartesian_V_53_fu_3174_p3 + select_ln1534_7_fu_3206_p3);

assign xCartesian_V_56_fu_3295_p3 = ((select_ln1696_41_reg_4299[0:0] == 1'b1) ? xCartesian_V_54_reg_4306 : xCartesian_V_55_reg_4317);

assign xCartesian_V_57_fu_3381_p2 = (xCartesian_V_56_fu_3295_p3 + select_ln1534_9_fu_3324_p3);

assign xCartesian_V_58_fu_3393_p2 = (xCartesian_V_56_fu_3295_p3 - select_ln1534_9_fu_3324_p3);

assign xCartesian_V_59_fu_3413_p3 = ((select_ln1696_44_fu_3374_p3[0:0] == 1'b1) ? xCartesian_V_58_fu_3393_p2 : xCartesian_V_57_fu_3381_p2);

assign xCartesian_V_5_fu_459_p3 = ((select_ln1696_fu_381_p3[0:0] == 1'b1) ? xCartesian_V_3_fu_389_p2 : xCartesian_V_4_fu_395_p2);

assign xCartesian_V_60_fu_3435_p2 = ($signed(xCartesian_V_59_fu_3413_p3) - $signed(sext_ln1534_28_fu_3431_p1));

assign xCartesian_V_61_fu_3484_p2 = ($signed(xCartesian_V_60_reg_4328) + $signed(sext_ln1534_30_fu_3481_p1));

assign xCartesian_V_62_fu_3511_p2 = ($signed(xCartesian_V_61_fu_3484_p2) - $signed(sext_ln1534_32_fu_3507_p1));

assign xCartesian_V_63_fu_3551_p2 = ($signed(xCartesian_V_62_fu_3511_p2) + $signed(sext_ln1534_34_fu_3547_p1));

assign xCartesian_V_64_fu_3592_p2 = (xCartesian_V_63_reg_4348 + select_ln1534_10_fu_3584_p3);

assign xCartesian_V_65_fu_3633_p2 = (xCartesian_V_64_fu_3592_p2 + select_ln1534_12_fu_3625_p3);

assign xCartesian_V_6_fu_588_p2 = ($signed(xCartesian_V_5_reg_3833) - $signed(sext_ln1534_3_fu_531_p1));

assign xCartesian_V_7_fu_599_p2 = ($signed(xCartesian_V_5_reg_3833) + $signed(sext_ln1534_3_fu_531_p1));

assign xCartesian_V_8_fu_693_p3 = ((select_ln33_2_fu_581_p3[0:0] == 1'b1) ? xCartesian_V_6_fu_588_p2 : xCartesian_V_7_fu_599_p2);

assign xCartesian_V_9_fu_783_p2 = ($signed(xCartesian_V_8_reg_3856) - $signed(sext_ln1534_5_fu_780_p1));

assign xCartesian_V_fu_241_p2 = (xCartesian - yCartesian);

assign xor_ln1696_10_fu_2309_p2 = (select_ln33_56_fu_2277_p3 ^ 1'd1);

assign xor_ln1696_11_fu_2524_p2 = (select_ln33_62_fu_2465_p3 ^ 1'd1);

assign xor_ln1696_1_fu_640_p2 = (select_ln33_2_fu_581_p3 ^ 1'd1);

assign xor_ln1696_2_fu_831_p2 = (select_ln33_8_reg_3872 ^ 1'd1);

assign xor_ln1696_3_fu_1037_p2 = (select_ln33_14_reg_3898 ^ 1'd1);

assign xor_ln1696_4_fu_1175_p2 = (select_ln33_20_fu_1146_p3 ^ 1'd1);

assign xor_ln1696_5_fu_1393_p2 = (select_ln33_26_fu_1334_p3 ^ 1'd1);

assign xor_ln1696_6_fu_1584_p2 = (select_ln33_32_reg_4003 ^ 1'd1);

assign xor_ln1696_7_fu_1743_p2 = (select_ln33_38_fu_1712_p3 ^ 1'd1);

assign xor_ln1696_8_fu_1958_p2 = (select_ln33_44_fu_1899_p3 ^ 1'd1);

assign xor_ln1696_9_fu_2144_p2 = (select_ln33_50_fu_2088_p3 ^ 1'd1);

assign xor_ln1696_fu_413_p2 = (select_ln1696_fu_381_p3 ^ 1'd1);

assign xor_ln33_fu_431_p0 = cordicMode;

assign xor_ln33_fu_431_p2 = (xor_ln33_fu_431_p0 ^ 1'd1);

assign yCartesian_V_2_fu_293_p3 = ((select_ln55_fu_227_p3[0:0] == 1'b1) ? yCartesian_V_67_fu_235_p2 : yCartesian_V_fu_261_p2);

assign yCartesian_V_39_fu_2670_p2 = ($signed(minimizationFunction_V_75_reg_4187) + $signed(sext_ln1534_24_fu_2632_p1));

assign yCartesian_V_40_fu_2685_p2 = ($signed(minimizationFunction_V_75_reg_4187) - $signed(sext_ln1534_24_fu_2632_p1));

assign yCartesian_V_41_fu_2690_p3 = ((select_ln33_68_fu_2659_p3[0:0] == 1'b1) ? yCartesian_V_39_fu_2670_p2 : yCartesian_V_40_fu_2685_p2);

assign yCartesian_V_42_fu_2794_p2 = ($signed(yCartesian_V_41_fu_2690_p3) + $signed(sext_ln1534_26_fu_2716_p1));

assign yCartesian_V_43_fu_2806_p2 = ($signed(yCartesian_V_41_fu_2690_p3) - $signed(sext_ln1534_26_fu_2716_p1));

assign yCartesian_V_44_fu_2812_p3 = ((select_ln1696_29_fu_2780_p3[0:0] == 1'b1) ? yCartesian_V_42_fu_2794_p2 : yCartesian_V_43_fu_2806_p2);

assign yCartesian_V_45_fu_2918_p2 = (yCartesian_V_44_reg_4231 + select_ln1534_reg_4243);

assign yCartesian_V_46_fu_2926_p2 = (yCartesian_V_44_reg_4231 - select_ln1534_reg_4243);

assign yCartesian_V_47_fu_2930_p3 = ((select_ln1696_32_reg_4255[0:0] == 1'b1) ? yCartesian_V_45_fu_2918_p2 : yCartesian_V_46_fu_2926_p2);

assign yCartesian_V_48_fu_3033_p2 = (yCartesian_V_47_fu_2930_p3 + select_ln1534_2_fu_2952_p3);

assign yCartesian_V_49_fu_3045_p2 = (yCartesian_V_47_fu_2930_p3 - select_ln1534_2_fu_2952_p3);

assign yCartesian_V_50_fu_3051_p3 = ((select_ln1696_35_fu_3020_p3[0:0] == 1'b1) ? yCartesian_V_48_fu_3033_p2 : yCartesian_V_49_fu_3045_p2);

assign yCartesian_V_51_fu_3151_p2 = (yCartesian_V_50_reg_4272 + select_ln1534_4_fu_3105_p3);

assign yCartesian_V_52_fu_3161_p2 = (yCartesian_V_50_reg_4272 - select_ln1534_4_fu_3105_p3);

assign yCartesian_V_53_fu_3166_p3 = ((select_ln1696_38_fu_3140_p3[0:0] == 1'b1) ? yCartesian_V_51_fu_3151_p2 : yCartesian_V_52_fu_3161_p2);

assign yCartesian_V_54_fu_3272_p2 = (yCartesian_V_53_fu_3166_p3 + select_ln1534_6_fu_3190_p3);

assign yCartesian_V_55_fu_3284_p2 = (yCartesian_V_53_fu_3166_p3 - select_ln1534_6_fu_3190_p3);

assign yCartesian_V_56_fu_3290_p3 = ((select_ln1696_41_reg_4299[0:0] == 1'b1) ? yCartesian_V_54_reg_4311 : yCartesian_V_55_reg_4322);

assign yCartesian_V_57_fu_3387_p2 = (yCartesian_V_56_fu_3290_p3 - select_ln1534_8_fu_3308_p3);

assign yCartesian_V_58_fu_3399_p2 = (yCartesian_V_56_fu_3290_p3 + select_ln1534_8_fu_3308_p3);

assign yCartesian_V_59_fu_3405_p3 = ((select_ln1696_44_fu_3374_p3[0:0] == 1'b1) ? yCartesian_V_58_fu_3399_p2 : yCartesian_V_57_fu_3387_p2);

assign yCartesian_V_60_fu_3455_p2 = ($signed(yCartesian_V_59_fu_3405_p3) - $signed(sext_ln1534_29_fu_3451_p1));

assign yCartesian_V_61_fu_3492_p2 = ($signed(yCartesian_V_60_reg_4333) + $signed(sext_ln1534_31_fu_3489_p1));

assign yCartesian_V_62_fu_3531_p2 = ($signed(yCartesian_V_61_fu_3492_p2) - $signed(sext_ln1534_33_fu_3527_p1));

assign yCartesian_V_63_fu_3571_p2 = ($signed(yCartesian_V_62_fu_3531_p2) + $signed(sext_ln1534_35_fu_3567_p1));

assign yCartesian_V_64_fu_3612_p2 = (yCartesian_V_63_reg_4354 + select_ln1534_11_fu_3604_p3);

assign yCartesian_V_65_fu_3655_p2 = (yCartesian_V_64_fu_3612_p2 + select_ln1534_13_fu_3647_p3);

assign yCartesian_V_67_fu_235_p2 = (yCartesian + xCartesian);

assign yCartesian_V_68_fu_480_p2 = ($signed(yCartesian_V_2_reg_3774) + $signed(sext_ln1534_fu_477_p1));

assign yCartesian_V_69_fu_485_p2 = ($signed(yCartesian_V_2_reg_3774) - $signed(sext_ln1534_fu_477_p1));

assign yCartesian_V_70_fu_593_p2 = ($signed(minimizationFunction_V_64_fu_511_p3) + $signed(sext_ln1534_2_fu_518_p1));

assign yCartesian_V_71_fu_604_p2 = ($signed(minimizationFunction_V_64_fu_511_p3) - $signed(sext_ln1534_2_fu_518_p1));

assign yCartesian_V_72_fu_788_p2 = ($signed(minimizationFunction_V_65_reg_3850) + $signed(sext_ln1534_4_fu_777_p1));

assign yCartesian_V_73_fu_798_p2 = ($signed(minimizationFunction_V_65_reg_3850) - $signed(sext_ln1534_4_fu_777_p1));

assign yCartesian_V_74_fu_1005_p2 = ($signed(minimizationFunction_V_66_reg_3887) + $signed(sext_ln1534_6_fu_1002_p1));

assign yCartesian_V_75_fu_1010_p2 = ($signed(minimizationFunction_V_66_reg_3887) - $signed(sext_ln1534_6_fu_1002_p1));

assign yCartesian_V_76_fu_1233_p2 = ($signed(minimizationFunction_V_67_reg_3925) + $signed(sext_ln1534_8_fu_1230_p1));

assign yCartesian_V_77_fu_1238_p2 = ($signed(minimizationFunction_V_67_reg_3925) - $signed(sext_ln1534_8_fu_1230_p1));

assign yCartesian_V_78_fu_1346_p2 = ($signed(minimizationFunction_V_68_fu_1264_p3) + $signed(sext_ln1534_10_fu_1271_p1));

assign yCartesian_V_79_fu_1357_p2 = ($signed(minimizationFunction_V_68_fu_1264_p3) - $signed(sext_ln1534_10_fu_1271_p1));

assign yCartesian_V_80_fu_1541_p2 = ($signed(minimizationFunction_V_69_reg_3981) + $signed(sext_ln1534_12_fu_1530_p1));

assign yCartesian_V_81_fu_1551_p2 = ($signed(minimizationFunction_V_69_reg_3981) - $signed(sext_ln1534_12_fu_1530_p1));

assign yCartesian_V_82_fu_1775_p2 = ($signed(minimizationFunction_V_70_reg_4013) + $signed(sext_ln1534_14_fu_1772_p1));

assign yCartesian_V_83_fu_1780_p2 = ($signed(minimizationFunction_V_70_reg_4013) - $signed(sext_ln1534_14_fu_1772_p1));

assign yCartesian_V_84_fu_1911_p2 = ($signed(minimizationFunction_V_71_fu_1828_p3) + $signed(sext_ln1534_16_fu_1835_p1));

assign yCartesian_V_85_fu_1922_p2 = ($signed(minimizationFunction_V_71_fu_1828_p3) - $signed(sext_ln1534_16_fu_1835_p1));

assign yCartesian_V_86_fu_2099_p2 = ($signed(minimizationFunction_V_72_fu_2045_p3) + $signed(sext_ln1534_18_fu_2050_p1));

assign yCartesian_V_87_fu_2110_p2 = ($signed(minimizationFunction_V_72_fu_2045_p3) - $signed(sext_ln1534_18_fu_2050_p1));

assign yCartesian_V_88_fu_2341_p2 = ($signed(minimizationFunction_V_73_reg_4112) + $signed(sext_ln1534_20_fu_2338_p1));

assign yCartesian_V_89_fu_2346_p2 = ($signed(minimizationFunction_V_73_reg_4112) - $signed(sext_ln1534_20_fu_2338_p1));

assign yCartesian_V_90_fu_2477_p2 = ($signed(minimizationFunction_V_74_fu_2394_p3) + $signed(sext_ln1534_22_fu_2401_p1));

assign yCartesian_V_91_fu_2488_p2 = ($signed(minimizationFunction_V_74_fu_2394_p3) - $signed(sext_ln1534_22_fu_2401_p1));

assign yCartesian_V_fu_261_p2 = (yCartesian - xCartesian);

always @ (posedge ap_clk) begin
    cumulativeAngleTheta_V_1_reg_3791[0] <= 1'b1;
    cumulativeAngleTheta_V_2_reg_3796[0] <= 1'b1;
    cumulativeAngleTheta_V_4_reg_3828[0] <= 1'b1;
    cumulativeAngleTheta_V_10_reg_3844[0] <= 1'b1;
    cumulativeAngleTheta_V_15_reg_3882[0] <= 1'b1;
    cumulativeAngleTheta_V_16_reg_3907[0] <= 1'b0;
    cumulativeAngleTheta_V_21_reg_3937[0] <= 1'b1;
    cumulativeAngleTheta_V_22_reg_3942[0] <= 1'b1;
    cumulativeAngleTheta_V_24_reg_3959[0] <= 1'b1;
    cumulativeAngleTheta_V_30_reg_3975[0] <= 1'b0;
    cumulativeAngleTheta_V_36_reg_4032[0] <= 1'b0;
    cumulativeAngleTheta_V_37_reg_4039[0] <= 1'b0;
    cumulativeAngleTheta_V_45_reg_4090[0] <= 1'b1;
    cumulativeAngleTheta_V_51_reg_4131[0] <= 1'b1;
    cumulativeAngleTheta_V_52_reg_4138[0] <= 1'b1;
    cumulativeAngleTheta_V_60_reg_4182[0] <= 1'b0;
    sext_ln48_24_reg_4214[0] <= 1'b0;
    sext_ln48_24_reg_4214_pp0_iter10_reg[0] <= 1'b0;
    sext_ln48_24_reg_4214_pp0_iter11_reg[0] <= 1'b0;
    sext_ln48_24_reg_4214_pp0_iter12_reg[0] <= 1'b0;
    sext_ln48_24_reg_4214_pp0_iter13_reg[0] <= 1'b0;
end

endmodule //cordic
