
Do_An.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ef0  08006b60  08006b60  00016b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a50  08007a50  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08007a50  08007a50  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007a50  08007a50  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a50  08007a50  00017a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a54  08007a54  00017a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  2000007c  08007ad4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08007ad4  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001905a  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003651  00000000  00000000  000390ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  0003c750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  0003da28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c670  00000000  00000000  0003eb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016b4b  00000000  00000000  0005b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094d7a  00000000  00000000  00071d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00106a9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005628  00000000  00000000  00106af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006b48 	.word	0x08006b48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08006b48 	.word	0x08006b48

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b2c      	ldr	r3, [pc, #176]	; (8000210 <MX_ADC1_Init+0xc4>)
 800015e:	4a2d      	ldr	r2, [pc, #180]	; (8000214 <MX_ADC1_Init+0xc8>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b2b      	ldr	r3, [pc, #172]	; (8000210 <MX_ADC1_Init+0xc4>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000168:	4b29      	ldr	r3, [pc, #164]	; (8000210 <MX_ADC1_Init+0xc4>)
 800016a:	2201      	movs	r2, #1
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b28      	ldr	r3, [pc, #160]	; (8000210 <MX_ADC1_Init+0xc4>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b26      	ldr	r3, [pc, #152]	; (8000210 <MX_ADC1_Init+0xc4>)
 8000176:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b24      	ldr	r3, [pc, #144]	; (8000210 <MX_ADC1_Init+0xc4>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b23      	ldr	r3, [pc, #140]	; (8000210 <MX_ADC1_Init+0xc4>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	4821      	ldr	r0, [pc, #132]	; (8000210 <MX_ADC1_Init+0xc4>)
 800018a:	f002 f9b9 	bl	8002500 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f001 fcd4 	bl	8001b40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000198:	2300      	movs	r3, #0
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80001a0:	2307      	movs	r3, #7
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4819      	ldr	r0, [pc, #100]	; (8000210 <MX_ADC1_Init+0xc4>)
 80001aa:	f002 fc0f 	bl	80029cc <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f001 fcc4 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  ERROR_CHECK(HAL_ADC_Start_IT(&hadc1));
 80001b8:	4815      	ldr	r0, [pc, #84]	; (8000210 <MX_ADC1_Init+0xc4>)
 80001ba:	f002 fa79 	bl	80026b0 <HAL_ADC_Start_IT>
 80001be:	4603      	mov	r3, r0
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d020      	beq.n	8000206 <MX_ADC1_Init+0xba>
 80001c4:	f002 f96e 	bl	80024a4 <HAL_GetTick>
 80001c8:	4604      	mov	r4, r0
 80001ca:	4811      	ldr	r0, [pc, #68]	; (8000210 <MX_ADC1_Init+0xc4>)
 80001cc:	f002 fa70 	bl	80026b0 <HAL_ADC_Start_IT>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	d009      	beq.n	80001ea <MX_ADC1_Init+0x9e>
 80001d6:	480e      	ldr	r0, [pc, #56]	; (8000210 <MX_ADC1_Init+0xc4>)
 80001d8:	f002 fa6a 	bl	80026b0 <HAL_ADC_Start_IT>
 80001dc:	4603      	mov	r3, r0
 80001de:	2b02      	cmp	r3, #2
 80001e0:	d101      	bne.n	80001e6 <MX_ADC1_Init+0x9a>
 80001e2:	4b0d      	ldr	r3, [pc, #52]	; (8000218 <MX_ADC1_Init+0xcc>)
 80001e4:	e002      	b.n	80001ec <MX_ADC1_Init+0xa0>
 80001e6:	4b0d      	ldr	r3, [pc, #52]	; (800021c <MX_ADC1_Init+0xd0>)
 80001e8:	e000      	b.n	80001ec <MX_ADC1_Init+0xa0>
 80001ea:	4b0d      	ldr	r3, [pc, #52]	; (8000220 <MX_ADC1_Init+0xd4>)
 80001ec:	9303      	str	r3, [sp, #12]
 80001ee:	2341      	movs	r3, #65	; 0x41
 80001f0:	9302      	str	r3, [sp, #8]
 80001f2:	4b0c      	ldr	r3, [pc, #48]	; (8000224 <MX_ADC1_Init+0xd8>)
 80001f4:	9301      	str	r3, [sp, #4]
 80001f6:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <MX_ADC1_Init+0xdc>)
 80001f8:	9300      	str	r3, [sp, #0]
 80001fa:	4623      	mov	r3, r4
 80001fc:	4a0b      	ldr	r2, [pc, #44]	; (800022c <MX_ADC1_Init+0xe0>)
 80001fe:	490a      	ldr	r1, [pc, #40]	; (8000228 <MX_ADC1_Init+0xdc>)
 8000200:	2001      	movs	r0, #1
 8000202:	f001 ff4b 	bl	800209c <stm_log_write>
  /* USER CODE END ADC1_Init 2 */

}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	bd90      	pop	{r4, r7, pc}
 800020e:	bf00      	nop
 8000210:	200000ac 	.word	0x200000ac
 8000214:	40012400 	.word	0x40012400
 8000218:	08006b60 	.word	0x08006b60
 800021c:	08006b6c 	.word	0x08006b6c
 8000220:	08006b78 	.word	0x08006b78
 8000224:	08007930 	.word	0x08007930
 8000228:	08006bb4 	.word	0x08006bb4
 800022c:	08006b84 	.word	0x08006b84

08000230 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000238:	f107 0310 	add.w	r3, r7, #16
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
 8000240:	605a      	str	r2, [r3, #4]
 8000242:	609a      	str	r2, [r3, #8]
 8000244:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a18      	ldr	r2, [pc, #96]	; (80002ac <HAL_ADC_MspInit+0x7c>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d129      	bne.n	80002a4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000250:	4b17      	ldr	r3, [pc, #92]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	4a16      	ldr	r2, [pc, #88]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 8000256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800025a:	6193      	str	r3, [r2, #24]
 800025c:	4b14      	ldr	r3, [pc, #80]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000264:	60fb      	str	r3, [r7, #12]
 8000266:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000268:	4b11      	ldr	r3, [pc, #68]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a10      	ldr	r2, [pc, #64]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 800026e:	f043 0304 	orr.w	r3, r3, #4
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <HAL_ADC_MspInit+0x80>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0304 	and.w	r3, r3, #4
 800027c:	60bb      	str	r3, [r7, #8]
 800027e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = LIGHT_SENSOR_OUTPUT_Pin;
 8000280:	2301      	movs	r3, #1
 8000282:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000284:	2303      	movs	r3, #3
 8000286:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LIGHT_SENSOR_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 8000288:	f107 0310 	add.w	r3, r7, #16
 800028c:	4619      	mov	r1, r3
 800028e:	4809      	ldr	r0, [pc, #36]	; (80002b4 <HAL_ADC_MspInit+0x84>)
 8000290:	f002 feae 	bl	8002ff0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000294:	2200      	movs	r2, #0
 8000296:	2101      	movs	r1, #1
 8000298:	2012      	movs	r0, #18
 800029a:	f002 fdfc 	bl	8002e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800029e:	2012      	movs	r0, #18
 80002a0:	f002 fe15 	bl	8002ece <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002a4:	bf00      	nop
 80002a6:	3720      	adds	r7, #32
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40012400 	.word	0x40012400
 80002b0:	40021000 	.word	0x40021000
 80002b4:	40010800 	.word	0x40010800

080002b8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b088      	sub	sp, #32
 80002bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002be:	f107 0310 	add.w	r3, r7, #16
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]
 80002c8:	609a      	str	r2, [r3, #8]
 80002ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002cc:	4b4b      	ldr	r3, [pc, #300]	; (80003fc <MX_GPIO_Init+0x144>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	4a4a      	ldr	r2, [pc, #296]	; (80003fc <MX_GPIO_Init+0x144>)
 80002d2:	f043 0310 	orr.w	r3, r3, #16
 80002d6:	6193      	str	r3, [r2, #24]
 80002d8:	4b48      	ldr	r3, [pc, #288]	; (80003fc <MX_GPIO_Init+0x144>)
 80002da:	699b      	ldr	r3, [r3, #24]
 80002dc:	f003 0310 	and.w	r3, r3, #16
 80002e0:	60fb      	str	r3, [r7, #12]
 80002e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002e4:	4b45      	ldr	r3, [pc, #276]	; (80003fc <MX_GPIO_Init+0x144>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	4a44      	ldr	r2, [pc, #272]	; (80003fc <MX_GPIO_Init+0x144>)
 80002ea:	f043 0320 	orr.w	r3, r3, #32
 80002ee:	6193      	str	r3, [r2, #24]
 80002f0:	4b42      	ldr	r3, [pc, #264]	; (80003fc <MX_GPIO_Init+0x144>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	f003 0320 	and.w	r3, r3, #32
 80002f8:	60bb      	str	r3, [r7, #8]
 80002fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002fc:	4b3f      	ldr	r3, [pc, #252]	; (80003fc <MX_GPIO_Init+0x144>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	4a3e      	ldr	r2, [pc, #248]	; (80003fc <MX_GPIO_Init+0x144>)
 8000302:	f043 0304 	orr.w	r3, r3, #4
 8000306:	6193      	str	r3, [r2, #24]
 8000308:	4b3c      	ldr	r3, [pc, #240]	; (80003fc <MX_GPIO_Init+0x144>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	f003 0304 	and.w	r3, r3, #4
 8000310:	607b      	str	r3, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000314:	4b39      	ldr	r3, [pc, #228]	; (80003fc <MX_GPIO_Init+0x144>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	4a38      	ldr	r2, [pc, #224]	; (80003fc <MX_GPIO_Init+0x144>)
 800031a:	f043 0308 	orr.w	r3, r3, #8
 800031e:	6193      	str	r3, [r2, #24]
 8000320:	4b36      	ldr	r3, [pc, #216]	; (80003fc <MX_GPIO_Init+0x144>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	f003 0308 	and.w	r3, r3, #8
 8000328:	603b      	str	r3, [r7, #0]
 800032a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_OUTPUT_GPIO_Port, RELAY_OUTPUT_Pin, GPIO_PIN_RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2102      	movs	r1, #2
 8000330:	4833      	ldr	r0, [pc, #204]	; (8000400 <MX_GPIO_Init+0x148>)
 8000332:	f002 ffe1 	bl	80032f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000336:	2201      	movs	r2, #1
 8000338:	2110      	movs	r1, #16
 800033a:	4831      	ldr	r0, [pc, #196]	; (8000400 <MX_GPIO_Init+0x148>)
 800033c:	f002 ffdc 	bl	80032f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OUTPUT_GPIO_Port, LED_OUTPUT_Pin, GPIO_PIN_RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2101      	movs	r1, #1
 8000344:	482f      	ldr	r0, [pc, #188]	; (8000404 <MX_GPIO_Init+0x14c>)
 8000346:	f002 ffd7 	bl	80032f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800034a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800034e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000350:	2303      	movs	r3, #3
 8000352:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000354:	f107 0310 	add.w	r3, r7, #16
 8000358:	4619      	mov	r1, r3
 800035a:	482b      	ldr	r0, [pc, #172]	; (8000408 <MX_GPIO_Init+0x150>)
 800035c:	f002 fe48 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RELAY_OUTPUT_Pin|SPI1_NSS_Pin;
 8000360:	2312      	movs	r3, #18
 8000362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000364:	2301      	movs	r3, #1
 8000366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000368:	2301      	movs	r3, #1
 800036a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036c:	2302      	movs	r3, #2
 800036e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000370:	f107 0310 	add.w	r3, r7, #16
 8000374:	4619      	mov	r1, r3
 8000376:	4822      	ldr	r0, [pc, #136]	; (8000400 <MX_GPIO_Init+0x148>)
 8000378:	f002 fe3a 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_Pin;
 800037c:	2304      	movs	r3, #4
 800037e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000384:	2300      	movs	r3, #0
 8000386:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000388:	f107 0310 	add.w	r3, r7, #16
 800038c:	4619      	mov	r1, r3
 800038e:	481c      	ldr	r0, [pc, #112]	; (8000400 <MX_GPIO_Init+0x148>)
 8000390:	f002 fe2e 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INTERRUPT_LORA_Pin;
 8000394:	2308      	movs	r3, #8
 8000396:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000398:	4b1c      	ldr	r3, [pc, #112]	; (800040c <MX_GPIO_Init+0x154>)
 800039a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039c:	2300      	movs	r3, #0
 800039e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INTERRUPT_LORA_GPIO_Port, &GPIO_InitStruct);
 80003a0:	f107 0310 	add.w	r3, r7, #16
 80003a4:	4619      	mov	r1, r3
 80003a6:	4816      	ldr	r0, [pc, #88]	; (8000400 <MX_GPIO_Init+0x148>)
 80003a8:	f002 fe22 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_OUTPUT_Pin;
 80003ac:	2301      	movs	r3, #1
 80003ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b0:	2301      	movs	r3, #1
 80003b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003b4:	2301      	movs	r3, #1
 80003b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b8:	2302      	movs	r3, #2
 80003ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 80003bc:	f107 0310 	add.w	r3, r7, #16
 80003c0:	4619      	mov	r1, r3
 80003c2:	4810      	ldr	r0, [pc, #64]	; (8000404 <MX_GPIO_Init+0x14c>)
 80003c4:	f002 fe14 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 80003c8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80003cc:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003ce:	2303      	movs	r3, #3
 80003d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d2:	f107 0310 	add.w	r3, r7, #16
 80003d6:	4619      	mov	r1, r3
 80003d8:	480a      	ldr	r0, [pc, #40]	; (8000404 <MX_GPIO_Init+0x14c>)
 80003da:	f002 fe09 	bl	8002ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80003de:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 80003e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003e4:	2303      	movs	r3, #3
 80003e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e8:	f107 0310 	add.w	r3, r7, #16
 80003ec:	4619      	mov	r1, r3
 80003ee:	4804      	ldr	r0, [pc, #16]	; (8000400 <MX_GPIO_Init+0x148>)
 80003f0:	f002 fdfe 	bl	8002ff0 <HAL_GPIO_Init>

}
 80003f4:	bf00      	nop
 80003f6:	3720      	adds	r7, #32
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010800 	.word	0x40010800
 8000404:	40010c00 	.word	0x40010c00
 8000408:	40011000 	.word	0x40011000
 800040c:	10110000 	.word	0x10110000

08000410 <vSpi1Write>:
  * @param ucData: Data need write into registers or fifo of Lora
  * @retval None
  */

void vSpi1Write(uint8_t ucAddress, uint8_t ucData)
{
 8000410:	b590      	push	{r4, r7, lr}
 8000412:	b089      	sub	sp, #36	; 0x24
 8000414:	af04      	add	r7, sp, #16
 8000416:	4603      	mov	r3, r0
 8000418:	460a      	mov	r2, r1
 800041a:	71fb      	strb	r3, [r7, #7]
 800041c:	4613      	mov	r3, r2
 800041e:	71bb      	strb	r3, [r7, #6]
    uint8_t ucDataMatrix[2];
    ucAddress |= SPI1_WRITE; /* A wnr bit, which is 1 for write access and 0 for read access */
 8000420:	79fb      	ldrb	r3, [r7, #7]
 8000422:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000426:	71fb      	strb	r3, [r7, #7]
    ucDataMatrix[0] = ucAddress;
 8000428:	79fb      	ldrb	r3, [r7, #7]
 800042a:	733b      	strb	r3, [r7, #12]
    ucDataMatrix[1] = ucData;
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2110      	movs	r1, #16
 8000434:	4822      	ldr	r0, [pc, #136]	; (80004c0 <vSpi1Write+0xb0>)
 8000436:	f002 ff5f 	bl	80032f8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800043a:	200a      	movs	r0, #10
 800043c:	f002 f83c 	bl	80024b8 <HAL_Delay>
    ERROR_CHECK(HAL_SPI_Transmit(&hspi1, (uint8_t *)ucDataMatrix, sizeof(ucDataMatrix), 100));
 8000440:	f107 010c 	add.w	r1, r7, #12
 8000444:	2364      	movs	r3, #100	; 0x64
 8000446:	2202      	movs	r2, #2
 8000448:	481e      	ldr	r0, [pc, #120]	; (80004c4 <vSpi1Write+0xb4>)
 800044a:	f003 fcdb 	bl	8003e04 <HAL_SPI_Transmit>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d028      	beq.n	80004a6 <vSpi1Write+0x96>
 8000454:	f002 f826 	bl	80024a4 <HAL_GetTick>
 8000458:	4604      	mov	r4, r0
 800045a:	f107 010c 	add.w	r1, r7, #12
 800045e:	2364      	movs	r3, #100	; 0x64
 8000460:	2202      	movs	r2, #2
 8000462:	4818      	ldr	r0, [pc, #96]	; (80004c4 <vSpi1Write+0xb4>)
 8000464:	f003 fcce 	bl	8003e04 <HAL_SPI_Transmit>
 8000468:	4603      	mov	r3, r0
 800046a:	2b01      	cmp	r3, #1
 800046c:	d00d      	beq.n	800048a <vSpi1Write+0x7a>
 800046e:	f107 010c 	add.w	r1, r7, #12
 8000472:	2364      	movs	r3, #100	; 0x64
 8000474:	2202      	movs	r2, #2
 8000476:	4813      	ldr	r0, [pc, #76]	; (80004c4 <vSpi1Write+0xb4>)
 8000478:	f003 fcc4 	bl	8003e04 <HAL_SPI_Transmit>
 800047c:	4603      	mov	r3, r0
 800047e:	2b02      	cmp	r3, #2
 8000480:	d101      	bne.n	8000486 <vSpi1Write+0x76>
 8000482:	4b11      	ldr	r3, [pc, #68]	; (80004c8 <vSpi1Write+0xb8>)
 8000484:	e002      	b.n	800048c <vSpi1Write+0x7c>
 8000486:	4b11      	ldr	r3, [pc, #68]	; (80004cc <vSpi1Write+0xbc>)
 8000488:	e000      	b.n	800048c <vSpi1Write+0x7c>
 800048a:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <vSpi1Write+0xc0>)
 800048c:	9303      	str	r3, [sp, #12]
 800048e:	2320      	movs	r3, #32
 8000490:	9302      	str	r3, [sp, #8]
 8000492:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <vSpi1Write+0xc4>)
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <vSpi1Write+0xc8>)
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	4623      	mov	r3, r4
 800049c:	4a0f      	ldr	r2, [pc, #60]	; (80004dc <vSpi1Write+0xcc>)
 800049e:	490e      	ldr	r1, [pc, #56]	; (80004d8 <vSpi1Write+0xc8>)
 80004a0:	2001      	movs	r0, #1
 80004a2:	f001 fdfb 	bl	800209c <stm_log_write>
    HAL_Delay(10);
 80004a6:	200a      	movs	r0, #10
 80004a8:	f002 f806 	bl	80024b8 <HAL_Delay>
    HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	2110      	movs	r1, #16
 80004b0:	4803      	ldr	r0, [pc, #12]	; (80004c0 <vSpi1Write+0xb0>)
 80004b2:	f002 ff21 	bl	80032f8 <HAL_GPIO_WritePin>
}
 80004b6:	bf00      	nop
 80004b8:	3714      	adds	r7, #20
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd90      	pop	{r4, r7, pc}
 80004be:	bf00      	nop
 80004c0:	40010800 	.word	0x40010800
 80004c4:	20000114 	.word	0x20000114
 80004c8:	08006bd0 	.word	0x08006bd0
 80004cc:	08006bdc 	.word	0x08006bdc
 80004d0:	08006be8 	.word	0x08006be8
 80004d4:	08007940 	.word	0x08007940
 80004d8:	08006c24 	.word	0x08006c24
 80004dc:	08006bf4 	.word	0x08006bf4

080004e0 <ucSpi1Read>:
  * @brief Read Data Function from Lora Module
  * @param ucAddress: Address registers or fifo of Lora Module
  * @retval ucData: Data contained in registers or fifo of Lora Module  
  */
uint8_t ucSpi1Read(uint8_t ucAddress)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b089      	sub	sp, #36	; 0x24
 80004e4:	af04      	add	r7, sp, #16
 80004e6:	4603      	mov	r3, r0
 80004e8:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80004ea:	2300      	movs	r3, #0
 80004ec:	73fb      	strb	r3, [r7, #15]
    ucAddress &= SPI1_READ; /* A wnr bit, which is 1 for write access and 0 for read access */
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2110      	movs	r1, #16
 80004fc:	483a      	ldr	r0, [pc, #232]	; (80005e8 <ucSpi1Read+0x108>)
 80004fe:	f002 fefb 	bl	80032f8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000502:	200a      	movs	r0, #10
 8000504:	f001 ffd8 	bl	80024b8 <HAL_Delay>
    ERROR_CHECK(HAL_SPI_Transmit(&hspi1, (uint8_t *)&ucAddress, sizeof(ucAddress), 100));
 8000508:	1df9      	adds	r1, r7, #7
 800050a:	2364      	movs	r3, #100	; 0x64
 800050c:	2201      	movs	r2, #1
 800050e:	4837      	ldr	r0, [pc, #220]	; (80005ec <ucSpi1Read+0x10c>)
 8000510:	f003 fc78 	bl	8003e04 <HAL_SPI_Transmit>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d026      	beq.n	8000568 <ucSpi1Read+0x88>
 800051a:	f001 ffc3 	bl	80024a4 <HAL_GetTick>
 800051e:	4604      	mov	r4, r0
 8000520:	1df9      	adds	r1, r7, #7
 8000522:	2364      	movs	r3, #100	; 0x64
 8000524:	2201      	movs	r2, #1
 8000526:	4831      	ldr	r0, [pc, #196]	; (80005ec <ucSpi1Read+0x10c>)
 8000528:	f003 fc6c 	bl	8003e04 <HAL_SPI_Transmit>
 800052c:	4603      	mov	r3, r0
 800052e:	2b01      	cmp	r3, #1
 8000530:	d00c      	beq.n	800054c <ucSpi1Read+0x6c>
 8000532:	1df9      	adds	r1, r7, #7
 8000534:	2364      	movs	r3, #100	; 0x64
 8000536:	2201      	movs	r2, #1
 8000538:	482c      	ldr	r0, [pc, #176]	; (80005ec <ucSpi1Read+0x10c>)
 800053a:	f003 fc63 	bl	8003e04 <HAL_SPI_Transmit>
 800053e:	4603      	mov	r3, r0
 8000540:	2b02      	cmp	r3, #2
 8000542:	d101      	bne.n	8000548 <ucSpi1Read+0x68>
 8000544:	4b2a      	ldr	r3, [pc, #168]	; (80005f0 <ucSpi1Read+0x110>)
 8000546:	e002      	b.n	800054e <ucSpi1Read+0x6e>
 8000548:	4b2a      	ldr	r3, [pc, #168]	; (80005f4 <ucSpi1Read+0x114>)
 800054a:	e000      	b.n	800054e <ucSpi1Read+0x6e>
 800054c:	4b2a      	ldr	r3, [pc, #168]	; (80005f8 <ucSpi1Read+0x118>)
 800054e:	9303      	str	r3, [sp, #12]
 8000550:	2330      	movs	r3, #48	; 0x30
 8000552:	9302      	str	r3, [sp, #8]
 8000554:	4b29      	ldr	r3, [pc, #164]	; (80005fc <ucSpi1Read+0x11c>)
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	4b29      	ldr	r3, [pc, #164]	; (8000600 <ucSpi1Read+0x120>)
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	4623      	mov	r3, r4
 800055e:	4a29      	ldr	r2, [pc, #164]	; (8000604 <ucSpi1Read+0x124>)
 8000560:	4927      	ldr	r1, [pc, #156]	; (8000600 <ucSpi1Read+0x120>)
 8000562:	2001      	movs	r0, #1
 8000564:	f001 fd9a 	bl	800209c <stm_log_write>
    ERROR_CHECK(HAL_SPI_Receive(&hspi1, (uint8_t *)&ucData, sizeof(ucData), 100));
 8000568:	f107 010f 	add.w	r1, r7, #15
 800056c:	2364      	movs	r3, #100	; 0x64
 800056e:	2201      	movs	r2, #1
 8000570:	481e      	ldr	r0, [pc, #120]	; (80005ec <ucSpi1Read+0x10c>)
 8000572:	f003 fd83 	bl	800407c <HAL_SPI_Receive>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d028      	beq.n	80005ce <ucSpi1Read+0xee>
 800057c:	f001 ff92 	bl	80024a4 <HAL_GetTick>
 8000580:	4604      	mov	r4, r0
 8000582:	f107 010f 	add.w	r1, r7, #15
 8000586:	2364      	movs	r3, #100	; 0x64
 8000588:	2201      	movs	r2, #1
 800058a:	4818      	ldr	r0, [pc, #96]	; (80005ec <ucSpi1Read+0x10c>)
 800058c:	f003 fd76 	bl	800407c <HAL_SPI_Receive>
 8000590:	4603      	mov	r3, r0
 8000592:	2b01      	cmp	r3, #1
 8000594:	d00d      	beq.n	80005b2 <ucSpi1Read+0xd2>
 8000596:	f107 010f 	add.w	r1, r7, #15
 800059a:	2364      	movs	r3, #100	; 0x64
 800059c:	2201      	movs	r2, #1
 800059e:	4813      	ldr	r0, [pc, #76]	; (80005ec <ucSpi1Read+0x10c>)
 80005a0:	f003 fd6c 	bl	800407c <HAL_SPI_Receive>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b02      	cmp	r3, #2
 80005a8:	d101      	bne.n	80005ae <ucSpi1Read+0xce>
 80005aa:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <ucSpi1Read+0x110>)
 80005ac:	e002      	b.n	80005b4 <ucSpi1Read+0xd4>
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <ucSpi1Read+0x114>)
 80005b0:	e000      	b.n	80005b4 <ucSpi1Read+0xd4>
 80005b2:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <ucSpi1Read+0x118>)
 80005b4:	9303      	str	r3, [sp, #12]
 80005b6:	2331      	movs	r3, #49	; 0x31
 80005b8:	9302      	str	r3, [sp, #8]
 80005ba:	4b10      	ldr	r3, [pc, #64]	; (80005fc <ucSpi1Read+0x11c>)
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	4b10      	ldr	r3, [pc, #64]	; (8000600 <ucSpi1Read+0x120>)
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	4623      	mov	r3, r4
 80005c4:	4a0f      	ldr	r2, [pc, #60]	; (8000604 <ucSpi1Read+0x124>)
 80005c6:	490e      	ldr	r1, [pc, #56]	; (8000600 <ucSpi1Read+0x120>)
 80005c8:	2001      	movs	r0, #1
 80005ca:	f001 fd67 	bl	800209c <stm_log_write>
    HAL_Delay(10);
 80005ce:	200a      	movs	r0, #10
 80005d0:	f001 ff72 	bl	80024b8 <HAL_Delay>
    HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2110      	movs	r1, #16
 80005d8:	4803      	ldr	r0, [pc, #12]	; (80005e8 <ucSpi1Read+0x108>)
 80005da:	f002 fe8d 	bl	80032f8 <HAL_GPIO_WritePin>
    return ucData;
 80005de:	7bfb      	ldrb	r3, [r7, #15]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd90      	pop	{r4, r7, pc}
 80005e8:	40010800 	.word	0x40010800
 80005ec:	20000114 	.word	0x20000114
 80005f0:	08006bd0 	.word	0x08006bd0
 80005f4:	08006bdc 	.word	0x08006bdc
 80005f8:	08006be8 	.word	0x08006be8
 80005fc:	0800794c 	.word	0x0800794c
 8000600:	08006c24 	.word	0x08006c24
 8000604:	08006bf4 	.word	0x08006bf4

08000608 <vLongRangeModeInit>:
  * @brief Mode Initialization LoraTM or FSK/OOK 
  * @param ucMode: Value of mode: LoraTM if 1, FSK/OOK if 0
  * @retval None
  */
void vLongRangeModeInit(uint8_t ucLongRangeMode)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOpMode);
 8000616:	2001      	movs	r0, #1
 8000618:	f7ff ff62 	bl	80004e0 <ucSpi1Read>
 800061c:	4603      	mov	r3, r0
 800061e:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x7F;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000626:	73fb      	strb	r3, [r7, #15]
    if (ucLongRangeMode == 0u || ucLongRangeMode == 1u)
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <vLongRangeModeInit+0x2c>
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d10c      	bne.n	800064e <vLongRangeModeInit+0x46>
    {
        ucData |= (ucLongRangeMode << 7);
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	01db      	lsls	r3, r3, #7
 8000638:	b25a      	sxtb	r2, r3
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	4313      	orrs	r3, r2
 8000640:	b25b      	sxtb	r3, r3
 8000642:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOpMode, ucData);
 8000644:	7bfb      	ldrb	r3, [r7, #15]
 8000646:	4619      	mov	r1, r3
 8000648:	2001      	movs	r0, #1
 800064a:	f7ff fee1 	bl	8000410 <vSpi1Write>
    }
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <vAccessSharedRegInit>:
  * @brief Access Low Frequency Mode Initialization  
  * @param ucAccessSharedReg: Value of mode
  * @retval None
  */
void vAccessSharedRegInit(uint8_t ucAccessSharedReg)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	b084      	sub	sp, #16
 800065a:	af00      	add	r7, sp, #0
 800065c:	4603      	mov	r3, r0
 800065e:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOpMode);
 8000664:	2001      	movs	r0, #1
 8000666:	f7ff ff3b 	bl	80004e0 <ucSpi1Read>
 800066a:	4603      	mov	r3, r0
 800066c:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xBF;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000674:	73fb      	strb	r3, [r7, #15]
    if (ucAccessSharedReg == 0u || ucAccessSharedReg == 1u)
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d002      	beq.n	8000682 <vAccessSharedRegInit+0x2c>
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	2b01      	cmp	r3, #1
 8000680:	d10c      	bne.n	800069c <vAccessSharedRegInit+0x46>
    {
        ucData |= (ucAccessSharedReg << 6);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	019b      	lsls	r3, r3, #6
 8000686:	b25a      	sxtb	r2, r3
 8000688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800068c:	4313      	orrs	r3, r2
 800068e:	b25b      	sxtb	r3, r3
 8000690:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOpMode, ucData);
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	4619      	mov	r1, r3
 8000696:	2001      	movs	r0, #1
 8000698:	f7ff feba 	bl	8000410 <vSpi1Write>
    }
}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <vLowFrequencyModeOnInit>:
  * @brief Access Low Frequency Mode Initialization  
  * @param ucLowFrequencyModeOn: Value of mode
  * @retval None
  */
void vLowFrequencyModeOnInit(uint8_t ucLowFrequencyModeOn)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOpMode);    
 80006b2:	2001      	movs	r0, #1
 80006b4:	f7ff ff14 	bl	80004e0 <ucSpi1Read>
 80006b8:	4603      	mov	r3, r0
 80006ba:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF7;
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	f023 0308 	bic.w	r3, r3, #8
 80006c2:	73fb      	strb	r3, [r7, #15]
    if (ucLowFrequencyModeOn == 0u || ucLowFrequencyModeOn == 1u)
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d002      	beq.n	80006d0 <vLowFrequencyModeOnInit+0x2c>
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d10c      	bne.n	80006ea <vLowFrequencyModeOnInit+0x46>
    {
        ucData |= (ucLowFrequencyModeOn << 3);
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	b25a      	sxtb	r2, r3
 80006d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006da:	4313      	orrs	r3, r2
 80006dc:	b25b      	sxtb	r3, r3
 80006de:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOpMode, ucData);
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	4619      	mov	r1, r3
 80006e4:	2001      	movs	r0, #1
 80006e6:	f7ff fe93 	bl	8000410 <vSpi1Write>
    }
}
 80006ea:	bf00      	nop
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <vModeInit>:
  * @brief Device Modes Initialization  
  * @param ucDeviceMode: Value of mode
  * @retval None
  */
void vModeInit(uint8_t ucMode)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b084      	sub	sp, #16
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	4603      	mov	r3, r0
 80006fa:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOpMode);
 8000700:	2001      	movs	r0, #1
 8000702:	f7ff feed 	bl	80004e0 <ucSpi1Read>
 8000706:	4603      	mov	r3, r0
 8000708:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF8;
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	f023 0307 	bic.w	r3, r3, #7
 8000710:	73fb      	strb	r3, [r7, #15]
    if (ucMode >= 0u && ucMode <= 7u)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b07      	cmp	r3, #7
 8000716:	d808      	bhi.n	800072a <vModeInit+0x38>
    {
        ucData |= ucMode;
 8000718:	7bfa      	ldrb	r2, [r7, #15]
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4313      	orrs	r3, r2
 800071e:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOpMode, ucData);
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	4619      	mov	r1, r3
 8000724:	2001      	movs	r0, #1
 8000726:	f7ff fe73 	bl	8000410 <vSpi1Write>
    }
}
 800072a:	bf00      	nop
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <vFrfInit>:
  * @brief RF carrier frequency Initialization  
  * @param uiFrf: Value of RF carrier frequency
  * @retval None
  */
void vFrfInit(unsigned int uiFrf)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
    vSpi1Write(RegFrfMsb, (uint8_t)(uiFrf >> 16));
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	0c1b      	lsrs	r3, r3, #16
 800073e:	b2db      	uxtb	r3, r3
 8000740:	4619      	mov	r1, r3
 8000742:	2006      	movs	r0, #6
 8000744:	f7ff fe64 	bl	8000410 <vSpi1Write>
    vSpi1Write(RegFrfMid, (uint8_t)(uiFrf >> 8));
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b2db      	uxtb	r3, r3
 800074e:	4619      	mov	r1, r3
 8000750:	2007      	movs	r0, #7
 8000752:	f7ff fe5d 	bl	8000410 <vSpi1Write>
    vSpi1Write(RegFrfLsb, (uint8_t)uiFrf);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	b2db      	uxtb	r3, r3
 800075a:	4619      	mov	r1, r3
 800075c:	2008      	movs	r0, #8
 800075e:	f7ff fe57 	bl	8000410 <vSpi1Write>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <vPaSelectInit>:
  * @brief Power Amplifier Initialization
  * @param ucPaSelect: Power Amplifier Value 
  * @retval None
  */
void vPaSelectInit(uint8_t ucPaSelect)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b084      	sub	sp, #16
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPaConfig);
 8000778:	2009      	movs	r0, #9
 800077a:	f7ff feb1 	bl	80004e0 <ucSpi1Read>
 800077e:	4603      	mov	r3, r0
 8000780:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x7F;
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000788:	73fb      	strb	r3, [r7, #15]
    if (ucPaSelect == 0u || ucPaSelect == 1u)
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d002      	beq.n	8000796 <vPaSelectInit+0x2c>
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2b01      	cmp	r3, #1
 8000794:	d10c      	bne.n	80007b0 <vPaSelectInit+0x46>
    {
        ucData |= (ucPaSelect << 7);
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	01db      	lsls	r3, r3, #7
 800079a:	b25a      	sxtb	r2, r3
 800079c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a0:	4313      	orrs	r3, r2
 80007a2:	b25b      	sxtb	r3, r3
 80007a4:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPaConfig, ucData);
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	4619      	mov	r1, r3
 80007aa:	2009      	movs	r0, #9
 80007ac:	f7ff fe30 	bl	8000410 <vSpi1Write>
    }
}
 80007b0:	bf00      	nop
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <vMaxPowerInit>:
  * @brief Max Output Power Initialization
  * @param ucMaxPower: Max Output Power Value 
  * @retval None
  */
void vMaxPowerInit(uint8_t ucMaxPower)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPaConfig);
 80007c6:	2009      	movs	r0, #9
 80007c8:	f7ff fe8a 	bl	80004e0 <ucSpi1Read>
 80007cc:	4603      	mov	r3, r0
 80007ce:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x8F;
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007d6:	73fb      	strb	r3, [r7, #15]
    if (ucMaxPower >= 0u && ucMaxPower <= 7u)
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	2b07      	cmp	r3, #7
 80007dc:	d80c      	bhi.n	80007f8 <vMaxPowerInit+0x40>
    {
        ucData |= (ucMaxPower << 4);
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	011b      	lsls	r3, r3, #4
 80007e2:	b25a      	sxtb	r2, r3
 80007e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPaConfig, ucData);
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	4619      	mov	r1, r3
 80007f2:	2009      	movs	r0, #9
 80007f4:	f7ff fe0c 	bl	8000410 <vSpi1Write>
    }
}
 80007f8:	bf00      	nop
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <vOutputPowerInit>:
  * @brief Output Power Initialization
  * @param ucOutputPower: Output Power Value 
  * @retval None
  */
void vOutputPowerInit(uint8_t ucOutputPower)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPaConfig);
 800080e:	2009      	movs	r0, #9
 8000810:	f7ff fe66 	bl	80004e0 <ucSpi1Read>
 8000814:	4603      	mov	r3, r0
 8000816:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF0;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	f023 030f 	bic.w	r3, r3, #15
 800081e:	73fb      	strb	r3, [r7, #15]
    if (ucOutputPower >= 0u && ucOutputPower <= 15u)
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b0f      	cmp	r3, #15
 8000824:	d808      	bhi.n	8000838 <vOutputPowerInit+0x38>
    {
        ucData |= ucOutputPower;
 8000826:	7bfa      	ldrb	r2, [r7, #15]
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	4313      	orrs	r3, r2
 800082c:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPaConfig, ucData);
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	4619      	mov	r1, r3
 8000832:	2009      	movs	r0, #9
 8000834:	f7ff fdec 	bl	8000410 <vSpi1Write>
    }
}
 8000838:	bf00      	nop
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <vPaRampInit>:
  * @brief Rise/Fall time of ramp up/down in FSK Initialization
  * @param ucPaRamp: Ramp Value 
  * @retval None
  */
void vPaRampInit(uint8_t ucPaRamp)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPaRamp);
 800084e:	200a      	movs	r0, #10
 8000850:	f7ff fe46 	bl	80004e0 <ucSpi1Read>
 8000854:	4603      	mov	r3, r0
 8000856:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF0;
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	f023 030f 	bic.w	r3, r3, #15
 800085e:	73fb      	strb	r3, [r7, #15]
    if (ucPaRamp >= 0u && ucPaRamp <= 15u)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b0f      	cmp	r3, #15
 8000864:	d808      	bhi.n	8000878 <vPaRampInit+0x38>
    {
        ucData |= ucPaRamp;
 8000866:	7bfa      	ldrb	r2, [r7, #15]
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	4313      	orrs	r3, r2
 800086c:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPaRamp, ucData);
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	4619      	mov	r1, r3
 8000872:	200a      	movs	r0, #10
 8000874:	f7ff fdcc 	bl	8000410 <vSpi1Write>
    }
}
 8000878:	bf00      	nop
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <vOcpOnInit>:
  * @brief Enable or Disable Overload Current Protection Initialization
  * @param ucOcpOn: OcpOn Value 
  * @retval None
  */
void vOcpOnInit(uint8_t ucOcpOn)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOcp);
 800088e:	200b      	movs	r0, #11
 8000890:	f7ff fe26 	bl	80004e0 <ucSpi1Read>
 8000894:	4603      	mov	r3, r0
 8000896:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xDF;
 8000898:	7bfb      	ldrb	r3, [r7, #15]
 800089a:	f023 0320 	bic.w	r3, r3, #32
 800089e:	73fb      	strb	r3, [r7, #15]
    if (ucOcpOn == 0u || ucOcpOn == 1u)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d002      	beq.n	80008ac <vOcpOnInit+0x2c>
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d10c      	bne.n	80008c6 <vOcpOnInit+0x46>
    {
        ucData |= (ucOcpOn << 5);
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	015b      	lsls	r3, r3, #5
 80008b0:	b25a      	sxtb	r2, r3
 80008b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b25b      	sxtb	r3, r3
 80008ba:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOcp, ucData);
 80008bc:	7bfb      	ldrb	r3, [r7, #15]
 80008be:	4619      	mov	r1, r3
 80008c0:	200b      	movs	r0, #11
 80008c2:	f7ff fda5 	bl	8000410 <vSpi1Write>
    }
}
 80008c6:	bf00      	nop
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <vOcpTrimInit>:
  * @brief  Overload Current Protection Initialization
  * @param ucOcpTrim: OcpTrim Value
  * @retval None
  */
void vOcpTrimInit(uint8_t ucOcpTrim)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b084      	sub	sp, #16
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	4603      	mov	r3, r0
 80008d6:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegOcp);
 80008dc:	200b      	movs	r0, #11
 80008de:	f7ff fdff 	bl	80004e0 <ucSpi1Read>
 80008e2:	4603      	mov	r3, r0
 80008e4:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xE0;
 80008e6:	7bfb      	ldrb	r3, [r7, #15]
 80008e8:	f023 031f 	bic.w	r3, r3, #31
 80008ec:	73fb      	strb	r3, [r7, #15]
    if (ucOcpTrim >= 0u && ucOcpTrim <= 31u)
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	2b1f      	cmp	r3, #31
 80008f2:	d808      	bhi.n	8000906 <vOcpTrimInit+0x38>
    {
        ucData |= ucOcpTrim;
 80008f4:	7bfa      	ldrb	r2, [r7, #15]
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	4313      	orrs	r3, r2
 80008fa:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegOcp, ucData);
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	4619      	mov	r1, r3
 8000900:	200b      	movs	r0, #11
 8000902:	f7ff fd85 	bl	8000410 <vSpi1Write>
    }
}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <vLnaGainInit>:
  * @brief  LNA Gain Initialization
  * @param ucLnaGain: Lna Gain Value
  * @retval None
  */
void vLnaGainInit(uint8_t ucLnaGain)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b084      	sub	sp, #16
 8000912:	af00      	add	r7, sp, #0
 8000914:	4603      	mov	r3, r0
 8000916:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegLna);
 800091c:	200c      	movs	r0, #12
 800091e:	f7ff fddf 	bl	80004e0 <ucSpi1Read>
 8000922:	4603      	mov	r3, r0
 8000924:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x1F;
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	f003 031f 	and.w	r3, r3, #31
 800092c:	73fb      	strb	r3, [r7, #15]
    if (ucLnaGain >= 1u && ucLnaGain <= 6u)
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d00f      	beq.n	8000954 <vLnaGainInit+0x46>
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	2b06      	cmp	r3, #6
 8000938:	d80c      	bhi.n	8000954 <vLnaGainInit+0x46>
    {
        ucData |= (ucLnaGain << 5);
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	015b      	lsls	r3, r3, #5
 800093e:	b25a      	sxtb	r2, r3
 8000940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000944:	4313      	orrs	r3, r2
 8000946:	b25b      	sxtb	r3, r3
 8000948:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegLna, ucData);
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	4619      	mov	r1, r3
 800094e:	200c      	movs	r0, #12
 8000950:	f7ff fd5e 	bl	8000410 <vSpi1Write>
    }
}
 8000954:	bf00      	nop
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <vLnaBoostLfInit>:
  * @brief  Low Frequency (RFI_LF) LNA Current Adjustment Initialization
  * @param ucLnaBoostLf:  LNA Current Value
  * @retval None
  */
void vLnaBoostLfInit(uint8_t ucLnaBoostLf)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegLna);
 800096a:	200c      	movs	r0, #12
 800096c:	f7ff fdb8 	bl	80004e0 <ucSpi1Read>
 8000970:	4603      	mov	r3, r0
 8000972:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xE7;
 8000974:	7bfb      	ldrb	r3, [r7, #15]
 8000976:	f023 0318 	bic.w	r3, r3, #24
 800097a:	73fb      	strb	r3, [r7, #15]
    if (ucLnaBoostLf == 0u)
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d10c      	bne.n	800099c <vLnaBoostLfInit+0x40>
    {
        ucData |= (ucLnaBoostLf << 3);
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	b25a      	sxtb	r2, r3
 8000988:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800098c:	4313      	orrs	r3, r2
 800098e:	b25b      	sxtb	r3, r3
 8000990:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegLna, ucData);
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	4619      	mov	r1, r3
 8000996:	200c      	movs	r0, #12
 8000998:	f7ff fd3a 	bl	8000410 <vSpi1Write>
    }
}
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <vLnaBoostHfInit>:
  * @brief  High Frequency (RFI_LF) LNA Current Adjustment Initialization
  * @param ucLnaBoostHf:  LNA Current Value
  * @retval None
  */
void vLnaBoostHfInit(uint8_t ucLnaBoostHf)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegLna);
 80009b2:	200c      	movs	r0, #12
 80009b4:	f7ff fd94 	bl	80004e0 <ucSpi1Read>
 80009b8:	4603      	mov	r3, r0
 80009ba:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xFC;
 80009bc:	7bfb      	ldrb	r3, [r7, #15]
 80009be:	f023 0303 	bic.w	r3, r3, #3
 80009c2:	73fb      	strb	r3, [r7, #15]
    if (ucLnaBoostHf == 0u || ucLnaBoostHf == 3u)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d002      	beq.n	80009d0 <vLnaBoostHfInit+0x2c>
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d108      	bne.n	80009e2 <vLnaBoostHfInit+0x3e>
    {
        ucData |= ucLnaBoostHf;
 80009d0:	7bfa      	ldrb	r2, [r7, #15]
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegLna, ucData);
 80009d8:	7bfb      	ldrb	r3, [r7, #15]
 80009da:	4619      	mov	r1, r3
 80009dc:	200c      	movs	r0, #12
 80009de:	f7ff fd17 	bl	8000410 <vSpi1Write>
    }
}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <vFifoTxBaseAddrInit>:
  * @brief Base address in FIFO data buffer for TX modulator Initialization
  * @param ucFifoTxBaseAddr: Base Address Value for Tx
  * @retval None
  */
void vFifoTxBaseAddrInit(uint8_t ucFifoTxBaseAddr)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegFifoTxBaseAddr, ucFifoTxBaseAddr);
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	4619      	mov	r1, r3
 80009f8:	200e      	movs	r0, #14
 80009fa:	f7ff fd09 	bl	8000410 <vSpi1Write>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <vFifoRxBaseAddrInit>:
  * @brief Base address in FIFO data buffer for RX modulator Initialization
  * @param ucFifoRxBaseAddr: Base Address Value for Rx
  * @retval None
  */
void vFifoRxBaseAddrInit(uint8_t ucFifoRxBaseAddr)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegFifoRxBaseAddr, ucFifoRxBaseAddr);
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4619      	mov	r1, r3
 8000a14:	200f      	movs	r0, #15
 8000a16:	f7ff fcfb 	bl	8000410 <vSpi1Write>
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <vIrqFlagsMaskInit>:
  * @brief Interrupt Mask Initialization
  * @param ucIrqFlagsMask: Flag Mask Value
  * @retval None
  */
void vIrqFlagsMaskInit(uint8_t ucIrqFlagsMask)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b084      	sub	sp, #16
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	4603      	mov	r3, r0
 8000a2a:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegIrqFlagsMask);
 8000a30:	2011      	movs	r0, #17
 8000a32:	f7ff fd55 	bl	80004e0 <ucSpi1Read>
 8000a36:	4603      	mov	r3, r0
 8000a38:	73fb      	strb	r3, [r7, #15]
    ucData |= ucIrqFlagsMask;
 8000a3a:	7bfa      	ldrb	r2, [r7, #15]
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	73fb      	strb	r3, [r7, #15]
    vSpi1Write(RegIrqFlagsMask, ucData);
 8000a42:	7bfb      	ldrb	r3, [r7, #15]
 8000a44:	4619      	mov	r1, r3
 8000a46:	2011      	movs	r0, #17
 8000a48:	f7ff fce2 	bl	8000410 <vSpi1Write>
}
 8000a4c:	bf00      	nop
 8000a4e:	3710      	adds	r7, #16
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <vBandWidthInit>:
  * @brief Signal bandwidth Initialization
  * @param ucBandWidth: BandWidth Value
  * @retval None 
  */
void vBandWidthInit(uint8_t ucBandWidth)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig1);
 8000a62:	201d      	movs	r0, #29
 8000a64:	f7ff fd3c 	bl	80004e0 <ucSpi1Read>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x0F;
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	f003 030f 	and.w	r3, r3, #15
 8000a72:	73fb      	strb	r3, [r7, #15]
    if (ucBandWidth >= 0u && ucBandWidth <= 9u)
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	2b09      	cmp	r3, #9
 8000a78:	d80c      	bhi.n	8000a94 <vBandWidthInit+0x40>
    {
        ucData |= (ucBandWidth << 4);
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	011b      	lsls	r3, r3, #4
 8000a7e:	b25a      	sxtb	r2, r3
 8000a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	b25b      	sxtb	r3, r3
 8000a88:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig1, ucData);
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	201d      	movs	r0, #29
 8000a90:	f7ff fcbe 	bl	8000410 <vSpi1Write>
    }
}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <vCodingRateInit>:
  * @brief Error coding rate Initialization
  * @param ucCodingRate: Error coding rate Value
  * @retval None 
  */
void vCodingRateInit(uint8_t ucCodingRate)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig1);
 8000aaa:	201d      	movs	r0, #29
 8000aac:	f7ff fd18 	bl	80004e0 <ucSpi1Read>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF1;
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	f023 030e 	bic.w	r3, r3, #14
 8000aba:	73fb      	strb	r3, [r7, #15]
    if (ucCodingRate >= 1u && ucCodingRate <= 4u)
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d00f      	beq.n	8000ae2 <vCodingRateInit+0x46>
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b04      	cmp	r3, #4
 8000ac6:	d80c      	bhi.n	8000ae2 <vCodingRateInit+0x46>
    {
        ucData |= (ucCodingRate << 1);
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	b25a      	sxtb	r2, r3
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	b25b      	sxtb	r3, r3
 8000ad6:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig1, ucData);
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	4619      	mov	r1, r3
 8000adc:	201d      	movs	r0, #29
 8000ade:	f7ff fc97 	bl	8000410 <vSpi1Write>
    }
}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <vImplicitHeaderModeOnInit>:
  * @brief Explicit or Implicit Header mode Initialization
  * @param ucHeaderMode: Error coding rate Value
  * @retval None 
  */
void vImplicitHeaderModeOnInit(uint8_t ucHeaderMode)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4603      	mov	r3, r0
 8000af2:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig1);
 8000af8:	201d      	movs	r0, #29
 8000afa:	f7ff fcf1 	bl	80004e0 <ucSpi1Read>
 8000afe:	4603      	mov	r3, r0
 8000b00:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xFE;
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	f023 0301 	bic.w	r3, r3, #1
 8000b08:	73fb      	strb	r3, [r7, #15]
    if (ucHeaderMode == 0u || ucHeaderMode == 1u)
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d002      	beq.n	8000b16 <vImplicitHeaderModeOnInit+0x2c>
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d108      	bne.n	8000b28 <vImplicitHeaderModeOnInit+0x3e>
    {
        ucData |= ucHeaderMode;
 8000b16:	7bfa      	ldrb	r2, [r7, #15]
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig1, ucData);
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	4619      	mov	r1, r3
 8000b22:	201d      	movs	r0, #29
 8000b24:	f7ff fc74 	bl	8000410 <vSpi1Write>
    }
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <vSpreadingFactorInit>:
  * @brief Spreading Factor rate Initialization
  * @param ucSpreadingFactor: Spreading Factor Value
  * @retval None 
  */
void vSpreadingFactorInit(uint8_t ucSpreadingFactor)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig2);
 8000b3e:	201e      	movs	r0, #30
 8000b40:	f7ff fcce 	bl	80004e0 <ucSpi1Read>
 8000b44:	4603      	mov	r3, r0
 8000b46:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x0F;
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	73fb      	strb	r3, [r7, #15]
    if (ucSpreadingFactor >= 6u && ucSpreadingFactor <= 12u)
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	2b05      	cmp	r3, #5
 8000b54:	d90f      	bls.n	8000b76 <vSpreadingFactorInit+0x46>
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	2b0c      	cmp	r3, #12
 8000b5a:	d80c      	bhi.n	8000b76 <vSpreadingFactorInit+0x46>
    {
        ucData |= (ucSpreadingFactor << 4);
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	011b      	lsls	r3, r3, #4
 8000b60:	b25a      	sxtb	r2, r3
 8000b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig2, ucData);
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	201e      	movs	r0, #30
 8000b72:	f7ff fc4d 	bl	8000410 <vSpi1Write>
    }
}
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <vTxContinuousModeInit>:
  * @brief Continuous Mode Initialization
  * @param ucTxContinuousMode: Mode Value
  * @retval None 
  */
void vTxContinuousModeInit(uint8_t ucTxContinuousMode)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b084      	sub	sp, #16
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	4603      	mov	r3, r0
 8000b86:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig2);
 8000b8c:	201e      	movs	r0, #30
 8000b8e:	f7ff fca7 	bl	80004e0 <ucSpi1Read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF7;
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
 8000b98:	f023 0308 	bic.w	r3, r3, #8
 8000b9c:	73fb      	strb	r3, [r7, #15]
    if (ucTxContinuousMode == 0u || ucTxContinuousMode == 1u)
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d002      	beq.n	8000baa <vTxContinuousModeInit+0x2c>
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d10c      	bne.n	8000bc4 <vTxContinuousModeInit+0x46>
    {
        ucData |= (ucTxContinuousMode << 3);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	b25a      	sxtb	r2, r3
 8000bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	b25b      	sxtb	r3, r3
 8000bb8:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig2, ucData);
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	201e      	movs	r0, #30
 8000bc0:	f7ff fc26 	bl	8000410 <vSpi1Write>
    }
}
 8000bc4:	bf00      	nop
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <vRxPayloadCrcOnInit>:
  * @brief CRC generation and check on payload Initialization
  * @param ucRxPayloadCrcOn: CRCON Value
  * @retval None 
  */
void vRxPayloadCrcOnInit(uint8_t ucRxPayloadCrcOn)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig2);
 8000bda:	201e      	movs	r0, #30
 8000bdc:	f7ff fc80 	bl	80004e0 <ucSpi1Read>
 8000be0:	4603      	mov	r3, r0
 8000be2:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xFB;
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	f023 0304 	bic.w	r3, r3, #4
 8000bea:	73fb      	strb	r3, [r7, #15]
    if (ucRxPayloadCrcOn == 0u || ucRxPayloadCrcOn == 1u)
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d002      	beq.n	8000bf8 <vRxPayloadCrcOnInit+0x2c>
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d10c      	bne.n	8000c12 <vRxPayloadCrcOnInit+0x46>
    {
        ucData |= (ucRxPayloadCrcOn << 2);
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	b25a      	sxtb	r2, r3
 8000bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	b25b      	sxtb	r3, r3
 8000c06:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig2, ucData);
 8000c08:	7bfb      	ldrb	r3, [r7, #15]
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	201e      	movs	r0, #30
 8000c0e:	f7ff fbff 	bl	8000410 <vSpi1Write>
    }
}
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <vSymbTimeoutInit>:
  * @brief RX Time-Out MSB Initialization
  * @param ucSymbTimeout: Symbols Time Value
  * @retval None 
  */
void vSymbTimeoutInit(uint16_t ucSymbTimeout)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	4603      	mov	r3, r0
 8000c22:	80fb      	strh	r3, [r7, #6]
    uint8_t ucData = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig2);
 8000c28:	201e      	movs	r0, #30
 8000c2a:	f7ff fc59 	bl	80004e0 <ucSpi1Read>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xFC;
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	f023 0303 	bic.w	r3, r3, #3
 8000c38:	73fb      	strb	r3, [r7, #15]
    ucData |= ((0x03) & (uint8_t)(ucSymbTimeout >> 8));
 8000c3a:	88fb      	ldrh	r3, [r7, #6]
 8000c3c:	0a1b      	lsrs	r3, r3, #8
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	f003 0303 	and.w	r3, r3, #3
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	73fb      	strb	r3, [r7, #15]
    vSpi1Write(RegModemConfig2, ucData);
 8000c4e:	7bfb      	ldrb	r3, [r7, #15]
 8000c50:	4619      	mov	r1, r3
 8000c52:	201e      	movs	r0, #30
 8000c54:	f7ff fbdc 	bl	8000410 <vSpi1Write>
    vSpi1Write(RegSymbTimeoutLsb, (uint8_t)ucSymbTimeout);
 8000c58:	88fb      	ldrh	r3, [r7, #6]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	201f      	movs	r0, #31
 8000c60:	f7ff fbd6 	bl	8000410 <vSpi1Write>
}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <vPreambleLengthInit>:
  * @brief Preamble Length Initialization
  * @param ucPreambleLength: Preamble Length Value
  * @retval None
  */
void vPreambleLengthInit(uint16_t ucPreambleLength)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	80fb      	strh	r3, [r7, #6]
    vSpi1Write(RegPreambleMsb, (uint8_t)(ucPreambleLength >> 8));
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	4619      	mov	r1, r3
 8000c80:	2020      	movs	r0, #32
 8000c82:	f7ff fbc5 	bl	8000410 <vSpi1Write>
    vSpi1Write(RegPreambleLsb, (uint8_t)(ucPreambleLength));
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	2021      	movs	r0, #33	; 0x21
 8000c8e:	f7ff fbbf 	bl	8000410 <vSpi1Write>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <vPayloadLengthInit>:
  * @brief Payload Length Initialization
  * @param ucPayloadLength: Payload Length Value
  * @retval None
  */
void vPayloadLengthInit(uint8_t ucPayloadLength)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegPayloadLength, ucPayloadLength);
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	2022      	movs	r0, #34	; 0x22
 8000caa:	f7ff fbb1 	bl	8000410 <vSpi1Write>
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <vPayloadMaxLengthInit>:
  * @brief Payload Max Length Initialization
  * @param ucPayloadMaxLength: Payload Max Length Value
  * @retval None
  */
void vPayloadMaxLengthInit(uint8_t ucPayloadMaxLength)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegMaxPayloadLength, ucPayloadMaxLength);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	2023      	movs	r0, #35	; 0x23
 8000cc6:	f7ff fba3 	bl	8000410 <vSpi1Write>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <vFreqHoppingPeriodInit>:
  * @brief Symbol periods between frequency hops Initialization
  * @param ucFreqHoppingPeriod: Payload Max Length Value
  * @retval None
  */
void vFreqHoppingPeriodInit(uint8_t ucFreqHoppingPeriod)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	4603      	mov	r3, r0
 8000cda:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegHopPeriod, ucFreqHoppingPeriod);
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	4619      	mov	r1, r3
 8000ce0:	2024      	movs	r0, #36	; 0x24
 8000ce2:	f7ff fb95 	bl	8000410 <vSpi1Write>
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <vLowDataRateOptimizeInit>:
  * @brief Low Data Rate Optimize Initialization
  * @param ucLowDataRateOptimize: Low Data Rate Optimize Value to Disable or Enable 
  * @retval None
  */
void vLowDataRateOptimizeInit(uint8_t ucLowDataRateOptimize)
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig3);
 8000cfc:	2026      	movs	r0, #38	; 0x26
 8000cfe:	f7ff fbef 	bl	80004e0 <ucSpi1Read>
 8000d02:	4603      	mov	r3, r0
 8000d04:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF7;
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	f023 0308 	bic.w	r3, r3, #8
 8000d0c:	73fb      	strb	r3, [r7, #15]
    if (ucLowDataRateOptimize == 0u || ucLowDataRateOptimize == 1u)
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <vLowDataRateOptimizeInit+0x2c>
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d10c      	bne.n	8000d34 <vLowDataRateOptimizeInit+0x46>
    {
        ucData |= (ucLowDataRateOptimize << 3);
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	b25a      	sxtb	r2, r3
 8000d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig3, ucData);
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	2026      	movs	r0, #38	; 0x26
 8000d30:	f7ff fb6e 	bl	8000410 <vSpi1Write>
    }
}
 8000d34:	bf00      	nop
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <vAgcAutoOnInit>:
  * @brief  Internal AGC Loop Initialization
  * @param ucAgcAutoOn: Value to Disable or Enable 
  * @retval None
  */
void vAgcAutoOnInit(uint8_t ucAgcAutoOn)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegModemConfig3);
 8000d4a:	2026      	movs	r0, #38	; 0x26
 8000d4c:	f7ff fbc8 	bl	80004e0 <ucSpi1Read>
 8000d50:	4603      	mov	r3, r0
 8000d52:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xFB;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	f023 0304 	bic.w	r3, r3, #4
 8000d5a:	73fb      	strb	r3, [r7, #15]
    if (ucAgcAutoOn == 0u || ucAgcAutoOn == 1u)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d002      	beq.n	8000d68 <vAgcAutoOnInit+0x2c>
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d10c      	bne.n	8000d82 <vAgcAutoOnInit+0x46>
    {
        ucData |= (ucAgcAutoOn << 2);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	b25a      	sxtb	r2, r3
 8000d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegModemConfig3, ucData);
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	2026      	movs	r0, #38	; 0x26
 8000d7e:	f7ff fb47 	bl	8000410 <vSpi1Write>
    }
}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <vDetectionOptimizeInit>:
  * @brief  LoRa Detection Optimize Initialization
  * @param ucDetectionOptimize: Detection Optimize Value 
  * @retval None
  */
void vDetectionOptimizeInit(uint8_t ucDetectionOptimize)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b084      	sub	sp, #16
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	4603      	mov	r3, r0
 8000d92:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegDetectOptimize);
 8000d98:	2031      	movs	r0, #49	; 0x31
 8000d9a:	f7ff fba1 	bl	80004e0 <ucSpi1Read>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF8;
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	f023 0307 	bic.w	r3, r3, #7
 8000da8:	73fb      	strb	r3, [r7, #15]
    if (ucDetectionOptimize == 3u || ucDetectionOptimize == 5u)
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d002      	beq.n	8000db6 <vDetectionOptimizeInit+0x2c>
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	2b05      	cmp	r3, #5
 8000db4:	d108      	bne.n	8000dc8 <vDetectionOptimizeInit+0x3e>
    {
        ucData |= ucDetectionOptimize;
 8000db6:	7bfa      	ldrb	r2, [r7, #15]
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegDetectOptimize, ucData);
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	2031      	movs	r0, #49	; 0x31
 8000dc4:	f7ff fb24 	bl	8000410 <vSpi1Write>
    }
}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <vInvertIQInit>:
  * @brief  Invert the LoRa I and Q signals Initialization
  * @param ucInvertIQ: Invert I and Q signals Value 
  * @retval None
  */
void vInvertIQInit(uint8_t ucInvertIQ)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegInvertIQ);
 8000dde:	2033      	movs	r0, #51	; 0x33
 8000de0:	f7ff fb7e 	bl	80004e0 <ucSpi1Read>
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xBF;
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000dee:	73fb      	strb	r3, [r7, #15]
    if (ucInvertIQ == 0u || ucInvertIQ == 1u)
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d002      	beq.n	8000dfc <vInvertIQInit+0x2c>
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d10c      	bne.n	8000e16 <vInvertIQInit+0x46>
    {
        ucData |= (ucInvertIQ << 6);
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	019b      	lsls	r3, r3, #6
 8000e00:	b25a      	sxtb	r2, r3
 8000e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegInvertIQ, ucData);
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	2033      	movs	r0, #51	; 0x33
 8000e12:	f7ff fafd 	bl	8000410 <vSpi1Write>
    }
}
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <vDetectionThresholdInit>:
  * @brief LoRa detection threshold Initialization
  * @param ucDetectionThreshold: LoRa detection threshold Value 
  * @retval None
  */
void vDetectionThresholdInit(uint8_t ucDetectionThreshold)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	71fb      	strb	r3, [r7, #7]
    if (ucDetectionThreshold == 0x0A || ucDetectionThreshold == 0x0C)
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	2b0a      	cmp	r3, #10
 8000e2c:	d002      	beq.n	8000e34 <vDetectionThresholdInit+0x16>
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	2b0c      	cmp	r3, #12
 8000e32:	d104      	bne.n	8000e3e <vDetectionThresholdInit+0x20>
    {
        vSpi1Write(RegDetectionThreshold, ucDetectionThreshold);
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	4619      	mov	r1, r3
 8000e38:	2037      	movs	r0, #55	; 0x37
 8000e3a:	f7ff fae9 	bl	8000410 <vSpi1Write>
    }
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <vSyncWordInit>:
  * @brief LoRa Sync Word Initialization
  * @param ucSyncWord: Sync Word Value, Value 0x34 is reserved for LoRaWAN networks 
  * @retval None
  */
void vSyncWordInit(uint8_t ucSyncWord)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	71fb      	strb	r3, [r7, #7]
    vSpi1Write(RegSyncWord, ucSyncWord);
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4619      	mov	r1, r3
 8000e54:	2039      	movs	r0, #57	; 0x39
 8000e56:	f7ff fadb 	bl	8000410 <vSpi1Write>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <vDio0MappingInit>:
  * @brief Mapping of pins DIO0 Initialization
  * @param ucDio0Mapping: Dio0 Mapping Value
  * @retval None
  */
void vDio0MappingInit(uint8_t ucDio0Mapping)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b084      	sub	sp, #16
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	4603      	mov	r3, r0
 8000e6a:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegDioMapping1);
 8000e70:	2040      	movs	r0, #64	; 0x40
 8000e72:	f7ff fb35 	bl	80004e0 <ucSpi1Read>
 8000e76:	4603      	mov	r3, r0
 8000e78:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x3F;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e80:	73fb      	strb	r3, [r7, #15]
    if (ucDio0Mapping >= 0u && ucDio0Mapping <= 3u)
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	d80c      	bhi.n	8000ea2 <vDio0MappingInit+0x40>
    {
        ucData |= (ucDio0Mapping << 6);
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	019b      	lsls	r3, r3, #6
 8000e8c:	b25a      	sxtb	r2, r3
 8000e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegDioMapping1, ucData);
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	2040      	movs	r0, #64	; 0x40
 8000e9e:	f7ff fab7 	bl	8000410 <vSpi1Write>
    }
}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <ucVersionRead>:
  * @brief Read Version code of the chip
  * @param None
  * @retval  Version code of the chip Value
  */
uint8_t ucVersionRead(void)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
    uint8_t ucData = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71fb      	strb	r3, [r7, #7]
    ucData = ucSpi1Read(RegVersion);
 8000eb4:	2042      	movs	r0, #66	; 0x42
 8000eb6:	f7ff fb13 	bl	80004e0 <ucSpi1Read>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
    return ucData;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <vTcxoInputOnInit>:
  * @brief Controls the crystal oscillator Initialization
  * @param ucTcxoInputOn: Tcxo Input On Value
  * @retval None
  */
void vTcxoInputOnInit(uint8_t ucTcxoInputOn)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegTcxo);
 8000ed6:	204b      	movs	r0, #75	; 0x4b
 8000ed8:	f7ff fb02 	bl	80004e0 <ucSpi1Read>
 8000edc:	4603      	mov	r3, r0
 8000ede:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xEF;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	f023 0310 	bic.w	r3, r3, #16
 8000ee6:	73fb      	strb	r3, [r7, #15]
    if (ucTcxoInputOn == 0u || ucTcxoInputOn == 1u)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d002      	beq.n	8000ef4 <vTcxoInputOnInit+0x2c>
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d10c      	bne.n	8000f0e <vTcxoInputOnInit+0x46>
    {
        ucData |= (ucTcxoInputOn << 4);
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	b25a      	sxtb	r2, r3
 8000efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b25b      	sxtb	r3, r3
 8000f02:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegTcxo, ucData);
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	4619      	mov	r1, r3
 8000f08:	204b      	movs	r0, #75	; 0x4b
 8000f0a:	f7ff fa81 	bl	8000410 <vSpi1Write>
    }
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <vPaDacInit>:
  * @brief Enables the +20dBm option on PA_BOOST pin Initialization
  * @param ucPaDac: Pa Dac Value
  * @retval None
  */
void vPaDacInit(uint8_t ucPaDac)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b084      	sub	sp, #16
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPaDac);
 8000f24:	204d      	movs	r0, #77	; 0x4d
 8000f26:	f7ff fadb 	bl	80004e0 <ucSpi1Read>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF8;
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	f023 0307 	bic.w	r3, r3, #7
 8000f34:	73fb      	strb	r3, [r7, #15]
    if (ucPaDac == 4u || ucPaDac == 7u)
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d002      	beq.n	8000f42 <vPaDacInit+0x2c>
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	d108      	bne.n	8000f54 <vPaDacInit+0x3e>
    {
        ucData |= ucPaDac;
 8000f42:	7bfa      	ldrb	r2, [r7, #15]
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPaDac, ucData);
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	204d      	movs	r0, #77	; 0x4d
 8000f50:	f7ff fa5e 	bl	8000410 <vSpi1Write>
    }
}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <vAgcReferenceLevelInit>:
  * @brief Sets the floor reference for all AGC thresholds Initialization
  * @param ucAgcReferenceLevel: Agc Reference Level Value
  * @retval None
  */
void vAgcReferenceLevelInit(uint8_t ucAgcReferenceLevel)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcRef);
 8000f6a:	2061      	movs	r0, #97	; 0x61
 8000f6c:	f7ff fab8 	bl	80004e0 <ucSpi1Read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xC0;
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f7a:	73fb      	strb	r3, [r7, #15]
    if (ucAgcReferenceLevel >= 0x00 && ucAgcReferenceLevel <= 0x3F)
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b3f      	cmp	r3, #63	; 0x3f
 8000f80:	d808      	bhi.n	8000f94 <vAgcReferenceLevelInit+0x38>
    {
        ucData |= ucAgcReferenceLevel;
 8000f82:	7bfa      	ldrb	r2, [r7, #15]
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcRef, ucData);
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2061      	movs	r0, #97	; 0x61
 8000f90:	f7ff fa3e 	bl	8000410 <vSpi1Write>
    }
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <vAgcStep1Init>:
  * @brief Defines the 1st AGC Threshold Initialization
  * @param ucAgcStep1: Agc Step1 Value
  * @retval None
  */
void vAgcStep1Init(uint8_t ucAgcStep1)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcThresh1);
 8000faa:	2062      	movs	r0, #98	; 0x62
 8000fac:	f7ff fa98 	bl	80004e0 <ucSpi1Read>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xE0;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	f023 031f 	bic.w	r3, r3, #31
 8000fba:	73fb      	strb	r3, [r7, #15]
    if (ucAgcStep1 >= 0x00 && ucAgcStep1 <= 0x1F)
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	2b1f      	cmp	r3, #31
 8000fc0:	d808      	bhi.n	8000fd4 <vAgcStep1Init+0x38>
    {
        ucData |= ucAgcStep1;
 8000fc2:	7bfa      	ldrb	r2, [r7, #15]
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcThresh1, ucData);
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2062      	movs	r0, #98	; 0x62
 8000fd0:	f7ff fa1e 	bl	8000410 <vSpi1Write>
    }
}
 8000fd4:	bf00      	nop
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <vAgcStep2Init>:
  * @brief Defines the 2st AGC Threshold Initialization
  * @param ucAgcStep2: Agc Step2 Value
  * @retval None
  */
void vAgcStep2Init(uint8_t ucAgcStep2)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcThresh2);
 8000fea:	2063      	movs	r0, #99	; 0x63
 8000fec:	f7ff fa78 	bl	80004e0 <ucSpi1Read>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x0F;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	73fb      	strb	r3, [r7, #15]
    if (ucAgcStep2 >= 0x00 && ucAgcStep2 <= 0x0F)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	2b0f      	cmp	r3, #15
 8001000:	d80c      	bhi.n	800101c <vAgcStep2Init+0x40>
    {
        ucData |= (ucAgcStep2 << 4);
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	011b      	lsls	r3, r3, #4
 8001006:	b25a      	sxtb	r2, r3
 8001008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100c:	4313      	orrs	r3, r2
 800100e:	b25b      	sxtb	r3, r3
 8001010:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcThresh2, ucData);
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	4619      	mov	r1, r3
 8001016:	2063      	movs	r0, #99	; 0x63
 8001018:	f7ff f9fa 	bl	8000410 <vSpi1Write>
    }
}
 800101c:	bf00      	nop
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <vAgcStep3Init>:
  * @brief Defines the 3st AGC Threshold Initialization
  * @param ucAgcStep3: Agc Step3 Value
  * @retval None
  */
void vAgcStep3Init(uint8_t ucAgcStep3)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcThresh2);
 8001032:	2063      	movs	r0, #99	; 0x63
 8001034:	f7ff fa54 	bl	80004e0 <ucSpi1Read>
 8001038:	4603      	mov	r3, r0
 800103a:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF0;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f023 030f 	bic.w	r3, r3, #15
 8001042:	73fb      	strb	r3, [r7, #15]
    if (ucAgcStep3 >= 0x00 && ucAgcStep3 <= 0x0F)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b0f      	cmp	r3, #15
 8001048:	d808      	bhi.n	800105c <vAgcStep3Init+0x38>
    {
        ucData |= ucAgcStep3;
 800104a:	7bfa      	ldrb	r2, [r7, #15]
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4313      	orrs	r3, r2
 8001050:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcThresh2, ucData);
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	4619      	mov	r1, r3
 8001056:	2063      	movs	r0, #99	; 0x63
 8001058:	f7ff f9da 	bl	8000410 <vSpi1Write>
    }
}
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <vAgcStep4Init>:
  * @brief Defines the 4st AGC Threshold Initialization
  * @param ucAgcStep4: Agc Step4 Value
  * @retval None
  */
void vAgcStep4Init(uint8_t ucAgcStep4)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcThresh3);
 8001072:	2064      	movs	r0, #100	; 0x64
 8001074:	f7ff fa34 	bl	80004e0 <ucSpi1Read>
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x0F;
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	f003 030f 	and.w	r3, r3, #15
 8001082:	73fb      	strb	r3, [r7, #15]
    if (ucAgcStep4 >= 0x00 && ucAgcStep4 <= 0x0F)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b0f      	cmp	r3, #15
 8001088:	d80c      	bhi.n	80010a4 <vAgcStep4Init+0x40>
    {
        ucData |= (ucAgcStep4 << 4);
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	011b      	lsls	r3, r3, #4
 800108e:	b25a      	sxtb	r2, r3
 8001090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001094:	4313      	orrs	r3, r2
 8001096:	b25b      	sxtb	r3, r3
 8001098:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcThresh3, ucData);
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	4619      	mov	r1, r3
 800109e:	2064      	movs	r0, #100	; 0x64
 80010a0:	f7ff f9b6 	bl	8000410 <vSpi1Write>
    }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <vAgcStep5Init>:
  * @brief Defines the 5st AGC Threshold Initialization
  * @param ucAgcStep5: Agc Step5 Value
  * @retval None
  */
void vAgcStep5Init(uint8_t ucAgcStep5)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegAgcThresh3);
 80010ba:	2064      	movs	r0, #100	; 0x64
 80010bc:	f7ff fa10 	bl	80004e0 <ucSpi1Read>
 80010c0:	4603      	mov	r3, r0
 80010c2:	73fb      	strb	r3, [r7, #15]
    ucData &= 0xF0;
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	f023 030f 	bic.w	r3, r3, #15
 80010ca:	73fb      	strb	r3, [r7, #15]
    if (ucAgcStep5 >= 0x00 && ucAgcStep5 <= 0x0F)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2b0f      	cmp	r3, #15
 80010d0:	d808      	bhi.n	80010e4 <vAgcStep5Init+0x38>
    {
        ucData |= ucAgcStep5;
 80010d2:	7bfa      	ldrb	r2, [r7, #15]
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegAgcThresh3, ucData);
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	4619      	mov	r1, r3
 80010de:	2064      	movs	r0, #100	; 0x64
 80010e0:	f7ff f996 	bl	8000410 <vSpi1Write>
    }
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <vPllBandwidth>:
  * @brief Controls the PLL bandwidth Initialization
  * @param ucPllBandwidth: Pll Bandwidth Value
  * @retval None
  */
void vPllBandwidth(uint8_t ucPllBandwidth)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
    uint8_t ucData = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	73fb      	strb	r3, [r7, #15]
    ucData = ucSpi1Read(RegPll);
 80010fa:	2070      	movs	r0, #112	; 0x70
 80010fc:	f7ff f9f0 	bl	80004e0 <ucSpi1Read>
 8001100:	4603      	mov	r3, r0
 8001102:	73fb      	strb	r3, [r7, #15]
    ucData &= 0x3F;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800110a:	73fb      	strb	r3, [r7, #15]
    if (ucPllBandwidth >= 0u && ucPllBandwidth <= 3u)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b03      	cmp	r3, #3
 8001110:	d80c      	bhi.n	800112c <vPllBandwidth+0x40>
    {
        ucData |= (ucPllBandwidth << 6);
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	019b      	lsls	r3, r3, #6
 8001116:	b25a      	sxtb	r2, r3
 8001118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111c:	4313      	orrs	r3, r2
 800111e:	b25b      	sxtb	r3, r3
 8001120:	73fb      	strb	r3, [r7, #15]
        vSpi1Write(RegPll, ucData);
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	4619      	mov	r1, r3
 8001126:	2070      	movs	r0, #112	; 0x70
 8001128:	f7ff f972 	bl	8000410 <vSpi1Write>
    }
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <vLoraInit>:
  * @brief Lora Module Initialization
  * @param: None
  * @retval: None
  */
void vLoraInit(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
    uint8_t ucData = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	71fb      	strb	r3, [r7, #7]
    vModeInit(SLEEP_MODE);          /* Init Module Lora into Sleep Mode */
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff fad7 	bl	80006f2 <vModeInit>
    ucData = ucSpi1Read(RegOpMode);
 8001144:	2001      	movs	r0, #1
 8001146:	f7ff f9cb 	bl	80004e0 <ucSpi1Read>
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	4619      	mov	r1, r3
 8001152:	48db      	ldr	r0, [pc, #876]	; (80014c0 <vLoraInit+0x38c>)
 8001154:	f004 fc3e 	bl	80059d4 <iprintf>

    vLongRangeModeInit(LORA_MODE);  /* Init Module Lora into Lora TM Mode */
 8001158:	2001      	movs	r0, #1
 800115a:	f7ff fa55 	bl	8000608 <vLongRangeModeInit>
    ucData = ucSpi1Read(RegOpMode);
 800115e:	2001      	movs	r0, #1
 8001160:	f7ff f9be 	bl	80004e0 <ucSpi1Read>
 8001164:	4603      	mov	r3, r0
 8001166:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4619      	mov	r1, r3
 800116c:	48d4      	ldr	r0, [pc, #848]	; (80014c0 <vLoraInit+0x38c>)
 800116e:	f004 fc31 	bl	80059d4 <iprintf>

    vModeInit(STDBY_MODE);          /* Init Module Lora into Standby Mode */
 8001172:	2001      	movs	r0, #1
 8001174:	f7ff fabd 	bl	80006f2 <vModeInit>
    ucData = ucSpi1Read(RegOpMode);
 8001178:	2001      	movs	r0, #1
 800117a:	f7ff f9b1 	bl	80004e0 <ucSpi1Read>
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	4619      	mov	r1, r3
 8001186:	48ce      	ldr	r0, [pc, #824]	; (80014c0 <vLoraInit+0x38c>)
 8001188:	f004 fc24 	bl	80059d4 <iprintf>

    vAccessSharedRegInit(ACCESS_LORA_REGISTERS);    /* Access LoRa registers page 0x0D: 0x3F */
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff fa62 	bl	8000656 <vAccessSharedRegInit>
    ucData = ucSpi1Read(RegOpMode);
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff f9a4 	bl	80004e0 <ucSpi1Read>
 8001198:	4603      	mov	r3, r0
 800119a:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	4619      	mov	r1, r3
 80011a0:	48c7      	ldr	r0, [pc, #796]	; (80014c0 <vLoraInit+0x38c>)
 80011a2:	f004 fc17 	bl	80059d4 <iprintf>

    vLowFrequencyModeOnInit(ACCESS_LOW_FREQUENCY_MODE);     /* Access Low Frequency Mode registers */
 80011a6:	2001      	movs	r0, #1
 80011a8:	f7ff fa7c 	bl	80006a4 <vLowFrequencyModeOnInit>
    ucData = ucSpi1Read(RegOpMode);
 80011ac:	2001      	movs	r0, #1
 80011ae:	f7ff f997 	bl	80004e0 <ucSpi1Read>
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	4619      	mov	r1, r3
 80011ba:	48c1      	ldr	r0, [pc, #772]	; (80014c0 <vLoraInit+0x38c>)
 80011bc:	f004 fc0a 	bl	80059d4 <iprintf>

    vFrfInit(RF_FREQUENCY);         /* Init RF carrier frequency */
 80011c0:	f44f 00d9 	mov.w	r0, #7110656	; 0x6c8000
 80011c4:	f7ff fab5 	bl	8000732 <vFrfInit>
    ucData = ucSpi1Read(RegFrfMsb);
 80011c8:	2006      	movs	r0, #6
 80011ca:	f7ff f989 	bl	80004e0 <ucSpi1Read>
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
    printf("RegFrfMsb = 0x%XH\r\n", ucData);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	4619      	mov	r1, r3
 80011d6:	48bb      	ldr	r0, [pc, #748]	; (80014c4 <vLoraInit+0x390>)
 80011d8:	f004 fbfc 	bl	80059d4 <iprintf>

    ucData = ucSpi1Read(RegFrfMid);
 80011dc:	2007      	movs	r0, #7
 80011de:	f7ff f97f 	bl	80004e0 <ucSpi1Read>
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
    printf("RegFrfMid = 0x%XH\r\n", ucData);
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4619      	mov	r1, r3
 80011ea:	48b7      	ldr	r0, [pc, #732]	; (80014c8 <vLoraInit+0x394>)
 80011ec:	f004 fbf2 	bl	80059d4 <iprintf>

    ucData = ucSpi1Read(RegFrfLsb);
 80011f0:	2008      	movs	r0, #8
 80011f2:	f7ff f975 	bl	80004e0 <ucSpi1Read>
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
    printf("RegFrfLsb = 0x%XH\r\n", ucData);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4619      	mov	r1, r3
 80011fe:	48b3      	ldr	r0, [pc, #716]	; (80014cc <vLoraInit+0x398>)
 8001200:	f004 fbe8 	bl	80059d4 <iprintf>

    vPaSelectInit(PA_BOOST);        /* Output power is limited to +20 dBm */
 8001204:	2001      	movs	r0, #1
 8001206:	f7ff fab0 	bl	800076a <vPaSelectInit>
    ucData = ucSpi1Read(RegPaConfig);
 800120a:	2009      	movs	r0, #9
 800120c:	f7ff f968 	bl	80004e0 <ucSpi1Read>
 8001210:	4603      	mov	r3, r0
 8001212:	71fb      	strb	r3, [r7, #7]
    printf("RegPaConfig = 0x%XH\r\n", ucData);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	4619      	mov	r1, r3
 8001218:	48ad      	ldr	r0, [pc, #692]	; (80014d0 <vLoraInit+0x39c>)
 800121a:	f004 fbdb 	bl	80059d4 <iprintf>

    vMaxPowerInit(MAX_POWER);
 800121e:	2007      	movs	r0, #7
 8001220:	f7ff faca 	bl	80007b8 <vMaxPowerInit>
    ucData = ucSpi1Read(RegPaConfig);
 8001224:	2009      	movs	r0, #9
 8001226:	f7ff f95b 	bl	80004e0 <ucSpi1Read>
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
    printf("RegPaConfig = 0x%XH\r\n", ucData); 
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	4619      	mov	r1, r3
 8001232:	48a7      	ldr	r0, [pc, #668]	; (80014d0 <vLoraInit+0x39c>)
 8001234:	f004 fbce 	bl	80059d4 <iprintf>

    vOutputPowerInit(OUTPUT_POWER); /* Pout=17-(15-OutputPower) */
 8001238:	200f      	movs	r0, #15
 800123a:	f7ff fae1 	bl	8000800 <vOutputPowerInit>
    ucData = ucSpi1Read(RegPaConfig);
 800123e:	2009      	movs	r0, #9
 8001240:	f7ff f94e 	bl	80004e0 <ucSpi1Read>
 8001244:	4603      	mov	r3, r0
 8001246:	71fb      	strb	r3, [r7, #7]
    printf("RegPaConfig = 0x%XH\r\n", ucData);   
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	4619      	mov	r1, r3
 800124c:	48a0      	ldr	r0, [pc, #640]	; (80014d0 <vLoraInit+0x39c>)
 800124e:	f004 fbc1 	bl	80059d4 <iprintf>

    vPaRampInit(PA_RAMP);
 8001252:	2008      	movs	r0, #8
 8001254:	f7ff faf4 	bl	8000840 <vPaRampInit>
    ucData = ucSpi1Read(RegPaRamp);
 8001258:	200a      	movs	r0, #10
 800125a:	f7ff f941 	bl	80004e0 <ucSpi1Read>
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
    printf("RegPaRamp = 0x%XH\r\n", ucData);
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	4619      	mov	r1, r3
 8001266:	489b      	ldr	r0, [pc, #620]	; (80014d4 <vLoraInit+0x3a0>)
 8001268:	f004 fbb4 	bl	80059d4 <iprintf>

    vOcpOnInit(OCP_ON);             /* OCP enabled */
 800126c:	2001      	movs	r0, #1
 800126e:	f7ff fb07 	bl	8000880 <vOcpOnInit>
    ucData = ucSpi1Read(RegOcp);
 8001272:	200b      	movs	r0, #11
 8001274:	f7ff f934 	bl	80004e0 <ucSpi1Read>
 8001278:	4603      	mov	r3, r0
 800127a:	71fb      	strb	r3, [r7, #7]
    printf("RegOcp = 0x%XH\r\n", ucData);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	4619      	mov	r1, r3
 8001280:	4895      	ldr	r0, [pc, #596]	; (80014d8 <vLoraInit+0x3a4>)
 8001282:	f004 fba7 	bl	80059d4 <iprintf>

    vOcpTrimInit(OCP_TRIM);         /* Trimming of OCP current: Imax = 240mA */
 8001286:	201b      	movs	r0, #27
 8001288:	f7ff fb21 	bl	80008ce <vOcpTrimInit>
    ucData = ucSpi1Read(RegOcp);
 800128c:	200b      	movs	r0, #11
 800128e:	f7ff f927 	bl	80004e0 <ucSpi1Read>
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
    printf("RegOcp = 0x%XH\r\n", ucData);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4619      	mov	r1, r3
 800129a:	488f      	ldr	r0, [pc, #572]	; (80014d8 <vLoraInit+0x3a4>)
 800129c:	f004 fb9a 	bl	80059d4 <iprintf>

    vLnaGainInit(G1);               /* LNA gain setting: G1 = maximum gain */
 80012a0:	2001      	movs	r0, #1
 80012a2:	f7ff fb34 	bl	800090e <vLnaGainInit>
    ucData = ucSpi1Read(RegLna);
 80012a6:	200c      	movs	r0, #12
 80012a8:	f7ff f91a 	bl	80004e0 <ucSpi1Read>
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
    printf("RegLna = 0x%XH\r\n", ucData);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4889      	ldr	r0, [pc, #548]	; (80014dc <vLoraInit+0x3a8>)
 80012b6:	f004 fb8d 	bl	80059d4 <iprintf>

    vLnaBoostLfInit(LNA_BOOST_LF);  /* Low Frequency (RFI_LF) LNA current 
 80012ba:	2000      	movs	r0, #0
 80012bc:	f7ff fb4e 	bl	800095c <vLnaBoostLfInit>
                                       adjustment Default LNA current */
    ucData = ucSpi1Read(RegLna);
 80012c0:	200c      	movs	r0, #12
 80012c2:	f7ff f90d 	bl	80004e0 <ucSpi1Read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
    printf("RegLna = 0x%XH\r\n", ucData);
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	4619      	mov	r1, r3
 80012ce:	4883      	ldr	r0, [pc, #524]	; (80014dc <vLoraInit+0x3a8>)
 80012d0:	f004 fb80 	bl	80059d4 <iprintf>

    vLnaBoostHfInit(LNA_BOOST_HF);  /* High Frequency (RFI_HF) LNA current 
 80012d4:	2003      	movs	r0, #3
 80012d6:	f7ff fb65 	bl	80009a4 <vLnaBoostHfInit>
                                       adjustment Boost on, 150% LNA current */
    ucData = ucSpi1Read(RegLna);
 80012da:	200c      	movs	r0, #12
 80012dc:	f7ff f900 	bl	80004e0 <ucSpi1Read>
 80012e0:	4603      	mov	r3, r0
 80012e2:	71fb      	strb	r3, [r7, #7]
    printf("RegLna = 0x%XH\r\n", ucData);
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	4619      	mov	r1, r3
 80012e8:	487c      	ldr	r0, [pc, #496]	; (80014dc <vLoraInit+0x3a8>)
 80012ea:	f004 fb73 	bl	80059d4 <iprintf>

    vFifoTxBaseAddrInit(FIFO_TX_BASE_ADDR); /* Write base address in FIFO data 
 80012ee:	2080      	movs	r0, #128	; 0x80
 80012f0:	f7ff fb7b 	bl	80009ea <vFifoTxBaseAddrInit>
                                               buffer for TX modulator */
    ucData = ucSpi1Read(RegFifoTxBaseAddr);
 80012f4:	200e      	movs	r0, #14
 80012f6:	f7ff f8f3 	bl	80004e0 <ucSpi1Read>
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
    printf("RegFifoTxBaseAddr = 0x%XH\r\n", ucData);
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	4619      	mov	r1, r3
 8001302:	4877      	ldr	r0, [pc, #476]	; (80014e0 <vLoraInit+0x3ac>)
 8001304:	f004 fb66 	bl	80059d4 <iprintf>

    vFifoRxBaseAddrInit(FIFO_RX_BASE_ADDR); /* Read base address in FIFO data 
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff fb7c 	bl	8000a06 <vFifoRxBaseAddrInit>
                                               buffer for RX demodulator */
    ucData = ucSpi1Read(RegFifoRxBaseAddr);
 800130e:	200f      	movs	r0, #15
 8001310:	f7ff f8e6 	bl	80004e0 <ucSpi1Read>
 8001314:	4603      	mov	r3, r0
 8001316:	71fb      	strb	r3, [r7, #7]
    printf("RegFifoRxBaseAddr = 0x%XH\r\n", ucData);
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4619      	mov	r1, r3
 800131c:	4871      	ldr	r0, [pc, #452]	; (80014e4 <vLoraInit+0x3b0>)
 800131e:	f004 fb59 	bl	80059d4 <iprintf>

    vIrqFlagsMaskInit(IRQ_FLAGS_MASK);  /* Disable all interrupts mask */
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff fb7d 	bl	8000a22 <vIrqFlagsMaskInit>
    ucData = ucSpi1Read(RegIrqFlagsMask);
 8001328:	2011      	movs	r0, #17
 800132a:	f7ff f8d9 	bl	80004e0 <ucSpi1Read>
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
    printf("RegIrqFlagsMask = 0x%XH\r\n", ucData);
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	4619      	mov	r1, r3
 8001336:	486c      	ldr	r0, [pc, #432]	; (80014e8 <vLoraInit+0x3b4>)
 8001338:	f004 fb4c 	bl	80059d4 <iprintf>

    vBandWidthInit(BANDWIDTH_125K);     /* Signal bandwidth: 250kHz */
 800133c:	2007      	movs	r0, #7
 800133e:	f7ff fb89 	bl	8000a54 <vBandWidthInit>
    ucData = ucSpi1Read(RegModemConfig1);
 8001342:	201d      	movs	r0, #29
 8001344:	f7ff f8cc 	bl	80004e0 <ucSpi1Read>
 8001348:	4603      	mov	r3, r0
 800134a:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig1 = 0x%XH\r\n", ucData);
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	4619      	mov	r1, r3
 8001350:	4866      	ldr	r0, [pc, #408]	; (80014ec <vLoraInit+0x3b8>)
 8001352:	f004 fb3f 	bl	80059d4 <iprintf>

    vCodingRateInit(CODING_RATE_4_5);   /* Error coding rate 4/5 */
 8001356:	2001      	movs	r0, #1
 8001358:	f7ff fba0 	bl	8000a9c <vCodingRateInit>
    ucData = ucSpi1Read(RegModemConfig1);
 800135c:	201d      	movs	r0, #29
 800135e:	f7ff f8bf 	bl	80004e0 <ucSpi1Read>
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig1 = 0x%XH\r\n", ucData);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4619      	mov	r1, r3
 800136a:	4860      	ldr	r0, [pc, #384]	; (80014ec <vLoraInit+0x3b8>)
 800136c:	f004 fb32 	bl	80059d4 <iprintf>

    vImplicitHeaderModeOnInit(IMPLICIT_HEADER); /* Init Implicit Header mode */
 8001370:	2001      	movs	r0, #1
 8001372:	f7ff fbba 	bl	8000aea <vImplicitHeaderModeOnInit>
    ucData = ucSpi1Read(RegModemConfig1);
 8001376:	201d      	movs	r0, #29
 8001378:	f7ff f8b2 	bl	80004e0 <ucSpi1Read>
 800137c:	4603      	mov	r3, r0
 800137e:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig1 = 0x%XH\r\n", ucData);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	4619      	mov	r1, r3
 8001384:	4859      	ldr	r0, [pc, #356]	; (80014ec <vLoraInit+0x3b8>)
 8001386:	f004 fb25 	bl	80059d4 <iprintf>

    vSpreadingFactorInit(SPREADING_FACTOR_64); /* SF rate 64 chips / symbol */
 800138a:	2006      	movs	r0, #6
 800138c:	f7ff fbd0 	bl	8000b30 <vSpreadingFactorInit>
    ucData = ucSpi1Read(RegModemConfig2);
 8001390:	201e      	movs	r0, #30
 8001392:	f7ff f8a5 	bl	80004e0 <ucSpi1Read>
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig2 = 0x%XH\r\n", ucData);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	4619      	mov	r1, r3
 800139e:	4854      	ldr	r0, [pc, #336]	; (80014f0 <vLoraInit+0x3bc>)
 80013a0:	f004 fb18 	bl	80059d4 <iprintf>

    vTxContinuousModeInit(TX_NORMAL_MODE);  /* Normal mode, a single packet is sent */
 80013a4:	2000      	movs	r0, #0
 80013a6:	f7ff fbea 	bl	8000b7e <vTxContinuousModeInit>
    ucData = ucSpi1Read(RegModemConfig2);
 80013aa:	201e      	movs	r0, #30
 80013ac:	f7ff f898 	bl	80004e0 <ucSpi1Read>
 80013b0:	4603      	mov	r3, r0
 80013b2:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig2 = 0x%XH\r\n", ucData);
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	4619      	mov	r1, r3
 80013b8:	484d      	ldr	r0, [pc, #308]	; (80014f0 <vLoraInit+0x3bc>)
 80013ba:	f004 fb0b 	bl	80059d4 <iprintf>

    vRxPayloadCrcOnInit(CRC_ENABLE);        /* Enable CRC generation and check on payload */
 80013be:	2001      	movs	r0, #1
 80013c0:	f7ff fc04 	bl	8000bcc <vRxPayloadCrcOnInit>
    ucData = ucSpi1Read(RegModemConfig2);
 80013c4:	201e      	movs	r0, #30
 80013c6:	f7ff f88b 	bl	80004e0 <ucSpi1Read>
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig2 = 0x%XH\r\n", ucData);
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	4619      	mov	r1, r3
 80013d2:	4847      	ldr	r0, [pc, #284]	; (80014f0 <vLoraInit+0x3bc>)
 80013d4:	f004 fafe 	bl	80059d4 <iprintf>

    vSymbTimeoutInit(RX_TIMEOUT);           /* RX operation time-out */
 80013d8:	2064      	movs	r0, #100	; 0x64
 80013da:	f7ff fc1e 	bl	8000c1a <vSymbTimeoutInit>
    ucData = ucSpi1Read(RegModemConfig2);
 80013de:	201e      	movs	r0, #30
 80013e0:	f7ff f87e 	bl	80004e0 <ucSpi1Read>
 80013e4:	4603      	mov	r3, r0
 80013e6:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig2 = 0x%XH\r\n", ucData);
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	4619      	mov	r1, r3
 80013ec:	4840      	ldr	r0, [pc, #256]	; (80014f0 <vLoraInit+0x3bc>)
 80013ee:	f004 faf1 	bl	80059d4 <iprintf>
    ucData = ucSpi1Read(RegSymbTimeoutLsb);
 80013f2:	201f      	movs	r0, #31
 80013f4:	f7ff f874 	bl	80004e0 <ucSpi1Read>
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
    printf("RegSymbTimeoutLsb = 0x%XH\r\n", ucData);
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	4619      	mov	r1, r3
 8001400:	483c      	ldr	r0, [pc, #240]	; (80014f4 <vLoraInit+0x3c0>)
 8001402:	f004 fae7 	bl	80059d4 <iprintf>

    vPreambleLengthInit(PREAMBLE_LENGTH);   /* Preamble length  = PreambleLength + 4.25 Symbols */
 8001406:	2008      	movs	r0, #8
 8001408:	f7ff fc30 	bl	8000c6c <vPreambleLengthInit>
    ucData = ucSpi1Read(RegPreambleMsb);
 800140c:	2020      	movs	r0, #32
 800140e:	f7ff f867 	bl	80004e0 <ucSpi1Read>
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
    printf("RegPreambleMsb = 0x%XH\r\n", ucData);
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4619      	mov	r1, r3
 800141a:	4837      	ldr	r0, [pc, #220]	; (80014f8 <vLoraInit+0x3c4>)
 800141c:	f004 fada 	bl	80059d4 <iprintf>
    ucData = ucSpi1Read(RegPreambleLsb);
 8001420:	2021      	movs	r0, #33	; 0x21
 8001422:	f7ff f85d 	bl	80004e0 <ucSpi1Read>
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
    printf("RegPreambleLsb = 0x%XH\r\n", ucData);
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4619      	mov	r1, r3
 800142e:	4833      	ldr	r0, [pc, #204]	; (80014fc <vLoraInit+0x3c8>)
 8001430:	f004 fad0 	bl	80059d4 <iprintf>

    vPayloadLengthInit(PAYLOAD_LENGHT);     /* Init Payload length */
 8001434:	2003      	movs	r0, #3
 8001436:	f7ff fc30 	bl	8000c9a <vPayloadLengthInit>
    ucData = ucSpi1Read(RegPayloadLength);
 800143a:	2022      	movs	r0, #34	; 0x22
 800143c:	f7ff f850 	bl	80004e0 <ucSpi1Read>
 8001440:	4603      	mov	r3, r0
 8001442:	71fb      	strb	r3, [r7, #7]
    printf("RegPayloadLength = 0x%XH\r\n", ucData);
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4619      	mov	r1, r3
 8001448:	482d      	ldr	r0, [pc, #180]	; (8001500 <vLoraInit+0x3cc>)
 800144a:	f004 fac3 	bl	80059d4 <iprintf>

    vPayloadMaxLengthInit(PAYLOAD_MAX_LENGTH);  /* Maximum payload length */
 800144e:	20ff      	movs	r0, #255	; 0xff
 8001450:	f7ff fc31 	bl	8000cb6 <vPayloadMaxLengthInit>
    ucData = ucSpi1Read(RegMaxPayloadLength);
 8001454:	2023      	movs	r0, #35	; 0x23
 8001456:	f7ff f843 	bl	80004e0 <ucSpi1Read>
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
    printf("RegMaxPayloadLength = 0x%XH\r\n", ucData); 
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	4619      	mov	r1, r3
 8001462:	4828      	ldr	r0, [pc, #160]	; (8001504 <vLoraInit+0x3d0>)
 8001464:	f004 fab6 	bl	80059d4 <iprintf>
    
    vFreqHoppingPeriodInit(FREQ_HOPPING_PERIOD);    /* Symbol periods between frequency hops */
 8001468:	2000      	movs	r0, #0
 800146a:	f7ff fc32 	bl	8000cd2 <vFreqHoppingPeriodInit>
    ucData = ucSpi1Read(RegHopPeriod);  
 800146e:	2024      	movs	r0, #36	; 0x24
 8001470:	f7ff f836 	bl	80004e0 <ucSpi1Read>
 8001474:	4603      	mov	r3, r0
 8001476:	71fb      	strb	r3, [r7, #7]
    printf("RegHopPeriod = 0x%XH\r\n", ucData);
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	4619      	mov	r1, r3
 800147c:	4822      	ldr	r0, [pc, #136]	; (8001508 <vLoraInit+0x3d4>)
 800147e:	f004 faa9 	bl	80059d4 <iprintf>
    
    vLowDataRateOptimizeInit(LOW_DATA_RATE_OPTIMIZE); /*  Enabled; mandated for when the 
 8001482:	2001      	movs	r0, #1
 8001484:	f7ff fc33 	bl	8000cee <vLowDataRateOptimizeInit>
                                                    symbol length exceeds16ms */
    ucData = ucSpi1Read(RegModemConfig3);
 8001488:	2026      	movs	r0, #38	; 0x26
 800148a:	f7ff f829 	bl	80004e0 <ucSpi1Read>
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig3 = 0x%XH\r\n", ucData);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4619      	mov	r1, r3
 8001496:	481d      	ldr	r0, [pc, #116]	; (800150c <vLoraInit+0x3d8>)
 8001498:	f004 fa9c 	bl	80059d4 <iprintf>

    vAgcAutoOnInit(AGC_AUTO) ;   /* 0 -> LNA gain set by register LnaGain
 800149c:	2000      	movs	r0, #0
 800149e:	f7ff fc4d 	bl	8000d3c <vAgcAutoOnInit>
                                    1 -> LNA gain set by the internal AGC loop*/
    ucData = ucSpi1Read(RegModemConfig3);
 80014a2:	2026      	movs	r0, #38	; 0x26
 80014a4:	f7ff f81c 	bl	80004e0 <ucSpi1Read>
 80014a8:	4603      	mov	r3, r0
 80014aa:	71fb      	strb	r3, [r7, #7]
    printf("RegModemConfig3 = 0x%XH\r\n", ucData);
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	4619      	mov	r1, r3
 80014b0:	4816      	ldr	r0, [pc, #88]	; (800150c <vLoraInit+0x3d8>)
 80014b2:	f004 fa8f 	bl	80059d4 <iprintf>

    vDetectionOptimizeInit(LORA_DETECTION_OPTIMIZE);   /* LoRa Detection Optimize 0x03 -> 
 80014b6:	2005      	movs	r0, #5
 80014b8:	f7ff fc67 	bl	8000d8a <vDetectionOptimizeInit>
                                                       SF7 to SF12; 0x05 -> SF6 */
    ucData = ucSpi1Read(RegDetectOptimize);
 80014bc:	2031      	movs	r0, #49	; 0x31
 80014be:	e027      	b.n	8001510 <vLoraInit+0x3dc>
 80014c0:	08006c34 	.word	0x08006c34
 80014c4:	08006c48 	.word	0x08006c48
 80014c8:	08006c5c 	.word	0x08006c5c
 80014cc:	08006c70 	.word	0x08006c70
 80014d0:	08006c84 	.word	0x08006c84
 80014d4:	08006c9c 	.word	0x08006c9c
 80014d8:	08006cb0 	.word	0x08006cb0
 80014dc:	08006cc4 	.word	0x08006cc4
 80014e0:	08006cd8 	.word	0x08006cd8
 80014e4:	08006cf4 	.word	0x08006cf4
 80014e8:	08006d10 	.word	0x08006d10
 80014ec:	08006d2c 	.word	0x08006d2c
 80014f0:	08006d48 	.word	0x08006d48
 80014f4:	08006d64 	.word	0x08006d64
 80014f8:	08006d80 	.word	0x08006d80
 80014fc:	08006d9c 	.word	0x08006d9c
 8001500:	08006db8 	.word	0x08006db8
 8001504:	08006dd4 	.word	0x08006dd4
 8001508:	08006df4 	.word	0x08006df4
 800150c:	08006e0c 	.word	0x08006e0c
 8001510:	f7fe ffe6 	bl	80004e0 <ucSpi1Read>
 8001514:	4603      	mov	r3, r0
 8001516:	71fb      	strb	r3, [r7, #7]
    printf("RegDetectOptimize = 0x%XH\r\n", ucData);
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	4619      	mov	r1, r3
 800151c:	4866      	ldr	r0, [pc, #408]	; (80016b8 <vLoraInit+0x584>)
 800151e:	f004 fa59 	bl	80059d4 <iprintf>

    vInvertIQInit(INVERT_IQ);   /* Invert the LoRa I and Q signals */
 8001522:	2000      	movs	r0, #0
 8001524:	f7ff fc54 	bl	8000dd0 <vInvertIQInit>
    ucData = ucSpi1Read(RegInvertIQ);
 8001528:	2033      	movs	r0, #51	; 0x33
 800152a:	f7fe ffd9 	bl	80004e0 <ucSpi1Read>
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
    printf("RegInvertIQ = 0x%XH\r\n", ucData);
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	4619      	mov	r1, r3
 8001536:	4861      	ldr	r0, [pc, #388]	; (80016bc <vLoraInit+0x588>)
 8001538:	f004 fa4c 	bl	80059d4 <iprintf>

    vDetectionThresholdInit(LORA_DETECTION_THRESHOLD); /* LoRa detection threshold 0x0A 
 800153c:	200c      	movs	r0, #12
 800153e:	f7ff fc6e 	bl	8000e1e <vDetectionThresholdInit>
                                                            -> SF7 to SF12; 0x0C -> SF6 */
    ucData = ucSpi1Read(RegDetectionThreshold);
 8001542:	2037      	movs	r0, #55	; 0x37
 8001544:	f7fe ffcc 	bl	80004e0 <ucSpi1Read>
 8001548:	4603      	mov	r3, r0
 800154a:	71fb      	strb	r3, [r7, #7]
    printf("RegDetectionThreshold = 0x%XH\r\n", ucData);
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	4619      	mov	r1, r3
 8001550:	485b      	ldr	r0, [pc, #364]	; (80016c0 <vLoraInit+0x58c>)
 8001552:	f004 fa3f 	bl	80059d4 <iprintf>

    vSyncWordInit(LORA_SYNC_WORD);          /* Init Sync Word */
 8001556:	2020      	movs	r0, #32
 8001558:	f7ff fc75 	bl	8000e46 <vSyncWordInit>
    ucData = ucSpi1Read(RegSyncWord);
 800155c:	2039      	movs	r0, #57	; 0x39
 800155e:	f7fe ffbf 	bl	80004e0 <ucSpi1Read>
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
    printf("RegSyncWord = 0x%XH\r\n", ucData);
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	4619      	mov	r1, r3
 800156a:	4856      	ldr	r0, [pc, #344]	; (80016c4 <vLoraInit+0x590>)
 800156c:	f004 fa32 	bl	80059d4 <iprintf>

    vAgcReferenceLevelInit(AGC_REFERENCE);  /* Sets the floor reference for all AGC thresholds */
 8001570:	2019      	movs	r0, #25
 8001572:	f7ff fcf3 	bl	8000f5c <vAgcReferenceLevelInit>
    ucData = ucSpi1Read(RegAgcRef);
 8001576:	2061      	movs	r0, #97	; 0x61
 8001578:	f7fe ffb2 	bl	80004e0 <ucSpi1Read>
 800157c:	4603      	mov	r3, r0
 800157e:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcRef = 0x%XH\r\n", ucData);
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	4619      	mov	r1, r3
 8001584:	4850      	ldr	r0, [pc, #320]	; (80016c8 <vLoraInit+0x594>)
 8001586:	f004 fa25 	bl	80059d4 <iprintf>

    vAgcStep1Init(AGC_STEP1);   /* Defines the 1st AGC Threshold */
 800158a:	200c      	movs	r0, #12
 800158c:	f7ff fd06 	bl	8000f9c <vAgcStep1Init>
    ucData = ucSpi1Read(RegAgcThresh1);
 8001590:	2062      	movs	r0, #98	; 0x62
 8001592:	f7fe ffa5 	bl	80004e0 <ucSpi1Read>
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcThresh1 = 0x%XH\r\n", ucData);
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	4619      	mov	r1, r3
 800159e:	484b      	ldr	r0, [pc, #300]	; (80016cc <vLoraInit+0x598>)
 80015a0:	f004 fa18 	bl	80059d4 <iprintf>

    vAgcStep2Init(AGC_STEP2);   /* Defines the 2nd AGC Threshold */
 80015a4:	2004      	movs	r0, #4
 80015a6:	f7ff fd19 	bl	8000fdc <vAgcStep2Init>
    ucData = ucSpi1Read(RegAgcThresh2);
 80015aa:	2063      	movs	r0, #99	; 0x63
 80015ac:	f7fe ff98 	bl	80004e0 <ucSpi1Read>
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcThresh2 = 0x%XH\r\n", ucData);
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4845      	ldr	r0, [pc, #276]	; (80016d0 <vLoraInit+0x59c>)
 80015ba:	f004 fa0b 	bl	80059d4 <iprintf>

    vAgcStep3Init(AGC_STEP3);   /* Defines the 3rd AGC Threshold */
 80015be:	200b      	movs	r0, #11
 80015c0:	f7ff fd30 	bl	8001024 <vAgcStep3Init>
    ucData = ucSpi1Read(RegAgcThresh2);
 80015c4:	2063      	movs	r0, #99	; 0x63
 80015c6:	f7fe ff8b 	bl	80004e0 <ucSpi1Read>
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcThresh2 = 0x%XH\r\n", ucData);
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4619      	mov	r1, r3
 80015d2:	483f      	ldr	r0, [pc, #252]	; (80016d0 <vLoraInit+0x59c>)
 80015d4:	f004 f9fe 	bl	80059d4 <iprintf>

    vAgcStep4Init(AGC_STEP4);   /* Defines the 4th AGC Threshold */
 80015d8:	200c      	movs	r0, #12
 80015da:	f7ff fd43 	bl	8001064 <vAgcStep4Init>
    ucData = ucSpi1Read(RegAgcThresh3);
 80015de:	2064      	movs	r0, #100	; 0x64
 80015e0:	f7fe ff7e 	bl	80004e0 <ucSpi1Read>
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcThresh3 = 0x%XH\r\n", ucData);
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	4619      	mov	r1, r3
 80015ec:	4839      	ldr	r0, [pc, #228]	; (80016d4 <vLoraInit+0x5a0>)
 80015ee:	f004 f9f1 	bl	80059d4 <iprintf>

    vAgcStep5Init(AGC_STEP5);   /* Defines the 5th AGC Threshold */
 80015f2:	200c      	movs	r0, #12
 80015f4:	f7ff fd5a 	bl	80010ac <vAgcStep5Init>
    ucData = ucSpi1Read(RegAgcThresh3);
 80015f8:	2064      	movs	r0, #100	; 0x64
 80015fa:	f7fe ff71 	bl	80004e0 <ucSpi1Read>
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
    printf("RegAgcThresh3 = 0x%XH\r\n", ucData);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4619      	mov	r1, r3
 8001606:	4833      	ldr	r0, [pc, #204]	; (80016d4 <vLoraInit+0x5a0>)
 8001608:	f004 f9e4 	bl	80059d4 <iprintf>

    vPllBandwidth(PLL_BANDWIDTH);   /* Controls the PLL bandwidth */
 800160c:	2003      	movs	r0, #3
 800160e:	f7ff fd6d 	bl	80010ec <vPllBandwidth>
    ucData = ucSpi1Read(RegPll);
 8001612:	2070      	movs	r0, #112	; 0x70
 8001614:	f7fe ff64 	bl	80004e0 <ucSpi1Read>
 8001618:	4603      	mov	r3, r0
 800161a:	71fb      	strb	r3, [r7, #7]
    printf("RegPll = 0x%XH\r\n", ucData);
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	4619      	mov	r1, r3
 8001620:	482d      	ldr	r0, [pc, #180]	; (80016d8 <vLoraInit+0x5a4>)
 8001622:	f004 f9d7 	bl	80059d4 <iprintf>

    vDio0MappingInit(CAD_DONE);
 8001626:	2002      	movs	r0, #2
 8001628:	f7ff fc1b 	bl	8000e62 <vDio0MappingInit>
    ucData = ucSpi1Read(RegDioMapping1);
 800162c:	2040      	movs	r0, #64	; 0x40
 800162e:	f7fe ff57 	bl	80004e0 <ucSpi1Read>
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
    printf("RegDioMapping1 = 0x%XH\r\n", ucData);
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	4619      	mov	r1, r3
 800163a:	4828      	ldr	r0, [pc, #160]	; (80016dc <vLoraInit+0x5a8>)
 800163c:	f004 f9ca 	bl	80059d4 <iprintf>
    // vMapPreambleDetect(PREAMBBLE_DETECT_INTERRUPT);
    // ucData = ucSpi1Read(RegTcxo);
    // printf("RegTcxo = 0x%XH\r\n", ucData);

    vTcxoInputOnInit(TCXO_INPUT);   /* Controls the crystal oscillator */
 8001640:	2000      	movs	r0, #0
 8001642:	f7ff fc41 	bl	8000ec8 <vTcxoInputOnInit>
    ucData = ucSpi1Read(RegTcxo);
 8001646:	204b      	movs	r0, #75	; 0x4b
 8001648:	f7fe ff4a 	bl	80004e0 <ucSpi1Read>
 800164c:	4603      	mov	r3, r0
 800164e:	71fb      	strb	r3, [r7, #7]
    printf("RegTcxo = 0x%XH\r\n", ucData);
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	4619      	mov	r1, r3
 8001654:	4822      	ldr	r0, [pc, #136]	; (80016e0 <vLoraInit+0x5ac>)
 8001656:	f004 f9bd 	bl	80059d4 <iprintf>

    vPaDacInit(PA_DAC); /* Enables the +20dBm option on PA_BOOST pin */
 800165a:	2007      	movs	r0, #7
 800165c:	f7ff fc5b 	bl	8000f16 <vPaDacInit>
    ucData = ucSpi1Read(RegPaDac);
 8001660:	204d      	movs	r0, #77	; 0x4d
 8001662:	f7fe ff3d 	bl	80004e0 <ucSpi1Read>
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
    printf("RegPaDac = 0x%XH\r\n", ucData);
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	4619      	mov	r1, r3
 800166e:	481d      	ldr	r0, [pc, #116]	; (80016e4 <vLoraInit+0x5b0>)
 8001670:	f004 f9b0 	bl	80059d4 <iprintf>
    
    ucData = ucSpi1Read(RegLna);
 8001674:	200c      	movs	r0, #12
 8001676:	f7fe ff33 	bl	80004e0 <ucSpi1Read>
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
    printf("RegLna = 0x%XH\r\n", ucData);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	4619      	mov	r1, r3
 8001682:	4819      	ldr	r0, [pc, #100]	; (80016e8 <vLoraInit+0x5b4>)
 8001684:	f004 f9a6 	bl	80059d4 <iprintf>

    ucData = ucVersionRead();
 8001688:	f7ff fc0f 	bl	8000eaa <ucVersionRead>
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
    printf("RegVersion = 0x%XH\r\n", ucData);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	4619      	mov	r1, r3
 8001694:	4815      	ldr	r0, [pc, #84]	; (80016ec <vLoraInit+0x5b8>)
 8001696:	f004 f99d 	bl	80059d4 <iprintf>

    ucData = ucSpi1Read(RegOpMode);
 800169a:	2001      	movs	r0, #1
 800169c:	f7fe ff20 	bl	80004e0 <ucSpi1Read>
 80016a0:	4603      	mov	r3, r0
 80016a2:	71fb      	strb	r3, [r7, #7]
    printf("RegOpMode = 0x%XH\r\n", ucData);
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	4619      	mov	r1, r3
 80016a8:	4811      	ldr	r0, [pc, #68]	; (80016f0 <vLoraInit+0x5bc>)
 80016aa:	f004 f993 	bl	80059d4 <iprintf>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	08006e28 	.word	0x08006e28
 80016bc:	08006e44 	.word	0x08006e44
 80016c0:	08006e5c 	.word	0x08006e5c
 80016c4:	08006e7c 	.word	0x08006e7c
 80016c8:	08006e94 	.word	0x08006e94
 80016cc:	08006ea8 	.word	0x08006ea8
 80016d0:	08006ec0 	.word	0x08006ec0
 80016d4:	08006ed8 	.word	0x08006ed8
 80016d8:	08006ef0 	.word	0x08006ef0
 80016dc:	08006f04 	.word	0x08006f04
 80016e0:	08006f20 	.word	0x08006f20
 80016e4:	08006f34 	.word	0x08006f34
 80016e8:	08006cc4 	.word	0x08006cc4
 80016ec:	08006f48 	.word	0x08006f48
 80016f0:	08006c34 	.word	0x08006c34

080016f4 <vLoraTransmit>:
  * @param pcTxBuffer: Data Address Transmit
  * @param ucTxMode: Transmit Mode: Tx Single or Rx Coninuous
  * @retval None
  */
void vLoraTransmit(uint8_t* pcTxBuffer, uint8_t ucTxMode)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
    uint8_t ucData = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	73bb      	strb	r3, [r7, #14]
    uint8_t i = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
    uint8_t ucIrqStatus = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	737b      	strb	r3, [r7, #13]

    printf("****************** Start Transmit ********************\r\n\r\n");
 800170c:	48b7      	ldr	r0, [pc, #732]	; (80019ec <vLoraTransmit+0x2f8>)
 800170e:	f004 f9e7 	bl	8005ae0 <puts>

    vModeInit(STDBY_MODE);          /* Init Module Lora into Standby Mode */
 8001712:	2001      	movs	r0, #1
 8001714:	f7fe ffed 	bl	80006f2 <vModeInit>
    ucData = ucSpi1Read(RegOpMode);
 8001718:	2001      	movs	r0, #1
 800171a:	f7fe fee1 	bl	80004e0 <ucSpi1Read>
 800171e:	4603      	mov	r3, r0
 8001720:	73bb      	strb	r3, [r7, #14]
    printf("Init Standby Mode: RegOpMode = 0x%XH\r\n", ucData);
 8001722:	7bbb      	ldrb	r3, [r7, #14]
 8001724:	4619      	mov	r1, r3
 8001726:	48b2      	ldr	r0, [pc, #712]	; (80019f0 <vLoraTransmit+0x2fc>)
 8001728:	f004 f954 	bl	80059d4 <iprintf>

    vSpi1Write(RegFifoAddrPtr , FIFO_TX_BASE_ADDR); /* Set FifoPtrAddr to FifoTxPtrBase */
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	200d      	movs	r0, #13
 8001730:	f7fe fe6e 	bl	8000410 <vSpi1Write>
    ucData = ucSpi1Read(RegFifoAddrPtr);
 8001734:	200d      	movs	r0, #13
 8001736:	f7fe fed3 	bl	80004e0 <ucSpi1Read>
 800173a:	4603      	mov	r3, r0
 800173c:	73bb      	strb	r3, [r7, #14]
    printf("Set Write Base Address to FifoAddrPtr: RegFifoAddrPtr = 0x%XH\r\n", ucData);
 800173e:	7bbb      	ldrb	r3, [r7, #14]
 8001740:	4619      	mov	r1, r3
 8001742:	48ac      	ldr	r0, [pc, #688]	; (80019f4 <vLoraTransmit+0x300>)
 8001744:	f004 f946 	bl	80059d4 <iprintf>
    if(ucTxMode == TX_CONTINOUS)    /* If Tx Coninuous Mode */
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	2b01      	cmp	r3, #1
 800174c:	f040 809c 	bne.w	8001888 <vLoraTransmit+0x194>
    {
        while (1)
        {
            for(i = 0u; i < PAYLOAD_LENGHT; i++)
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]
 8001754:	e00f      	b.n	8001776 <vLoraTransmit+0x82>
            {
                ucData = *(pcTxBuffer + i);
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	4413      	add	r3, r2
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	73bb      	strb	r3, [r7, #14]
                vSpi1Write(RegFifo, *(pcTxBuffer + i));
 8001760:	7bfb      	ldrb	r3, [r7, #15]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	2000      	movs	r0, #0
 800176c:	f7fe fe50 	bl	8000410 <vSpi1Write>
            for(i = 0u; i < PAYLOAD_LENGHT; i++)
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	3301      	adds	r3, #1
 8001774:	73fb      	strb	r3, [r7, #15]
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	2b02      	cmp	r3, #2
 800177a:	d9ec      	bls.n	8001756 <vLoraTransmit+0x62>
            }
            ucData = ucSpi1Read(RegIrqFlags);
 800177c:	2012      	movs	r0, #18
 800177e:	f7fe feaf 	bl	80004e0 <ucSpi1Read>
 8001782:	4603      	mov	r3, r0
 8001784:	73bb      	strb	r3, [r7, #14]
            printf("Check TxDone Flag Before Start Transmit: RegIrqFlags = 0x%XH\r\n", ucData);
 8001786:	7bbb      	ldrb	r3, [r7, #14]
 8001788:	4619      	mov	r1, r3
 800178a:	489b      	ldr	r0, [pc, #620]	; (80019f8 <vLoraTransmit+0x304>)
 800178c:	f004 f922 	bl	80059d4 <iprintf>

            vModeInit(TX_MODE); /* Init Module Lora into TX Mode */
 8001790:	2003      	movs	r0, #3
 8001792:	f7fe ffae 	bl	80006f2 <vModeInit>
            ucData = ucSpi1Read(RegOpMode);
 8001796:	2001      	movs	r0, #1
 8001798:	f7fe fea2 	bl	80004e0 <ucSpi1Read>
 800179c:	4603      	mov	r3, r0
 800179e:	73bb      	strb	r3, [r7, #14]
            printf("Init Tx Mode: RegOpMode = 0x%XH\r\n", ucData);
 80017a0:	7bbb      	ldrb	r3, [r7, #14]
 80017a2:	4619      	mov	r1, r3
 80017a4:	4895      	ldr	r0, [pc, #596]	; (80019fc <vLoraTransmit+0x308>)
 80017a6:	f004 f915 	bl	80059d4 <iprintf>

            ucIrqStatus = ucSpi1Read(RegIrqFlags);
 80017aa:	2012      	movs	r0, #18
 80017ac:	f7fe fe98 	bl	80004e0 <ucSpi1Read>
 80017b0:	4603      	mov	r3, r0
 80017b2:	737b      	strb	r3, [r7, #13]
            printf("Check TxDone Flag: RegIrqFlags = 0x%XH\r\n", ucIrqStatus);
 80017b4:	7b7b      	ldrb	r3, [r7, #13]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4891      	ldr	r0, [pc, #580]	; (8001a00 <vLoraTransmit+0x30c>)
 80017ba:	f004 f90b 	bl	80059d4 <iprintf>

            while((ucIrqStatus & 0x08u) == 0u);  /* Wait for TxDone set */
 80017be:	bf00      	nop
 80017c0:	7b7b      	ldrb	r3, [r7, #13]
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0fa      	beq.n	80017c0 <vLoraTransmit+0xcc>

            ucData = ucSpi1Read(RegOpMode);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f7fe fe88 	bl	80004e0 <ucSpi1Read>
 80017d0:	4603      	mov	r3, r0
 80017d2:	73bb      	strb	r3, [r7, #14]
            printf("Check Automatic Mode change STANDBY: RegOpMode = 0x%XH\r\n", ucData);
 80017d4:	7bbb      	ldrb	r3, [r7, #14]
 80017d6:	4619      	mov	r1, r3
 80017d8:	488a      	ldr	r0, [pc, #552]	; (8001a04 <vLoraTransmit+0x310>)
 80017da:	f004 f8fb 	bl	80059d4 <iprintf>

            if((ucData & 0x01u) != 0u)  /* If Automatic Mode change STANDBY */
 80017de:	7bbb      	ldrb	r3, [r7, #14]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <vLoraTransmit+0xfc>
            {
                printf("Automatic Mode change STANDBY from TX Continuous Mode\r\n");
 80017e8:	4887      	ldr	r0, [pc, #540]	; (8001a08 <vLoraTransmit+0x314>)
 80017ea:	f004 f979 	bl	8005ae0 <puts>
 80017ee:	e002      	b.n	80017f6 <vLoraTransmit+0x102>
            }
            else /* Automatic Mode change STANDBY */
            {
                printf("Automatic Mode change STANDBY fail from TX Continuous Mode\r\n");
 80017f0:	4886      	ldr	r0, [pc, #536]	; (8001a0c <vLoraTransmit+0x318>)
 80017f2:	f004 f975 	bl	8005ae0 <puts>
            }

            /* Begin Read Data Transmit in FIFO */
            vSpi1Write(RegFifoAddrPtr , FIFO_TX_BASE_ADDR); /* Set FifoPtrAddr to FifoTxPtrBase */
 80017f6:	2180      	movs	r1, #128	; 0x80
 80017f8:	200d      	movs	r0, #13
 80017fa:	f7fe fe09 	bl	8000410 <vSpi1Write>
            ucData = ucSpi1Read(RegFifoAddrPtr);
 80017fe:	200d      	movs	r0, #13
 8001800:	f7fe fe6e 	bl	80004e0 <ucSpi1Read>
 8001804:	4603      	mov	r3, r0
 8001806:	73bb      	strb	r3, [r7, #14]
            printf("Set Write Base Address to FifoAddrPtr: RegFifoAddrPtr = 0x%XH\r\n", ucData);
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	4619      	mov	r1, r3
 800180c:	4879      	ldr	r0, [pc, #484]	; (80019f4 <vLoraTransmit+0x300>)
 800180e:	f004 f8e1 	bl	80059d4 <iprintf>

            ucData = ucSpi1Read(RegFifo);   /* Check Destination Address */
 8001812:	2000      	movs	r0, #0
 8001814:	f7fe fe64 	bl	80004e0 <ucSpi1Read>
 8001818:	4603      	mov	r3, r0
 800181a:	73bb      	strb	r3, [r7, #14]
            printf("Check Destination Address in FiFo: RegFifo = 0x%XH\r\n", ucData);
 800181c:	7bbb      	ldrb	r3, [r7, #14]
 800181e:	4619      	mov	r1, r3
 8001820:	487b      	ldr	r0, [pc, #492]	; (8001a10 <vLoraTransmit+0x31c>)
 8001822:	f004 f8d7 	bl	80059d4 <iprintf>
            ucData = ucSpi1Read(RegFifo);   /* Check Source Address */
 8001826:	2000      	movs	r0, #0
 8001828:	f7fe fe5a 	bl	80004e0 <ucSpi1Read>
 800182c:	4603      	mov	r3, r0
 800182e:	73bb      	strb	r3, [r7, #14]
            printf("Check Source Address in FiFo: RegFifo = 0x%XH\r\n", ucData);
 8001830:	7bbb      	ldrb	r3, [r7, #14]
 8001832:	4619      	mov	r1, r3
 8001834:	4877      	ldr	r0, [pc, #476]	; (8001a14 <vLoraTransmit+0x320>)
 8001836:	f004 f8cd 	bl	80059d4 <iprintf>
            ucData = ucSpi1Read(RegFifo);   /* Check Led Status */
 800183a:	2000      	movs	r0, #0
 800183c:	f7fe fe50 	bl	80004e0 <ucSpi1Read>
 8001840:	4603      	mov	r3, r0
 8001842:	73bb      	strb	r3, [r7, #14]
            printf("Check Led Status in FiFo: RegFifo = 0x%XH\r\n", ucData);
 8001844:	7bbb      	ldrb	r3, [r7, #14]
 8001846:	4619      	mov	r1, r3
 8001848:	4873      	ldr	r0, [pc, #460]	; (8001a18 <vLoraTransmit+0x324>)
 800184a:	f004 f8c3 	bl	80059d4 <iprintf>
            /* End Read Data Transmit in FIFO */

            ucData = ucSpi1Read(RegIrqFlags);
 800184e:	2012      	movs	r0, #18
 8001850:	f7fe fe46 	bl	80004e0 <ucSpi1Read>
 8001854:	4603      	mov	r3, r0
 8001856:	73bb      	strb	r3, [r7, #14]
            printf("Check TxDone Flag Before Clear: RegIrqFlags = 0x%XH\r\n", ucData);
 8001858:	7bbb      	ldrb	r3, [r7, #14]
 800185a:	4619      	mov	r1, r3
 800185c:	486f      	ldr	r0, [pc, #444]	; (8001a1c <vLoraTransmit+0x328>)
 800185e:	f004 f8b9 	bl	80059d4 <iprintf>

            vSpi1Write(RegIrqFlags, (ucIrqStatus & 0x08u));  /* Clear TxDone Flag */
 8001862:	7b7b      	ldrb	r3, [r7, #13]
 8001864:	f003 0308 	and.w	r3, r3, #8
 8001868:	b2db      	uxtb	r3, r3
 800186a:	4619      	mov	r1, r3
 800186c:	2012      	movs	r0, #18
 800186e:	f7fe fdcf 	bl	8000410 <vSpi1Write>
            ucData = ucSpi1Read(RegIrqFlags);
 8001872:	2012      	movs	r0, #18
 8001874:	f7fe fe34 	bl	80004e0 <ucSpi1Read>
 8001878:	4603      	mov	r3, r0
 800187a:	73bb      	strb	r3, [r7, #14]
            printf("Clear TxDone Flag: RegIrqFlags = 0x%XH\r\n", ucData);
 800187c:	7bbb      	ldrb	r3, [r7, #14]
 800187e:	4619      	mov	r1, r3
 8001880:	4867      	ldr	r0, [pc, #412]	; (8001a20 <vLoraTransmit+0x32c>)
 8001882:	f004 f8a7 	bl	80059d4 <iprintf>
            for(i = 0u; i < PAYLOAD_LENGHT; i++)
 8001886:	e763      	b.n	8001750 <vLoraTransmit+0x5c>
        }
    }    
    else    /* If Tx Single Mode */
    {
        for(i = 0u; i < PAYLOAD_LENGHT; i++)
 8001888:	2300      	movs	r3, #0
 800188a:	73fb      	strb	r3, [r7, #15]
 800188c:	e00f      	b.n	80018ae <vLoraTransmit+0x1ba>
        {
            ucData = *(pcTxBuffer + i);
 800188e:	7bfb      	ldrb	r3, [r7, #15]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	4413      	add	r3, r2
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	73bb      	strb	r3, [r7, #14]
            vSpi1Write(RegFifo, *(pcTxBuffer + i));
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7fe fdb4 	bl	8000410 <vSpi1Write>
        for(i = 0u; i < PAYLOAD_LENGHT; i++)
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	3301      	adds	r3, #1
 80018ac:	73fb      	strb	r3, [r7, #15]
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d9ec      	bls.n	800188e <vLoraTransmit+0x19a>
        }
        ucData = ucSpi1Read(RegIrqFlags);
 80018b4:	2012      	movs	r0, #18
 80018b6:	f7fe fe13 	bl	80004e0 <ucSpi1Read>
 80018ba:	4603      	mov	r3, r0
 80018bc:	73bb      	strb	r3, [r7, #14]
        printf("Check TxDone Flag Before Transmit: RegIrqFlags = 0x%XH\r\n", ucData);
 80018be:	7bbb      	ldrb	r3, [r7, #14]
 80018c0:	4619      	mov	r1, r3
 80018c2:	4858      	ldr	r0, [pc, #352]	; (8001a24 <vLoraTransmit+0x330>)
 80018c4:	f004 f886 	bl	80059d4 <iprintf>

        vModeInit(TX_MODE); /* Init Module Lora into TX Mode */
 80018c8:	2003      	movs	r0, #3
 80018ca:	f7fe ff12 	bl	80006f2 <vModeInit>
        ucData = ucSpi1Read(RegOpMode);
 80018ce:	2001      	movs	r0, #1
 80018d0:	f7fe fe06 	bl	80004e0 <ucSpi1Read>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73bb      	strb	r3, [r7, #14]
        printf("Init Tx Mode: RegOpMode = 0x%XH\r\n", ucData);
 80018d8:	7bbb      	ldrb	r3, [r7, #14]
 80018da:	4619      	mov	r1, r3
 80018dc:	4847      	ldr	r0, [pc, #284]	; (80019fc <vLoraTransmit+0x308>)
 80018de:	f004 f879 	bl	80059d4 <iprintf>

        ucIrqStatus = ucSpi1Read(RegIrqFlags);
 80018e2:	2012      	movs	r0, #18
 80018e4:	f7fe fdfc 	bl	80004e0 <ucSpi1Read>
 80018e8:	4603      	mov	r3, r0
 80018ea:	737b      	strb	r3, [r7, #13]
        printf("Check TxDone Flag: RegIrqFlags = 0x%XH\r\n", ucIrqStatus);
 80018ec:	7b7b      	ldrb	r3, [r7, #13]
 80018ee:	4619      	mov	r1, r3
 80018f0:	4843      	ldr	r0, [pc, #268]	; (8001a00 <vLoraTransmit+0x30c>)
 80018f2:	f004 f86f 	bl	80059d4 <iprintf>

        while((ucIrqStatus & 0x08u) == 0u);  /* Wait for TxDone set */
 80018f6:	bf00      	nop
 80018f8:	7b7b      	ldrb	r3, [r7, #13]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0fa      	beq.n	80018f8 <vLoraTransmit+0x204>

        ucData = ucSpi1Read(RegOpMode);
 8001902:	2001      	movs	r0, #1
 8001904:	f7fe fdec 	bl	80004e0 <ucSpi1Read>
 8001908:	4603      	mov	r3, r0
 800190a:	73bb      	strb	r3, [r7, #14]
        printf("Check Automatic Mode change STANDBY: RegOpMode = 0x%XH\r\n", ucData);
 800190c:	7bbb      	ldrb	r3, [r7, #14]
 800190e:	4619      	mov	r1, r3
 8001910:	483c      	ldr	r0, [pc, #240]	; (8001a04 <vLoraTransmit+0x310>)
 8001912:	f004 f85f 	bl	80059d4 <iprintf>

        if((ucData & 0x01u) == 0u)  /* Automatic Mode change STANDBY */
 8001916:	7bbb      	ldrb	r3, [r7, #14]
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	2b00      	cmp	r3, #0
 800191e:	d103      	bne.n	8001928 <vLoraTransmit+0x234>
        {
            printf("Automatic Mode change STANDBY fail from TX Single Mode\r\n");
 8001920:	4841      	ldr	r0, [pc, #260]	; (8001a28 <vLoraTransmit+0x334>)
 8001922:	f004 f8dd 	bl	8005ae0 <puts>
 8001926:	e002      	b.n	800192e <vLoraTransmit+0x23a>
        }
        else /* Automatic Mode change STANDBY fail */
        {
            printf("Automatic Mode change STANDBY from TX Single Mode\r\n");
 8001928:	4840      	ldr	r0, [pc, #256]	; (8001a2c <vLoraTransmit+0x338>)
 800192a:	f004 f8d9 	bl	8005ae0 <puts>
        }

        /* Begin Read Data Transmit in FIFO */
        vSpi1Write(RegFifoAddrPtr , FIFO_TX_BASE_ADDR); /* Set FifoPtrAddr to FifoTxPtrBase */
 800192e:	2180      	movs	r1, #128	; 0x80
 8001930:	200d      	movs	r0, #13
 8001932:	f7fe fd6d 	bl	8000410 <vSpi1Write>
        ucData = ucSpi1Read(RegFifoAddrPtr);
 8001936:	200d      	movs	r0, #13
 8001938:	f7fe fdd2 	bl	80004e0 <ucSpi1Read>
 800193c:	4603      	mov	r3, r0
 800193e:	73bb      	strb	r3, [r7, #14]
        printf("Set Write Base Address to FifoAddrPtr: RegFifoAddrPtr = 0x%XH\r\n", ucData);
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	4619      	mov	r1, r3
 8001944:	482b      	ldr	r0, [pc, #172]	; (80019f4 <vLoraTransmit+0x300>)
 8001946:	f004 f845 	bl	80059d4 <iprintf>

        ucData = ucSpi1Read(RegFifo);   /* Check Destination Address */
 800194a:	2000      	movs	r0, #0
 800194c:	f7fe fdc8 	bl	80004e0 <ucSpi1Read>
 8001950:	4603      	mov	r3, r0
 8001952:	73bb      	strb	r3, [r7, #14]
        printf("Check Destination Address in FiFo: RegFifo = 0x%XH\r\n", ucData);
 8001954:	7bbb      	ldrb	r3, [r7, #14]
 8001956:	4619      	mov	r1, r3
 8001958:	482d      	ldr	r0, [pc, #180]	; (8001a10 <vLoraTransmit+0x31c>)
 800195a:	f004 f83b 	bl	80059d4 <iprintf>
        ucData = ucSpi1Read(RegFifo);   /* Check Source Address */
 800195e:	2000      	movs	r0, #0
 8001960:	f7fe fdbe 	bl	80004e0 <ucSpi1Read>
 8001964:	4603      	mov	r3, r0
 8001966:	73bb      	strb	r3, [r7, #14]
        printf("Check Source Address in FiFo: RegFifo = 0x%XH\r\n", ucData);
 8001968:	7bbb      	ldrb	r3, [r7, #14]
 800196a:	4619      	mov	r1, r3
 800196c:	4829      	ldr	r0, [pc, #164]	; (8001a14 <vLoraTransmit+0x320>)
 800196e:	f004 f831 	bl	80059d4 <iprintf>
        ucData = ucSpi1Read(RegFifo);   /* Check Led Status */
 8001972:	2000      	movs	r0, #0
 8001974:	f7fe fdb4 	bl	80004e0 <ucSpi1Read>
 8001978:	4603      	mov	r3, r0
 800197a:	73bb      	strb	r3, [r7, #14]
        printf("Check Led Status in FiFo: RegFifo = 0x%XH\r\n", ucData);
 800197c:	7bbb      	ldrb	r3, [r7, #14]
 800197e:	4619      	mov	r1, r3
 8001980:	4825      	ldr	r0, [pc, #148]	; (8001a18 <vLoraTransmit+0x324>)
 8001982:	f004 f827 	bl	80059d4 <iprintf>
        /* End Read Data Transmit in FIFO */

        ucData = ucSpi1Read(RegIrqFlags);
 8001986:	2012      	movs	r0, #18
 8001988:	f7fe fdaa 	bl	80004e0 <ucSpi1Read>
 800198c:	4603      	mov	r3, r0
 800198e:	73bb      	strb	r3, [r7, #14]
        printf("Check TxDone Flag Before Clear: RegIrqFlags = 0x%XH\r\n", ucData);
 8001990:	7bbb      	ldrb	r3, [r7, #14]
 8001992:	4619      	mov	r1, r3
 8001994:	4821      	ldr	r0, [pc, #132]	; (8001a1c <vLoraTransmit+0x328>)
 8001996:	f004 f81d 	bl	80059d4 <iprintf>

        vSpi1Write(RegIrqFlags, (ucIrqStatus & 0x08u));  /* Clear TxDone Flag */
 800199a:	7b7b      	ldrb	r3, [r7, #13]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	4619      	mov	r1, r3
 80019a4:	2012      	movs	r0, #18
 80019a6:	f7fe fd33 	bl	8000410 <vSpi1Write>
        ucData = ucSpi1Read(RegIrqFlags);
 80019aa:	2012      	movs	r0, #18
 80019ac:	f7fe fd98 	bl	80004e0 <ucSpi1Read>
 80019b0:	4603      	mov	r3, r0
 80019b2:	73bb      	strb	r3, [r7, #14]
        printf("Clear TxDone Flag: RegIrqFlags = 0x%XH\r\n", ucData);
 80019b4:	7bbb      	ldrb	r3, [r7, #14]
 80019b6:	4619      	mov	r1, r3
 80019b8:	4819      	ldr	r0, [pc, #100]	; (8001a20 <vLoraTransmit+0x32c>)
 80019ba:	f004 f80b 	bl	80059d4 <iprintf>

        vModeInit(SLEEP_MODE);          /* Init Module Lora into Sleep Mode */
 80019be:	2000      	movs	r0, #0
 80019c0:	f7fe fe97 	bl	80006f2 <vModeInit>
        ucData = ucSpi1Read(RegOpMode);
 80019c4:	2001      	movs	r0, #1
 80019c6:	f7fe fd8b 	bl	80004e0 <ucSpi1Read>
 80019ca:	4603      	mov	r3, r0
 80019cc:	73bb      	strb	r3, [r7, #14]
        printf("Check Sleep Mode: RegOpMode = 0x%XH\r\n", ucData);
 80019ce:	7bbb      	ldrb	r3, [r7, #14]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4817      	ldr	r0, [pc, #92]	; (8001a30 <vLoraTransmit+0x33c>)
 80019d4:	f003 fffe 	bl	80059d4 <iprintf>
        printf("Module switch to Sleep Mode\r\n");
 80019d8:	4816      	ldr	r0, [pc, #88]	; (8001a34 <vLoraTransmit+0x340>)
 80019da:	f004 f881 	bl	8005ae0 <puts>
    }

    printf("****************** Finish Transmit ********************\r\n\r\n");
 80019de:	4816      	ldr	r0, [pc, #88]	; (8001a38 <vLoraTransmit+0x344>)
 80019e0:	f004 f87e 	bl	8005ae0 <puts>
}
 80019e4:	bf00      	nop
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	08006f60 	.word	0x08006f60
 80019f0:	08006f9c 	.word	0x08006f9c
 80019f4:	08006fc4 	.word	0x08006fc4
 80019f8:	08007004 	.word	0x08007004
 80019fc:	08007044 	.word	0x08007044
 8001a00:	08007068 	.word	0x08007068
 8001a04:	08007094 	.word	0x08007094
 8001a08:	080070d0 	.word	0x080070d0
 8001a0c:	08007108 	.word	0x08007108
 8001a10:	08007144 	.word	0x08007144
 8001a14:	0800717c 	.word	0x0800717c
 8001a18:	080071ac 	.word	0x080071ac
 8001a1c:	080071d8 	.word	0x080071d8
 8001a20:	08007210 	.word	0x08007210
 8001a24:	0800723c 	.word	0x0800723c
 8001a28:	08007278 	.word	0x08007278
 8001a2c:	080072b0 	.word	0x080072b0
 8001a30:	080072e4 	.word	0x080072e4
 8001a34:	0800730c 	.word	0x0800730c
 8001a38:	0800732c 	.word	0x0800732c

08001a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a40:	f000 fcd8 	bl	80023f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a44:	f000 f820 	bl	8001a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a48:	f7fe fc36 	bl	80002b8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001a4c:	f000 fc1e 	bl	800228c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001a50:	f7fe fb7c 	bl	800014c <MX_ADC1_Init>
  MX_SPI1_Init();
 8001a54:	f000 f958 	bl	8001d08 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001a58:	f000 fb72 	bl	8002140 <MX_TIM4_Init>

//  STM_LOGD("IWDG", "SET WATCHDOG: {%ums}", iwdgInit(&hiwdg, WATCHDOG_TIME));
//  STM_LOGD(MAIN_TAG, "MCU RESET CAUSE: {%s}", resetCauseGetName(resetCauseGet()));
//  STM_LOGD(MAIN_TAG, "------START APPLICATION------");
//  ERROR_CHECK(HAL_UART_Receive_IT(&huart1, (uint8_t *)(&(uartCliHandle._rxData)), 1));
    vLoraInit();
 8001a5c:	f7ff fb6a 	bl	8001134 <vLoraInit>
    vLoraTransmit(ucMatrix, TX_SINGLE);
 8001a60:	2100      	movs	r1, #0
 8001a62:	4808      	ldr	r0, [pc, #32]	; (8001a84 <main+0x48>)
 8001a64:	f7ff fe46 	bl	80016f4 <vLoraTransmit>
    ucMatrix[0] = NODE2_ADDRESS;
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <main+0x48>)
 8001a6a:	2222      	movs	r2, #34	; 0x22
 8001a6c:	701a      	strb	r2, [r3, #0]
    ucMatrix[1] = GATEWAY_ADDRESS;
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <main+0x48>)
 8001a70:	2244      	movs	r2, #68	; 0x44
 8001a72:	705a      	strb	r2, [r3, #1]
    ucMatrix[2] = RELAY_OFF;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <main+0x48>)
 8001a76:	22bb      	movs	r2, #187	; 0xbb
 8001a78:	709a      	strb	r2, [r3, #2]
    vLoraTransmit(ucMatrix, TX_SINGLE);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4801      	ldr	r0, [pc, #4]	; (8001a84 <main+0x48>)
 8001a7e:	f7ff fe39 	bl	80016f4 <vLoraTransmit>
    // vLoraReceive(ucMatrixReceive, RX_CONTINUOUS);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <main+0x46>
 8001a84:	20000004 	.word	0x20000004

08001a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b094      	sub	sp, #80	; 0x50
 8001a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a92:	2228      	movs	r2, #40	; 0x28
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f003 ff94 	bl	80059c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8001ab8:	2309      	movs	r3, #9
 8001aba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001abc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001aca:	2301      	movs	r3, #1
 8001acc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ad2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ad6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ad8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001adc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ade:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f001 fc3a 	bl	800335c <HAL_RCC_OscConfig>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001aee:	f000 f827 	bl	8001b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001af2:	230f      	movs	r3, #15
 8001af4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001afa:	2380      	movs	r3, #128	; 0x80
 8001afc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001afe:	2300      	movs	r3, #0
 8001b00:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	2102      	movs	r1, #2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f001 fea5 	bl	800385c <HAL_RCC_ClockConfig>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b18:	f000 f812 	bl	8001b40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001b20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b24:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f002 f831 	bl	8003b90 <HAL_RCCEx_PeriphCLKConfig>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001b34:	f000 f804 	bl	8001b40 <Error_Handler>
  }
}
 8001b38:	bf00      	nop
 8001b3a:	3750      	adds	r7, #80	; 0x50
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af04      	add	r7, sp, #16
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b46:	b672      	cpsid	i
}
 8001b48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    STM_LOGE(MAIN_TAG, "");
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <Error_Handler+0x30>)
 8001b4c:	681c      	ldr	r4, [r3, #0]
 8001b4e:	f000 fca9 	bl	80024a4 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <Error_Handler+0x30>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	21c8      	movs	r1, #200	; 0xc8
 8001b5a:	9102      	str	r1, [sp, #8]
 8001b5c:	4905      	ldr	r1, [pc, #20]	; (8001b74 <Error_Handler+0x34>)
 8001b5e:	9101      	str	r1, [sp, #4]
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	4613      	mov	r3, r2
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <Error_Handler+0x38>)
 8001b66:	4621      	mov	r1, r4
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f000 fa97 	bl	800209c <stm_log_write>
 8001b6e:	e7ec      	b.n	8001b4a <Error_Handler+0xa>
 8001b70:	20000000 	.word	0x20000000
 8001b74:	08007958 	.word	0x08007958
 8001b78:	08007840 	.word	0x08007840

08001b7c <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001b84:	4a07      	ldr	r2, [pc, #28]	; (8001ba4 <RetargetInit+0x28>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001b8a:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <RetargetInit+0x2c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6898      	ldr	r0, [r3, #8]
 8001b90:	2300      	movs	r3, #0
 8001b92:	2202      	movs	r2, #2
 8001b94:	2100      	movs	r1, #0
 8001b96:	f003 ffab 	bl	8005af0 <setvbuf>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000110 	.word	0x20000110
 8001ba8:	20000018 	.word	0x20000018

08001bac <_isatty>:

int _isatty(int fd) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	db04      	blt.n	8001bc4 <_isatty+0x18>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	dc01      	bgt.n	8001bc4 <_isatty+0x18>
    return 1;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e005      	b.n	8001bd0 <_isatty+0x24>

  errno = EBADF;
 8001bc4:	f003 fed4 	bl	8005970 <__errno>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2209      	movs	r2, #9
 8001bcc:	601a      	str	r2, [r3, #0]
  return 0;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_write>:

int _write(int fd, char* ptr, int len) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d002      	beq.n	8001bf0 <_write+0x18>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d111      	bne.n	8001c14 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <_write+0x54>)
 8001bf2:	6818      	ldr	r0, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfc:	68b9      	ldr	r1, [r7, #8]
 8001bfe:	f003 fa30 	bl	8005062 <HAL_UART_Transmit>
 8001c02:	4603      	mov	r3, r0
 8001c04:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001c06:	7dfb      	ldrb	r3, [r7, #23]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d101      	bne.n	8001c10 <_write+0x38>
      return len;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	e008      	b.n	8001c22 <_write+0x4a>
    else
      return EIO;
 8001c10:	2305      	movs	r3, #5
 8001c12:	e006      	b.n	8001c22 <_write+0x4a>
  }
  errno = EBADF;
 8001c14:	f003 feac 	bl	8005970 <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2209      	movs	r2, #9
 8001c1c:	601a      	str	r2, [r3, #0]
  return -1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000110 	.word	0x20000110

08001c30 <_close>:

int _close(int fd) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	db04      	blt.n	8001c48 <_close+0x18>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	dc01      	bgt.n	8001c48 <_close+0x18>
    return 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e006      	b.n	8001c56 <_close+0x26>

  errno = EBADF;
 8001c48:	f003 fe92 	bl	8005970 <__errno>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2209      	movs	r2, #9
 8001c50:	601a      	str	r2, [r3, #0]
  return -1;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001c6a:	f003 fe81 	bl	8005970 <__errno>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2209      	movs	r2, #9
 8001c72:	601a      	str	r2, [r3, #0]
  return -1;
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <_read>:

int _read(int fd, char* ptr, int len) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d110      	bne.n	8001cb4 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001c92:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <_read+0x4c>)
 8001c94:	6818      	ldr	r0, [r3, #0]
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	68b9      	ldr	r1, [r7, #8]
 8001c9e:	f003 fa72 	bl	8005186 <HAL_UART_Receive>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001ca6:	7dfb      	ldrb	r3, [r7, #23]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d101      	bne.n	8001cb0 <_read+0x30>
      return 1;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e008      	b.n	8001cc2 <_read+0x42>
    else
      return EIO;
 8001cb0:	2305      	movs	r3, #5
 8001cb2:	e006      	b.n	8001cc2 <_read+0x42>
  }
  errno = EBADF;
 8001cb4:	f003 fe5c 	bl	8005970 <__errno>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2209      	movs	r2, #9
 8001cbc:	601a      	str	r2, [r3, #0]
  return -1;
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000110 	.word	0x20000110

08001cd0 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	db08      	blt.n	8001cf2 <_fstat+0x22>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	dc05      	bgt.n	8001cf2 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cec:	605a      	str	r2, [r3, #4]
    return 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e005      	b.n	8001cfe <_fstat+0x2e>
  }

  errno = EBADF;
 8001cf2:	f003 fe3d 	bl	8005970 <__errno>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2209      	movs	r2, #9
 8001cfa:	601a      	str	r2, [r3, #0]
  return 0;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d0c:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d0e:	4a18      	ldr	r2, [pc, #96]	; (8001d70 <MX_SPI1_Init+0x68>)
 8001d10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d12:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d1a:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d32:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d40:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d54:	220a      	movs	r2, #10
 8001d56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d58:	4804      	ldr	r0, [pc, #16]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d5a:	f001 ffcf 	bl	8003cfc <HAL_SPI_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d64:	f7ff feec 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000114 	.word	0x20000114
 8001d70:	40013000 	.word	0x40013000

08001d74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a1b      	ldr	r2, [pc, #108]	; (8001dfc <HAL_SPI_MspInit+0x88>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d12f      	bne.n	8001df4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d94:	4b1a      	ldr	r3, [pc, #104]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a19      	ldr	r2, [pc, #100]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001d9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <HAL_SPI_MspInit+0x8c>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001dc4:	23a0      	movs	r3, #160	; 0xa0
 8001dc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd0:	f107 0310 	add.w	r3, r7, #16
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480b      	ldr	r0, [pc, #44]	; (8001e04 <HAL_SPI_MspInit+0x90>)
 8001dd8:	f001 f90a 	bl	8002ff0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ddc:	2340      	movs	r3, #64	; 0x40
 8001dde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	f107 0310 	add.w	r3, r7, #16
 8001dec:	4619      	mov	r1, r3
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <HAL_SPI_MspInit+0x90>)
 8001df0:	f001 f8fe 	bl	8002ff0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001df4:	bf00      	nop
 8001df6:	3720      	adds	r7, #32
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40013000 	.word	0x40013000
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40010800 	.word	0x40010800

08001e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e0e:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e10:	699b      	ldr	r3, [r3, #24]
 8001e12:	4a14      	ldr	r2, [pc, #80]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6193      	str	r3, [r2, #24]
 8001e1a:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e30:	61d3      	str	r3, [r2, #28]
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <HAL_MspInit+0x5c>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	607b      	str	r3, [r7, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <HAL_MspInit+0x60>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	4a04      	ldr	r2, [pc, #16]	; (8001e68 <HAL_MspInit+0x60>)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010000 	.word	0x40010000

08001e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e70:	e7fe      	b.n	8001e70 <NMI_Handler+0x4>
	...

08001e74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af04      	add	r7, sp, #16

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    STM_LOGE(ISR_TAG, "");
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <HardFault_Handler+0x2c>)
 8001e7c:	681c      	ldr	r4, [r3, #0]
 8001e7e:	f000 fb11 	bl	80024a4 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HardFault_Handler+0x2c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2162      	movs	r1, #98	; 0x62
 8001e8a:	9102      	str	r1, [sp, #8]
 8001e8c:	4905      	ldr	r1, [pc, #20]	; (8001ea4 <HardFault_Handler+0x30>)
 8001e8e:	9101      	str	r1, [sp, #4]
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	4613      	mov	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <HardFault_Handler+0x34>)
 8001e96:	4621      	mov	r1, r4
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f000 f8ff 	bl	800209c <stm_log_write>
 8001e9e:	e7ec      	b.n	8001e7a <HardFault_Handler+0x6>
 8001ea0:	20000008 	.word	0x20000008
 8001ea4:	08007968 	.word	0x08007968
 8001ea8:	08007874 	.word	0x08007874

08001eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <MemManage_Handler+0x4>

08001eb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eb6:	e7fe      	b.n	8001eb6 <BusFault_Handler+0x4>

08001eb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <UsageFault_Handler+0x4>

08001ebe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ee6:	f000 facb 	bl	8002480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ef4:	4802      	ldr	r0, [pc, #8]	; (8001f00 <ADC1_2_IRQHandler+0x10>)
 8001ef6:	f000 fc9d 	bl	8002834 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	200000ac 	.word	0x200000ac

08001f04 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f08:	4802      	ldr	r0, [pc, #8]	; (8001f14 <TIM4_IRQHandler+0x10>)
 8001f0a:	f002 fd05 	bl	8004918 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	2000016c 	.word	0x2000016c

08001f18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN USART1_IRQn 0 */
  STM_LOGD(ISR_TAG, "");
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <USART1_IRQHandler+0x38>)
 8001f20:	681c      	ldr	r4, [r3, #0]
 8001f22:	f000 fabf 	bl	80024a4 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <USART1_IRQHandler+0x38>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	21f2      	movs	r1, #242	; 0xf2
 8001f2e:	9102      	str	r1, [sp, #8]
 8001f30:	4908      	ldr	r1, [pc, #32]	; (8001f54 <USART1_IRQHandler+0x3c>)
 8001f32:	9101      	str	r1, [sp, #4]
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	4613      	mov	r3, r2
 8001f38:	4a07      	ldr	r2, [pc, #28]	; (8001f58 <USART1_IRQHandler+0x40>)
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	2004      	movs	r0, #4
 8001f3e:	f000 f8ad 	bl	800209c <stm_log_write>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f42:	4806      	ldr	r0, [pc, #24]	; (8001f5c <USART1_IRQHandler+0x44>)
 8001f44:	f003 fa12 	bl	800536c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	3704      	adds	r7, #4
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd90      	pop	{r4, r7, pc}
 8001f50:	20000008 	.word	0x20000008
 8001f54:	0800797c 	.word	0x0800797c
 8001f58:	08007898 	.word	0x08007898
 8001f5c:	200001b4 	.word	0x200001b4

08001f60 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == hadc1.Instance)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <HAL_ADC_ConvCpltCallback+0x2c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d106      	bne.n	8001f82 <HAL_ADC_ConvCpltCallback+0x22>
  {
    lightSensorAdcValue = HAL_ADC_GetValue(hadc);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 fc51 	bl	800281c <HAL_ADC_GetValue>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x30>)
 8001f80:	801a      	strh	r2, [r3, #0]
  }
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200000ac 	.word	0x200000ac
 8001f90:	20000098 	.word	0x20000098

08001f94 <HAL_UART_RxCpltCallback>:

__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Process USART2 Receive_Cplt_IT */
  if (huart->Instance == huart1.Instance)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <HAL_UART_RxCpltCallback+0x7c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d12e      	bne.n	8002006 <HAL_UART_RxCpltCallback+0x72>
  {
    /* Reset Receive Buffer whenever index_value = 0 */
    if (uartCliHandle._rxIndex == 0)
 8001fa8:	4b1a      	ldr	r3, [pc, #104]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10d      	bne.n	8001fcc <HAL_UART_RxCpltCallback+0x38>
    {
      for (uint8_t i = 0; i < USART_BUFFER_SIZE; i++)
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	73fb      	strb	r3, [r7, #15]
 8001fb4:	e007      	b.n	8001fc6 <HAL_UART_RxCpltCallback+0x32>
      {
        uartCliHandle._rxBuffer[i] = 0;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	4a16      	ldr	r2, [pc, #88]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fba:	4413      	add	r3, r2
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	705a      	strb	r2, [r3, #1]
      for (uint8_t i = 0; i < USART_BUFFER_SIZE; i++)
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	73fb      	strb	r3, [r7, #15]
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	2b1d      	cmp	r3, #29
 8001fca:	d9f4      	bls.n	8001fb6 <HAL_UART_RxCpltCallback+0x22>
      }
    }
    /* If user input data not equal to "\r" */
    if (uartCliHandle._rxData[0] != '\r')
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fce:	7fdb      	ldrb	r3, [r3, #31]
 8001fd0:	2b0d      	cmp	r3, #13
 8001fd2:	d00c      	beq.n	8001fee <HAL_UART_RxCpltCallback+0x5a>
    {
      uartCliHandle._rxBuffer[uartCliHandle._rxIndex++] = uartCliHandle._rxData[0];
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	b2d1      	uxtb	r1, r2
 8001fdc:	4a0d      	ldr	r2, [pc, #52]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fde:	7011      	strb	r1, [r2, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fe4:	7fda      	ldrb	r2, [r3, #31]
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001fe8:	440b      	add	r3, r1
 8001fea:	705a      	strb	r2, [r3, #1]
 8001fec:	e006      	b.n	8001ffc <HAL_UART_RxCpltCallback+0x68>
    }
    /* If user input data = "\r" */
    else
    {
      uartCliHandle._rxIndex = 0;
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
      uartCliHandle._rxCpltFlag = 1;
 8001ff4:	4b07      	ldr	r3, [pc, #28]	; (8002014 <HAL_UART_RxCpltCallback+0x80>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Trigger to Receive and jump into ISR on each ISR process is necessary */
    HAL_UART_Receive_IT(huart, (uint8_t *)(&uartCliHandle._rxData), 1);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4906      	ldr	r1, [pc, #24]	; (8002018 <HAL_UART_RxCpltCallback+0x84>)
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f003 f95f 	bl	80052c4 <HAL_UART_Receive_IT>
  }
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	200001b4 	.word	0x200001b4
 8002014:	200000ec 	.word	0x200000ec
 8002018:	2000010b 	.word	0x2000010b

0800201c <HAL_TIM_PeriodElapsedCallback>:

__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == htim4.Instance)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d126      	bne.n	800207e <HAL_TIM_PeriodElapsedCallback+0x62>
  {
    static uint16_t millisSecond;
    static uint16_t blinkLedDelay;
    millisSecond++;
 8002030:	4b16      	ldr	r3, [pc, #88]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	3301      	adds	r3, #1
 8002036:	b29a      	uxth	r2, r3
 8002038:	4b14      	ldr	r3, [pc, #80]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800203a:	801a      	strh	r2, [r3, #0]
    blinkLedDelay++;
 800203c:	4b14      	ldr	r3, [pc, #80]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	b29a      	uxth	r2, r3
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002046:	801a      	strh	r2, [r3, #0]
    if (millisSecond == 70)
 8002048:	4b10      	ldr	r3, [pc, #64]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	2b46      	cmp	r3, #70	; 0x46
 800204e:	d10a      	bne.n	8002066 <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
      millisSecond = 0;
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002052:	2200      	movs	r2, #0
 8002054:	801a      	strh	r2, [r3, #0]
      if (uartCliHandle._rxCpltFlag == 1)
 8002056:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002058:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800205c:	2b01      	cmp	r3, #1
 800205e:	d102      	bne.n	8002066 <HAL_TIM_PeriodElapsedCallback+0x4a>
      {
        // STM_LOGI(ISR_TAG, "receive uart cmd: %s", (uint8_t *)uartCliHandle._rxBuffer);
        runUserCmd(&uartCliHandle);
 8002060:	480c      	ldr	r0, [pc, #48]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002062:	f000 f993 	bl	800238c <runUserCmd>
      }
    }
    if(blinkLedDelay == 500){
 8002066:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800206e:	d106      	bne.n	800207e <HAL_TIM_PeriodElapsedCallback+0x62>
      blinkLedDelay = 0;
 8002070:	4b07      	ldr	r3, [pc, #28]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002072:	2200      	movs	r2, #0
 8002074:	801a      	strh	r2, [r3, #0]
      TOGGLE_LED();
 8002076:	2101      	movs	r1, #1
 8002078:	4807      	ldr	r0, [pc, #28]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800207a:	f001 f955 	bl	8003328 <HAL_GPIO_TogglePin>
    }
  }
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000016c 	.word	0x2000016c
 800208c:	2000009a 	.word	0x2000009a
 8002090:	2000009c 	.word	0x2000009c
 8002094:	200000ec 	.word	0x200000ec
 8002098:	40010c00 	.word	0x40010c00

0800209c <stm_log_write>:
#include <stdarg.h>

void stm_log_write(stm_log_level_t level,
                   const char *tag,
                   const char *format, ...)
{
 800209c:	b40c      	push	{r2, r3}
 800209e:	b580      	push	{r7, lr}
 80020a0:	b084      	sub	sp, #16
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	6039      	str	r1, [r7, #0]
 80020a8:	71fb      	strb	r3, [r7, #7]
    va_list arg;
    va_start(arg, format);
 80020aa:	f107 031c 	add.w	r3, r7, #28
 80020ae:	60fb      	str	r3, [r7, #12]
    vprintf(format, arg);
 80020b0:	68f9      	ldr	r1, [r7, #12]
 80020b2:	69b8      	ldr	r0, [r7, #24]
 80020b4:	f003 fde2 	bl	8005c7c <viprintf>
    va_end(arg);
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80020c2:	b002      	add	sp, #8
 80020c4:	4770      	bx	lr
	...

080020c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d0:	4a14      	ldr	r2, [pc, #80]	; (8002124 <_sbrk+0x5c>)
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <_sbrk+0x60>)
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020dc:	4b13      	ldr	r3, [pc, #76]	; (800212c <_sbrk+0x64>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d102      	bne.n	80020ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e4:	4b11      	ldr	r3, [pc, #68]	; (800212c <_sbrk+0x64>)
 80020e6:	4a12      	ldr	r2, [pc, #72]	; (8002130 <_sbrk+0x68>)
 80020e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ea:	4b10      	ldr	r3, [pc, #64]	; (800212c <_sbrk+0x64>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d207      	bcs.n	8002108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f8:	f003 fc3a 	bl	8005970 <__errno>
 80020fc:	4603      	mov	r3, r0
 80020fe:	220c      	movs	r2, #12
 8002100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
 8002106:	e009      	b.n	800211c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002108:	4b08      	ldr	r3, [pc, #32]	; (800212c <_sbrk+0x64>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210e:	4b07      	ldr	r3, [pc, #28]	; (800212c <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	4a05      	ldr	r2, [pc, #20]	; (800212c <_sbrk+0x64>)
 8002118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800211a:	68fb      	ldr	r3, [r7, #12]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20005000 	.word	0x20005000
 8002128:	00000400 	.word	0x00000400
 800212c:	200000a0 	.word	0x200000a0
 8002130:	20000208 	.word	0x20000208

08002134 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr

08002140 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002140:	b590      	push	{r4, r7, lr}
 8002142:	b08b      	sub	sp, #44	; 0x2c
 8002144:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002146:	f107 0308 	add.w	r3, r7, #8
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002154:	463b      	mov	r3, r7
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800215c:	4b30      	ldr	r3, [pc, #192]	; (8002220 <MX_TIM4_Init+0xe0>)
 800215e:	4a31      	ldr	r2, [pc, #196]	; (8002224 <MX_TIM4_Init+0xe4>)
 8002160:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36 - 1;
 8002162:	4b2f      	ldr	r3, [pc, #188]	; (8002220 <MX_TIM4_Init+0xe0>)
 8002164:	2223      	movs	r2, #35	; 0x23
 8002166:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b2d      	ldr	r3, [pc, #180]	; (8002220 <MX_TIM4_Init+0xe0>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000 - 1;
 800216e:	4b2c      	ldr	r3, [pc, #176]	; (8002220 <MX_TIM4_Init+0xe0>)
 8002170:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002174:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002176:	4b2a      	ldr	r3, [pc, #168]	; (8002220 <MX_TIM4_Init+0xe0>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800217c:	4b28      	ldr	r3, [pc, #160]	; (8002220 <MX_TIM4_Init+0xe0>)
 800217e:	2280      	movs	r2, #128	; 0x80
 8002180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002182:	4827      	ldr	r0, [pc, #156]	; (8002220 <MX_TIM4_Init+0xe0>)
 8002184:	f002 fb26 	bl	80047d4 <HAL_TIM_Base_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800218e:	f7ff fcd7 	bl	8001b40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002192:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002196:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002198:	f107 0308 	add.w	r3, r7, #8
 800219c:	4619      	mov	r1, r3
 800219e:	4820      	ldr	r0, [pc, #128]	; (8002220 <MX_TIM4_Init+0xe0>)
 80021a0:	f002 fcc2 	bl	8004b28 <HAL_TIM_ConfigClockSource>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80021aa:	f7ff fcc9 	bl	8001b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021b6:	463b      	mov	r3, r7
 80021b8:	4619      	mov	r1, r3
 80021ba:	4819      	ldr	r0, [pc, #100]	; (8002220 <MX_TIM4_Init+0xe0>)
 80021bc:	f002 fe94 	bl	8004ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80021c6:	f7ff fcbb 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  ERROR_CHECK(HAL_TIM_Base_Start_IT(&htim4));
 80021ca:	4815      	ldr	r0, [pc, #84]	; (8002220 <MX_TIM4_Init+0xe0>)
 80021cc:	f002 fb52 	bl	8004874 <HAL_TIM_Base_Start_IT>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d020      	beq.n	8002218 <MX_TIM4_Init+0xd8>
 80021d6:	f000 f965 	bl	80024a4 <HAL_GetTick>
 80021da:	4604      	mov	r4, r0
 80021dc:	4810      	ldr	r0, [pc, #64]	; (8002220 <MX_TIM4_Init+0xe0>)
 80021de:	f002 fb49 	bl	8004874 <HAL_TIM_Base_Start_IT>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d009      	beq.n	80021fc <MX_TIM4_Init+0xbc>
 80021e8:	480d      	ldr	r0, [pc, #52]	; (8002220 <MX_TIM4_Init+0xe0>)
 80021ea:	f002 fb43 	bl	8004874 <HAL_TIM_Base_Start_IT>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d101      	bne.n	80021f8 <MX_TIM4_Init+0xb8>
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <MX_TIM4_Init+0xe8>)
 80021f6:	e002      	b.n	80021fe <MX_TIM4_Init+0xbe>
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <MX_TIM4_Init+0xec>)
 80021fa:	e000      	b.n	80021fe <MX_TIM4_Init+0xbe>
 80021fc:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <MX_TIM4_Init+0xf0>)
 80021fe:	9303      	str	r3, [sp, #12]
 8002200:	2341      	movs	r3, #65	; 0x41
 8002202:	9302      	str	r3, [sp, #8]
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <MX_TIM4_Init+0xf4>)
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <MX_TIM4_Init+0xf8>)
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	4623      	mov	r3, r4
 800220e:	4a0b      	ldr	r2, [pc, #44]	; (800223c <MX_TIM4_Init+0xfc>)
 8002210:	4909      	ldr	r1, [pc, #36]	; (8002238 <MX_TIM4_Init+0xf8>)
 8002212:	2001      	movs	r0, #1
 8002214:	f7ff ff42 	bl	800209c <stm_log_write>
  /* USER CODE END TIM4_Init 2 */
}
 8002218:	bf00      	nop
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd90      	pop	{r4, r7, pc}
 8002220:	2000016c 	.word	0x2000016c
 8002224:	40000800 	.word	0x40000800
 8002228:	080078bc 	.word	0x080078bc
 800222c:	080078c8 	.word	0x080078c8
 8002230:	080078d4 	.word	0x080078d4
 8002234:	080079a8 	.word	0x080079a8
 8002238:	08007910 	.word	0x08007910
 800223c:	080078e0 	.word	0x080078e0

08002240 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]

  if (tim_baseHandle->Instance == TIM4)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0d      	ldr	r2, [pc, #52]	; (8002284 <HAL_TIM_Base_MspInit+0x44>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d113      	bne.n	800227a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002252:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <HAL_TIM_Base_MspInit+0x48>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <HAL_TIM_Base_MspInit+0x48>)
 8002258:	f043 0304 	orr.w	r3, r3, #4
 800225c:	61d3      	str	r3, [r2, #28]
 800225e:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <HAL_TIM_Base_MspInit+0x48>)
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2101      	movs	r1, #1
 800226e:	201e      	movs	r0, #30
 8002270:	f000 fe11 	bl	8002e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002274:	201e      	movs	r0, #30
 8002276:	f000 fe2a 	bl	8002ece <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40000800 	.word	0x40000800
 8002288:	40021000 	.word	0x40021000

0800228c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002290:	4b12      	ldr	r3, [pc, #72]	; (80022dc <MX_USART1_UART_Init+0x50>)
 8002292:	4a13      	ldr	r2, [pc, #76]	; (80022e0 <MX_USART1_UART_Init+0x54>)
 8002294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002296:	4b11      	ldr	r3, [pc, #68]	; (80022dc <MX_USART1_UART_Init+0x50>)
 8002298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800229c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800229e:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022a4:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022aa:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022b0:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022b2:	220c      	movs	r2, #12
 80022b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022b6:	4b09      	ldr	r3, [pc, #36]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022bc:	4b07      	ldr	r3, [pc, #28]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c2:	4806      	ldr	r0, [pc, #24]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022c4:	f002 fe80 	bl	8004fc8 <HAL_UART_Init>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022ce:	f7ff fc37 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  RetargetInit(&huart1);
 80022d2:	4802      	ldr	r0, [pc, #8]	; (80022dc <MX_USART1_UART_Init+0x50>)
 80022d4:	f7ff fc52 	bl	8001b7c <RetargetInit>
  /* USER CODE END USART1_Init 2 */

}
 80022d8:	bf00      	nop
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	200001b4 	.word	0x200001b4
 80022e0:	40013800 	.word	0x40013800

080022e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a20      	ldr	r2, [pc, #128]	; (8002380 <HAL_UART_MspInit+0x9c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d139      	bne.n	8002378 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002304:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <HAL_UART_MspInit+0xa0>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	4a1e      	ldr	r2, [pc, #120]	; (8002384 <HAL_UART_MspInit+0xa0>)
 800230a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800230e:	6193      	str	r3, [r2, #24]
 8002310:	4b1c      	ldr	r3, [pc, #112]	; (8002384 <HAL_UART_MspInit+0xa0>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_UART_MspInit+0xa0>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	4a18      	ldr	r2, [pc, #96]	; (8002384 <HAL_UART_MspInit+0xa0>)
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	6193      	str	r3, [r2, #24]
 8002328:	4b16      	ldr	r3, [pc, #88]	; (8002384 <HAL_UART_MspInit+0xa0>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002334:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002338:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002342:	f107 0310 	add.w	r3, r7, #16
 8002346:	4619      	mov	r1, r3
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <HAL_UART_MspInit+0xa4>)
 800234a:	f000 fe51 	bl	8002ff0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800234e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0310 	add.w	r3, r7, #16
 8002360:	4619      	mov	r1, r3
 8002362:	4809      	ldr	r0, [pc, #36]	; (8002388 <HAL_UART_MspInit+0xa4>)
 8002364:	f000 fe44 	bl	8002ff0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002368:	2200      	movs	r2, #0
 800236a:	2100      	movs	r1, #0
 800236c:	2025      	movs	r0, #37	; 0x25
 800236e:	f000 fd92 	bl	8002e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002372:	2025      	movs	r0, #37	; 0x25
 8002374:	f000 fdab 	bl	8002ece <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002378:	bf00      	nop
 800237a:	3720      	adds	r7, #32
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40013800 	.word	0x40013800
 8002384:	40021000 	.word	0x40021000
 8002388:	40010800 	.word	0x40010800

0800238c <runUserCmd>:
  }
}

/* USER CODE BEGIN 1 */
void runUserCmd(USART_CLI_HandleTypedef_t *uartCliHandle)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]

//  char *input_string = (char *)&uartCliHandle->_rxBuffer;
  /* Clear receive complete flag */
  uartCliHandle->_rxCpltFlag = 0;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  // else
  // {
  //   printf("Unknown Command: \"%s\"\r\n", input_string);
  //   printf("\r\n\r\n>>> ");
  // }
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
	...

080023a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80023a8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80023aa:	e003      	b.n	80023b4 <LoopCopyDataInit>

080023ac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80023ac:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80023ae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80023b0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80023b2:	3104      	adds	r1, #4

080023b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80023b4:	480a      	ldr	r0, [pc, #40]	; (80023e0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80023b6:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80023b8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80023ba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80023bc:	d3f6      	bcc.n	80023ac <CopyDataInit>
  ldr r2, =_sbss
 80023be:	4a0a      	ldr	r2, [pc, #40]	; (80023e8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80023c0:	e002      	b.n	80023c8 <LoopFillZerobss>

080023c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80023c2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80023c4:	f842 3b04 	str.w	r3, [r2], #4

080023c8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <LoopFillZerobss+0x24>)
  cmp r2, r3
 80023ca:	429a      	cmp	r2, r3
  bcc FillZerobss
 80023cc:	d3f9      	bcc.n	80023c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ce:	f7ff feb1 	bl	8002134 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023d2:	f003 fad3 	bl	800597c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023d6:	f7ff fb31 	bl	8001a3c <main>
  bx lr
 80023da:	4770      	bx	lr
  ldr r3, =_sidata
 80023dc:	08007a58 	.word	0x08007a58
  ldr r0, =_sdata
 80023e0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023e4:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 80023e8:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 80023ec:	20000208 	.word	0x20000208

080023f0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023f0:	e7fe      	b.n	80023f0 <CAN1_RX1_IRQHandler>
	...

080023f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_Init+0x28>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a07      	ldr	r2, [pc, #28]	; (800241c <HAL_Init+0x28>)
 80023fe:	f043 0310 	orr.w	r3, r3, #16
 8002402:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f000 fd3b 	bl	8002e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800240a:	2000      	movs	r0, #0
 800240c:	f000 f808 	bl	8002420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002410:	f7ff fcfa 	bl	8001e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40022000 	.word	0x40022000

08002420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002428:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_InitTick+0x54>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b12      	ldr	r3, [pc, #72]	; (8002478 <HAL_InitTick+0x58>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002436:	fbb3 f3f1 	udiv	r3, r3, r1
 800243a:	fbb2 f3f3 	udiv	r3, r2, r3
 800243e:	4618      	mov	r0, r3
 8002440:	f000 fd53 	bl	8002eea <HAL_SYSTICK_Config>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e00e      	b.n	800246c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d80a      	bhi.n	800246a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002454:	2200      	movs	r2, #0
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	f04f 30ff 	mov.w	r0, #4294967295
 800245c:	f000 fd1b 	bl	8002e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002460:	4a06      	ldr	r2, [pc, #24]	; (800247c <HAL_InitTick+0x5c>)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	2000000c 	.word	0x2000000c
 8002478:	20000014 	.word	0x20000014
 800247c:	20000010 	.word	0x20000010

08002480 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_IncTick+0x1c>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <HAL_IncTick+0x20>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4413      	add	r3, r2
 8002490:	4a03      	ldr	r2, [pc, #12]	; (80024a0 <HAL_IncTick+0x20>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	20000014 	.word	0x20000014
 80024a0:	200001f4 	.word	0x200001f4

080024a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b02      	ldr	r3, [pc, #8]	; (80024b4 <HAL_GetTick+0x10>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	200001f4 	.word	0x200001f4

080024b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c0:	f7ff fff0 	bl	80024a4 <HAL_GetTick>
 80024c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d005      	beq.n	80024de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <HAL_Delay+0x44>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4413      	add	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024de:	bf00      	nop
 80024e0:	f7ff ffe0 	bl	80024a4 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d8f7      	bhi.n	80024e0 <HAL_Delay+0x28>
  {
  }
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000014 	.word	0x20000014

08002500 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e0be      	b.n	80026a0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252c:	2b00      	cmp	r3, #0
 800252e:	d109      	bne.n	8002544 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7fd fe76 	bl	8000230 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 fb8b 	bl	8002c60 <ADC_ConversionStop_Disable>
 800254a:	4603      	mov	r3, r0
 800254c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	f003 0310 	and.w	r3, r3, #16
 8002556:	2b00      	cmp	r3, #0
 8002558:	f040 8099 	bne.w	800268e <HAL_ADC_Init+0x18e>
 800255c:	7dfb      	ldrb	r3, [r7, #23]
 800255e:	2b00      	cmp	r3, #0
 8002560:	f040 8095 	bne.w	800268e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800256c:	f023 0302 	bic.w	r3, r3, #2
 8002570:	f043 0202 	orr.w	r2, r3, #2
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002580:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7b1b      	ldrb	r3, [r3, #12]
 8002586:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002588:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	4313      	orrs	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002598:	d003      	beq.n	80025a2 <HAL_ADC_Init+0xa2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d102      	bne.n	80025a8 <HAL_ADC_Init+0xa8>
 80025a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025a6:	e000      	b.n	80025aa <HAL_ADC_Init+0xaa>
 80025a8:	2300      	movs	r3, #0
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	7d1b      	ldrb	r3, [r3, #20]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d119      	bne.n	80025ec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	7b1b      	ldrb	r3, [r3, #12]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d109      	bne.n	80025d4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	035a      	lsls	r2, r3, #13
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	e00b      	b.n	80025ec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	f043 0220 	orr.w	r2, r3, #32
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	f043 0201 	orr.w	r2, r3, #1
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	4b28      	ldr	r3, [pc, #160]	; (80026a8 <HAL_ADC_Init+0x1a8>)
 8002608:	4013      	ands	r3, r2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	68b9      	ldr	r1, [r7, #8]
 8002610:	430b      	orrs	r3, r1
 8002612:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800261c:	d003      	beq.n	8002626 <HAL_ADC_Init+0x126>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d104      	bne.n	8002630 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	3b01      	subs	r3, #1
 800262c:	051b      	lsls	r3, r3, #20
 800262e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	430a      	orrs	r2, r1
 8002642:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <HAL_ADC_Init+0x1ac>)
 800264c:	4013      	ands	r3, r2
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	429a      	cmp	r2, r3
 8002652:	d10b      	bne.n	800266c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265e:	f023 0303 	bic.w	r3, r3, #3
 8002662:	f043 0201 	orr.w	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800266a:	e018      	b.n	800269e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002670:	f023 0312 	bic.w	r3, r3, #18
 8002674:	f043 0210 	orr.w	r2, r3, #16
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002680:	f043 0201 	orr.w	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800268c:	e007      	b.n	800269e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002692:	f043 0210 	orr.w	r2, r3, #16
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800269e:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	ffe1f7fd 	.word	0xffe1f7fd
 80026ac:	ff1f0efe 	.word	0xff1f0efe

080026b0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d101      	bne.n	80026ca <HAL_ADC_Start_IT+0x1a>
 80026c6:	2302      	movs	r3, #2
 80026c8:	e0a0      	b.n	800280c <HAL_ADC_Start_IT+0x15c>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 fa72 	bl	8002bbc <ADC_Enable>
 80026d8:	4603      	mov	r3, r0
 80026da:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f040 808f 	bne.w	8002802 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026ec:	f023 0301 	bic.w	r3, r3, #1
 80026f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a45      	ldr	r2, [pc, #276]	; (8002814 <HAL_ADC_Start_IT+0x164>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d105      	bne.n	800270e <HAL_ADC_Start_IT+0x5e>
 8002702:	4b45      	ldr	r3, [pc, #276]	; (8002818 <HAL_ADC_Start_IT+0x168>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d115      	bne.n	800273a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002724:	2b00      	cmp	r3, #0
 8002726:	d026      	beq.n	8002776 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002730:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002738:	e01d      	b.n	8002776 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a33      	ldr	r2, [pc, #204]	; (8002818 <HAL_ADC_Start_IT+0x168>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d004      	beq.n	800275a <HAL_ADC_Start_IT+0xaa>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a2f      	ldr	r2, [pc, #188]	; (8002814 <HAL_ADC_Start_IT+0x164>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d10d      	bne.n	8002776 <HAL_ADC_Start_IT+0xc6>
 800275a:	4b2f      	ldr	r3, [pc, #188]	; (8002818 <HAL_ADC_Start_IT+0x168>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800276e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d006      	beq.n	8002790 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002786:	f023 0206 	bic.w	r2, r3, #6
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	62da      	str	r2, [r3, #44]	; 0x2c
 800278e:	e002      	b.n	8002796 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f06f 0202 	mvn.w	r2, #2
 80027a6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0220 	orr.w	r2, r2, #32
 80027b6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027c6:	d113      	bne.n	80027f0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027cc:	4a11      	ldr	r2, [pc, #68]	; (8002814 <HAL_ADC_Start_IT+0x164>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d105      	bne.n	80027de <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <HAL_ADC_Start_IT+0x168>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d108      	bne.n	80027f0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	e00c      	b.n	800280a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	e003      	b.n	800280a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40012800 	.word	0x40012800
 8002818:	40012400 	.word	0x40012400

0800281c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0320 	and.w	r3, r3, #32
 8002846:	2b20      	cmp	r3, #32
 8002848:	d140      	bne.n	80028cc <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b02      	cmp	r3, #2
 8002856:	d139      	bne.n	80028cc <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285c:	f003 0310 	and.w	r3, r3, #16
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002868:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800287a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800287e:	d11d      	bne.n	80028bc <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002884:	2b00      	cmp	r3, #0
 8002886:	d119      	bne.n	80028bc <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 0220 	bic.w	r2, r2, #32
 8002896:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d105      	bne.n	80028bc <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	f043 0201 	orr.w	r2, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff fb4f 	bl	8001f60 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f06f 0212 	mvn.w	r2, #18
 80028ca:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d6:	2b80      	cmp	r3, #128	; 0x80
 80028d8:	d14f      	bne.n	800297a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d148      	bne.n	800297a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ec:	f003 0310 	and.w	r3, r3, #16
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d105      	bne.n	8002900 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800290a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800290e:	d012      	beq.n	8002936 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800291a:	2b00      	cmp	r3, #0
 800291c:	d125      	bne.n	800296a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002928:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800292c:	d11d      	bne.n	800296a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	d119      	bne.n	800296a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002944:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295a:	2b00      	cmp	r3, #0
 800295c:	d105      	bne.n	800296a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002962:	f043 0201 	orr.w	r2, r3, #1
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f9b2 	bl	8002cd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 020c 	mvn.w	r2, #12
 8002978:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002984:	2b40      	cmp	r3, #64	; 0x40
 8002986:	d114      	bne.n	80029b2 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b01      	cmp	r3, #1
 8002994:	d10d      	bne.n	80029b2 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f809 	bl	80029ba <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0201 	mvn.w	r2, #1
 80029b0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80029da:	2300      	movs	r3, #0
 80029dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d101      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x20>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e0dc      	b.n	8002ba6 <HAL_ADC_ConfigChannel+0x1da>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b06      	cmp	r3, #6
 80029fa:	d81c      	bhi.n	8002a36 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	4613      	mov	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3b05      	subs	r3, #5
 8002a0e:	221f      	movs	r2, #31
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4019      	ands	r1, r3
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	3b05      	subs	r3, #5
 8002a28:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	635a      	str	r2, [r3, #52]	; 0x34
 8002a34:	e03c      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b0c      	cmp	r3, #12
 8002a3c:	d81c      	bhi.n	8002a78 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4413      	add	r3, r2
 8002a4e:	3b23      	subs	r3, #35	; 0x23
 8002a50:	221f      	movs	r2, #31
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	43db      	mvns	r3, r3
 8002a58:	4019      	ands	r1, r3
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	6818      	ldr	r0, [r3, #0]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685a      	ldr	r2, [r3, #4]
 8002a62:	4613      	mov	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4413      	add	r3, r2
 8002a68:	3b23      	subs	r3, #35	; 0x23
 8002a6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	631a      	str	r2, [r3, #48]	; 0x30
 8002a76:	e01b      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	3b41      	subs	r3, #65	; 0x41
 8002a8a:	221f      	movs	r2, #31
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	4019      	ands	r1, r3
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3b41      	subs	r3, #65	; 0x41
 8002aa4:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2b09      	cmp	r3, #9
 8002ab6:	d91c      	bls.n	8002af2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68d9      	ldr	r1, [r3, #12]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	3b1e      	subs	r3, #30
 8002aca:	2207      	movs	r2, #7
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	4019      	ands	r1, r3
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	6898      	ldr	r0, [r3, #8]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4613      	mov	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4413      	add	r3, r2
 8002ae2:	3b1e      	subs	r3, #30
 8002ae4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	60da      	str	r2, [r3, #12]
 8002af0:	e019      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6919      	ldr	r1, [r3, #16]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	4613      	mov	r3, r2
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4413      	add	r3, r2
 8002b02:	2207      	movs	r2, #7
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	4019      	ands	r1, r3
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	6898      	ldr	r0, [r3, #8]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b10      	cmp	r3, #16
 8002b2c:	d003      	beq.n	8002b36 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b32:	2b11      	cmp	r3, #17
 8002b34:	d132      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a1d      	ldr	r2, [pc, #116]	; (8002bb0 <HAL_ADC_ConfigChannel+0x1e4>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d125      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d126      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b5c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2b10      	cmp	r3, #16
 8002b64:	d11a      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b66:	4b13      	ldr	r3, [pc, #76]	; (8002bb4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_ADC_ConfigChannel+0x1ec>)
 8002b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b70:	0c9a      	lsrs	r2, r3, #18
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b7c:	e002      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f9      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x1b2>
 8002b8a:	e007      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b90:	f043 0220 	orr.w	r2, r3, #32
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	40012400 	.word	0x40012400
 8002bb4:	2000000c 	.word	0x2000000c
 8002bb8:	431bde83 	.word	0x431bde83

08002bbc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d039      	beq.n	8002c4e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f042 0201 	orr.w	r2, r2, #1
 8002be8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bea:	4b1b      	ldr	r3, [pc, #108]	; (8002c58 <ADC_Enable+0x9c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a1b      	ldr	r2, [pc, #108]	; (8002c5c <ADC_Enable+0xa0>)
 8002bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf4:	0c9b      	lsrs	r3, r3, #18
 8002bf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bf8:	e002      	b.n	8002c00 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f9      	bne.n	8002bfa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c06:	f7ff fc4d 	bl	80024a4 <HAL_GetTick>
 8002c0a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c0c:	e018      	b.n	8002c40 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c0e:	f7ff fc49 	bl	80024a4 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d911      	bls.n	8002c40 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c20:	f043 0210 	orr.w	r2, r3, #16
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	f043 0201 	orr.w	r2, r3, #1
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e007      	b.n	8002c50 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d1df      	bne.n	8002c0e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	2000000c 	.word	0x2000000c
 8002c5c:	431bde83 	.word	0x431bde83

08002c60 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d127      	bne.n	8002cca <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0201 	bic.w	r2, r2, #1
 8002c88:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c8a:	f7ff fc0b 	bl	80024a4 <HAL_GetTick>
 8002c8e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c90:	e014      	b.n	8002cbc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c92:	f7ff fc07 	bl	80024a4 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d90d      	bls.n	8002cbc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca4:	f043 0210 	orr.w	r2, r3, #16
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e007      	b.n	8002ccc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d0e3      	beq.n	8002c92 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bc80      	pop	{r7}
 8002ce4:	4770      	bx	lr
	...

08002ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cf8:	4b0c      	ldr	r3, [pc, #48]	; (8002d2c <__NVIC_SetPriorityGrouping+0x44>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d04:	4013      	ands	r3, r2
 8002d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d1a:	4a04      	ldr	r2, [pc, #16]	; (8002d2c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	60d3      	str	r3, [r2, #12]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d34:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <__NVIC_GetPriorityGrouping+0x18>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	f003 0307 	and.w	r3, r3, #7
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	db0b      	blt.n	8002d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	f003 021f 	and.w	r2, r3, #31
 8002d64:	4906      	ldr	r1, [pc, #24]	; (8002d80 <__NVIC_EnableIRQ+0x34>)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr
 8002d80:	e000e100 	.word	0xe000e100

08002d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	6039      	str	r1, [r7, #0]
 8002d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	db0a      	blt.n	8002dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	490c      	ldr	r1, [pc, #48]	; (8002dd0 <__NVIC_SetPriority+0x4c>)
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	0112      	lsls	r2, r2, #4
 8002da4:	b2d2      	uxtb	r2, r2
 8002da6:	440b      	add	r3, r1
 8002da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dac:	e00a      	b.n	8002dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	4908      	ldr	r1, [pc, #32]	; (8002dd4 <__NVIC_SetPriority+0x50>)
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	f003 030f 	and.w	r3, r3, #15
 8002dba:	3b04      	subs	r3, #4
 8002dbc:	0112      	lsls	r2, r2, #4
 8002dbe:	b2d2      	uxtb	r2, r2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	761a      	strb	r2, [r3, #24]
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	e000e100 	.word	0xe000e100
 8002dd4:	e000ed00 	.word	0xe000ed00

08002dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b089      	sub	sp, #36	; 0x24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	f1c3 0307 	rsb	r3, r3, #7
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	bf28      	it	cs
 8002df6:	2304      	movcs	r3, #4
 8002df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	2b06      	cmp	r3, #6
 8002e00:	d902      	bls.n	8002e08 <NVIC_EncodePriority+0x30>
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	3b03      	subs	r3, #3
 8002e06:	e000      	b.n	8002e0a <NVIC_EncodePriority+0x32>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43da      	mvns	r2, r3
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e20:	f04f 31ff 	mov.w	r1, #4294967295
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2a:	43d9      	mvns	r1, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	4313      	orrs	r3, r2
         );
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3724      	adds	r7, #36	; 0x24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e4c:	d301      	bcc.n	8002e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e00f      	b.n	8002e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e52:	4a0a      	ldr	r2, [pc, #40]	; (8002e7c <SysTick_Config+0x40>)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e5a:	210f      	movs	r1, #15
 8002e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e60:	f7ff ff90 	bl	8002d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <SysTick_Config+0x40>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e6a:	4b04      	ldr	r3, [pc, #16]	; (8002e7c <SysTick_Config+0x40>)
 8002e6c:	2207      	movs	r2, #7
 8002e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	e000e010 	.word	0xe000e010

08002e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff ff2d 	bl	8002ce8 <__NVIC_SetPriorityGrouping>
}
 8002e8e:	bf00      	nop
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b086      	sub	sp, #24
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	60b9      	str	r1, [r7, #8]
 8002ea0:	607a      	str	r2, [r7, #4]
 8002ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ea8:	f7ff ff42 	bl	8002d30 <__NVIC_GetPriorityGrouping>
 8002eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	68b9      	ldr	r1, [r7, #8]
 8002eb2:	6978      	ldr	r0, [r7, #20]
 8002eb4:	f7ff ff90 	bl	8002dd8 <NVIC_EncodePriority>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff ff5f 	bl	8002d84 <__NVIC_SetPriority>
}
 8002ec6:	bf00      	nop
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b082      	sub	sp, #8
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7ff ff35 	bl	8002d4c <__NVIC_EnableIRQ>
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b082      	sub	sp, #8
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff ffa2 	bl	8002e3c <SysTick_Config>
 8002ef8:	4603      	mov	r3, r0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
	...

08002f04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d005      	beq.n	8002f26 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	73fb      	strb	r3, [r7, #15]
 8002f24:	e051      	b.n	8002fca <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 020e 	bic.w	r2, r2, #14
 8002f34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0201 	bic.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a22      	ldr	r2, [pc, #136]	; (8002fd4 <HAL_DMA_Abort_IT+0xd0>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d029      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0xa0>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <HAL_DMA_Abort_IT+0xd4>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d022      	beq.n	8002fa0 <HAL_DMA_Abort_IT+0x9c>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a1f      	ldr	r2, [pc, #124]	; (8002fdc <HAL_DMA_Abort_IT+0xd8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d01a      	beq.n	8002f9a <HAL_DMA_Abort_IT+0x96>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a1d      	ldr	r2, [pc, #116]	; (8002fe0 <HAL_DMA_Abort_IT+0xdc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d012      	beq.n	8002f94 <HAL_DMA_Abort_IT+0x90>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a1c      	ldr	r2, [pc, #112]	; (8002fe4 <HAL_DMA_Abort_IT+0xe0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00a      	beq.n	8002f8e <HAL_DMA_Abort_IT+0x8a>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a1a      	ldr	r2, [pc, #104]	; (8002fe8 <HAL_DMA_Abort_IT+0xe4>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d102      	bne.n	8002f88 <HAL_DMA_Abort_IT+0x84>
 8002f82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f86:	e00e      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002f88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f8c:	e00b      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002f8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f92:	e008      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f98:	e005      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f9e:	e002      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	e000      	b.n	8002fa6 <HAL_DMA_Abort_IT+0xa2>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	4a11      	ldr	r2, [pc, #68]	; (8002fec <HAL_DMA_Abort_IT+0xe8>)
 8002fa8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4798      	blx	r3
    } 
  }
  return status;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40020008 	.word	0x40020008
 8002fd8:	4002001c 	.word	0x4002001c
 8002fdc:	40020030 	.word	0x40020030
 8002fe0:	40020044 	.word	0x40020044
 8002fe4:	40020058 	.word	0x40020058
 8002fe8:	4002006c 	.word	0x4002006c
 8002fec:	40020000 	.word	0x40020000

08002ff0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b08b      	sub	sp, #44	; 0x2c
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ffe:	2300      	movs	r3, #0
 8003000:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003002:	e169      	b.n	80032d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003004:	2201      	movs	r2, #1
 8003006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	69fa      	ldr	r2, [r7, #28]
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	429a      	cmp	r2, r3
 800301e:	f040 8158 	bne.w	80032d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	4a9a      	ldr	r2, [pc, #616]	; (8003290 <HAL_GPIO_Init+0x2a0>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d05e      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
 800302c:	4a98      	ldr	r2, [pc, #608]	; (8003290 <HAL_GPIO_Init+0x2a0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d875      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 8003032:	4a98      	ldr	r2, [pc, #608]	; (8003294 <HAL_GPIO_Init+0x2a4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d058      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
 8003038:	4a96      	ldr	r2, [pc, #600]	; (8003294 <HAL_GPIO_Init+0x2a4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d86f      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 800303e:	4a96      	ldr	r2, [pc, #600]	; (8003298 <HAL_GPIO_Init+0x2a8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d052      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
 8003044:	4a94      	ldr	r2, [pc, #592]	; (8003298 <HAL_GPIO_Init+0x2a8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d869      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 800304a:	4a94      	ldr	r2, [pc, #592]	; (800329c <HAL_GPIO_Init+0x2ac>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d04c      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
 8003050:	4a92      	ldr	r2, [pc, #584]	; (800329c <HAL_GPIO_Init+0x2ac>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d863      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 8003056:	4a92      	ldr	r2, [pc, #584]	; (80032a0 <HAL_GPIO_Init+0x2b0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d046      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
 800305c:	4a90      	ldr	r2, [pc, #576]	; (80032a0 <HAL_GPIO_Init+0x2b0>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d85d      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 8003062:	2b12      	cmp	r3, #18
 8003064:	d82a      	bhi.n	80030bc <HAL_GPIO_Init+0xcc>
 8003066:	2b12      	cmp	r3, #18
 8003068:	d859      	bhi.n	800311e <HAL_GPIO_Init+0x12e>
 800306a:	a201      	add	r2, pc, #4	; (adr r2, 8003070 <HAL_GPIO_Init+0x80>)
 800306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003070:	080030eb 	.word	0x080030eb
 8003074:	080030c5 	.word	0x080030c5
 8003078:	080030d7 	.word	0x080030d7
 800307c:	08003119 	.word	0x08003119
 8003080:	0800311f 	.word	0x0800311f
 8003084:	0800311f 	.word	0x0800311f
 8003088:	0800311f 	.word	0x0800311f
 800308c:	0800311f 	.word	0x0800311f
 8003090:	0800311f 	.word	0x0800311f
 8003094:	0800311f 	.word	0x0800311f
 8003098:	0800311f 	.word	0x0800311f
 800309c:	0800311f 	.word	0x0800311f
 80030a0:	0800311f 	.word	0x0800311f
 80030a4:	0800311f 	.word	0x0800311f
 80030a8:	0800311f 	.word	0x0800311f
 80030ac:	0800311f 	.word	0x0800311f
 80030b0:	0800311f 	.word	0x0800311f
 80030b4:	080030cd 	.word	0x080030cd
 80030b8:	080030e1 	.word	0x080030e1
 80030bc:	4a79      	ldr	r2, [pc, #484]	; (80032a4 <HAL_GPIO_Init+0x2b4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d013      	beq.n	80030ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030c2:	e02c      	b.n	800311e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	623b      	str	r3, [r7, #32]
          break;
 80030ca:	e029      	b.n	8003120 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	3304      	adds	r3, #4
 80030d2:	623b      	str	r3, [r7, #32]
          break;
 80030d4:	e024      	b.n	8003120 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	3308      	adds	r3, #8
 80030dc:	623b      	str	r3, [r7, #32]
          break;
 80030de:	e01f      	b.n	8003120 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	330c      	adds	r3, #12
 80030e6:	623b      	str	r3, [r7, #32]
          break;
 80030e8:	e01a      	b.n	8003120 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d102      	bne.n	80030f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030f2:	2304      	movs	r3, #4
 80030f4:	623b      	str	r3, [r7, #32]
          break;
 80030f6:	e013      	b.n	8003120 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d105      	bne.n	800310c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003100:	2308      	movs	r3, #8
 8003102:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69fa      	ldr	r2, [r7, #28]
 8003108:	611a      	str	r2, [r3, #16]
          break;
 800310a:	e009      	b.n	8003120 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800310c:	2308      	movs	r3, #8
 800310e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69fa      	ldr	r2, [r7, #28]
 8003114:	615a      	str	r2, [r3, #20]
          break;
 8003116:	e003      	b.n	8003120 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003118:	2300      	movs	r3, #0
 800311a:	623b      	str	r3, [r7, #32]
          break;
 800311c:	e000      	b.n	8003120 <HAL_GPIO_Init+0x130>
          break;
 800311e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2bff      	cmp	r3, #255	; 0xff
 8003124:	d801      	bhi.n	800312a <HAL_GPIO_Init+0x13a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	e001      	b.n	800312e <HAL_GPIO_Init+0x13e>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	3304      	adds	r3, #4
 800312e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	2bff      	cmp	r3, #255	; 0xff
 8003134:	d802      	bhi.n	800313c <HAL_GPIO_Init+0x14c>
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	e002      	b.n	8003142 <HAL_GPIO_Init+0x152>
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	3b08      	subs	r3, #8
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	210f      	movs	r1, #15
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	fa01 f303 	lsl.w	r3, r1, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	6a39      	ldr	r1, [r7, #32]
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	fa01 f303 	lsl.w	r3, r1, r3
 800315c:	431a      	orrs	r2, r3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	f000 80b1 	beq.w	80032d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003170:	4b4d      	ldr	r3, [pc, #308]	; (80032a8 <HAL_GPIO_Init+0x2b8>)
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	4a4c      	ldr	r2, [pc, #304]	; (80032a8 <HAL_GPIO_Init+0x2b8>)
 8003176:	f043 0301 	orr.w	r3, r3, #1
 800317a:	6193      	str	r3, [r2, #24]
 800317c:	4b4a      	ldr	r3, [pc, #296]	; (80032a8 <HAL_GPIO_Init+0x2b8>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	60bb      	str	r3, [r7, #8]
 8003186:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003188:	4a48      	ldr	r2, [pc, #288]	; (80032ac <HAL_GPIO_Init+0x2bc>)
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	3302      	adds	r3, #2
 8003190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003194:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	220f      	movs	r2, #15
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	43db      	mvns	r3, r3
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	4013      	ands	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a40      	ldr	r2, [pc, #256]	; (80032b0 <HAL_GPIO_Init+0x2c0>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d013      	beq.n	80031dc <HAL_GPIO_Init+0x1ec>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3f      	ldr	r2, [pc, #252]	; (80032b4 <HAL_GPIO_Init+0x2c4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d00d      	beq.n	80031d8 <HAL_GPIO_Init+0x1e8>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a3e      	ldr	r2, [pc, #248]	; (80032b8 <HAL_GPIO_Init+0x2c8>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d007      	beq.n	80031d4 <HAL_GPIO_Init+0x1e4>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a3d      	ldr	r2, [pc, #244]	; (80032bc <HAL_GPIO_Init+0x2cc>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d101      	bne.n	80031d0 <HAL_GPIO_Init+0x1e0>
 80031cc:	2303      	movs	r3, #3
 80031ce:	e006      	b.n	80031de <HAL_GPIO_Init+0x1ee>
 80031d0:	2304      	movs	r3, #4
 80031d2:	e004      	b.n	80031de <HAL_GPIO_Init+0x1ee>
 80031d4:	2302      	movs	r3, #2
 80031d6:	e002      	b.n	80031de <HAL_GPIO_Init+0x1ee>
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <HAL_GPIO_Init+0x1ee>
 80031dc:	2300      	movs	r3, #0
 80031de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e0:	f002 0203 	and.w	r2, r2, #3
 80031e4:	0092      	lsls	r2, r2, #2
 80031e6:	4093      	lsls	r3, r2
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031ee:	492f      	ldr	r1, [pc, #188]	; (80032ac <HAL_GPIO_Init+0x2bc>)
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	089b      	lsrs	r3, r3, #2
 80031f4:	3302      	adds	r3, #2
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d006      	beq.n	8003216 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	492c      	ldr	r1, [pc, #176]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	4313      	orrs	r3, r2
 8003212:	600b      	str	r3, [r1, #0]
 8003214:	e006      	b.n	8003224 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003216:	4b2a      	ldr	r3, [pc, #168]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	43db      	mvns	r3, r3
 800321e:	4928      	ldr	r1, [pc, #160]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003220:	4013      	ands	r3, r2
 8003222:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d006      	beq.n	800323e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003230:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	4922      	ldr	r1, [pc, #136]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
 800323c:	e006      	b.n	800324c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800323e:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	43db      	mvns	r3, r3
 8003246:	491e      	ldr	r1, [pc, #120]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003248:	4013      	ands	r3, r2
 800324a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d006      	beq.n	8003266 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	4918      	ldr	r1, [pc, #96]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	608b      	str	r3, [r1, #8]
 8003264:	e006      	b.n	8003274 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003266:	4b16      	ldr	r3, [pc, #88]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	43db      	mvns	r3, r3
 800326e:	4914      	ldr	r1, [pc, #80]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003270:	4013      	ands	r3, r2
 8003272:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d021      	beq.n	80032c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003280:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	490e      	ldr	r1, [pc, #56]	; (80032c0 <HAL_GPIO_Init+0x2d0>)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	4313      	orrs	r3, r2
 800328a:	60cb      	str	r3, [r1, #12]
 800328c:	e021      	b.n	80032d2 <HAL_GPIO_Init+0x2e2>
 800328e:	bf00      	nop
 8003290:	10320000 	.word	0x10320000
 8003294:	10310000 	.word	0x10310000
 8003298:	10220000 	.word	0x10220000
 800329c:	10210000 	.word	0x10210000
 80032a0:	10120000 	.word	0x10120000
 80032a4:	10110000 	.word	0x10110000
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40010000 	.word	0x40010000
 80032b0:	40010800 	.word	0x40010800
 80032b4:	40010c00 	.word	0x40010c00
 80032b8:	40011000 	.word	0x40011000
 80032bc:	40011400 	.word	0x40011400
 80032c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032c4:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <HAL_GPIO_Init+0x304>)
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	4909      	ldr	r1, [pc, #36]	; (80032f4 <HAL_GPIO_Init+0x304>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	3301      	adds	r3, #1
 80032d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f47f ae8e 	bne.w	8003004 <HAL_GPIO_Init+0x14>
  }
}
 80032e8:	bf00      	nop
 80032ea:	bf00      	nop
 80032ec:	372c      	adds	r7, #44	; 0x2c
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr
 80032f4:	40010400 	.word	0x40010400

080032f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	460b      	mov	r3, r1
 8003302:	807b      	strh	r3, [r7, #2]
 8003304:	4613      	mov	r3, r2
 8003306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003308:	787b      	ldrb	r3, [r7, #1]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800330e:	887a      	ldrh	r2, [r7, #2]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003314:	e003      	b.n	800331e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003316:	887b      	ldrh	r3, [r7, #2]
 8003318:	041a      	lsls	r2, r3, #16
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr

08003328 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	460b      	mov	r3, r1
 8003332:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800333a:	887a      	ldrh	r2, [r7, #2]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4013      	ands	r3, r2
 8003340:	041a      	lsls	r2, r3, #16
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	43d9      	mvns	r1, r3
 8003346:	887b      	ldrh	r3, [r7, #2]
 8003348:	400b      	ands	r3, r1
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	611a      	str	r2, [r3, #16]
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr
	...

0800335c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e26c      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8087 	beq.w	800348a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800337c:	4b92      	ldr	r3, [pc, #584]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b04      	cmp	r3, #4
 8003386:	d00c      	beq.n	80033a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003388:	4b8f      	ldr	r3, [pc, #572]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 030c 	and.w	r3, r3, #12
 8003390:	2b08      	cmp	r3, #8
 8003392:	d112      	bne.n	80033ba <HAL_RCC_OscConfig+0x5e>
 8003394:	4b8c      	ldr	r3, [pc, #560]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800339c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033a0:	d10b      	bne.n	80033ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a2:	4b89      	ldr	r3, [pc, #548]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d06c      	beq.n	8003488 <HAL_RCC_OscConfig+0x12c>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d168      	bne.n	8003488 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e246      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033c2:	d106      	bne.n	80033d2 <HAL_RCC_OscConfig+0x76>
 80033c4:	4b80      	ldr	r3, [pc, #512]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a7f      	ldr	r2, [pc, #508]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ce:	6013      	str	r3, [r2, #0]
 80033d0:	e02e      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10c      	bne.n	80033f4 <HAL_RCC_OscConfig+0x98>
 80033da:	4b7b      	ldr	r3, [pc, #492]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a7a      	ldr	r2, [pc, #488]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	4b78      	ldr	r3, [pc, #480]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a77      	ldr	r2, [pc, #476]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	e01d      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033fc:	d10c      	bne.n	8003418 <HAL_RCC_OscConfig+0xbc>
 80033fe:	4b72      	ldr	r3, [pc, #456]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a71      	ldr	r2, [pc, #452]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	4b6f      	ldr	r3, [pc, #444]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a6e      	ldr	r2, [pc, #440]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	e00b      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 8003418:	4b6b      	ldr	r3, [pc, #428]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a6a      	ldr	r2, [pc, #424]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800341e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b68      	ldr	r3, [pc, #416]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a67      	ldr	r2, [pc, #412]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800342a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800342e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d013      	beq.n	8003460 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7ff f834 	bl	80024a4 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003440:	f7ff f830 	bl	80024a4 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b64      	cmp	r3, #100	; 0x64
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e1fa      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003452:	4b5d      	ldr	r3, [pc, #372]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0xe4>
 800345e:	e014      	b.n	800348a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003460:	f7ff f820 	bl	80024a4 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003468:	f7ff f81c 	bl	80024a4 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	; 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e1e6      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347a:	4b53      	ldr	r3, [pc, #332]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1f0      	bne.n	8003468 <HAL_RCC_OscConfig+0x10c>
 8003486:	e000      	b.n	800348a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d063      	beq.n	800355e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003496:	4b4c      	ldr	r3, [pc, #304]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00b      	beq.n	80034ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034a2:	4b49      	ldr	r3, [pc, #292]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 030c 	and.w	r3, r3, #12
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d11c      	bne.n	80034e8 <HAL_RCC_OscConfig+0x18c>
 80034ae:	4b46      	ldr	r3, [pc, #280]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d116      	bne.n	80034e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ba:	4b43      	ldr	r3, [pc, #268]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <HAL_RCC_OscConfig+0x176>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d001      	beq.n	80034d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e1ba      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d2:	4b3d      	ldr	r3, [pc, #244]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	4939      	ldr	r1, [pc, #228]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e6:	e03a      	b.n	800355e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d020      	beq.n	8003532 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034f0:	4b36      	ldr	r3, [pc, #216]	; (80035cc <HAL_RCC_OscConfig+0x270>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f6:	f7fe ffd5 	bl	80024a4 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034fc:	e008      	b.n	8003510 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034fe:	f7fe ffd1 	bl	80024a4 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e19b      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003510:	4b2d      	ldr	r3, [pc, #180]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0f0      	beq.n	80034fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800351c:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4927      	ldr	r1, [pc, #156]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800352c:	4313      	orrs	r3, r2
 800352e:	600b      	str	r3, [r1, #0]
 8003530:	e015      	b.n	800355e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003532:	4b26      	ldr	r3, [pc, #152]	; (80035cc <HAL_RCC_OscConfig+0x270>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003538:	f7fe ffb4 	bl	80024a4 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003540:	f7fe ffb0 	bl	80024a4 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e17a      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003552:	4b1d      	ldr	r3, [pc, #116]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	d03a      	beq.n	80035e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d019      	beq.n	80035a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003572:	4b17      	ldr	r3, [pc, #92]	; (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003574:	2201      	movs	r2, #1
 8003576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003578:	f7fe ff94 	bl	80024a4 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003580:	f7fe ff90 	bl	80024a4 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e15a      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003592:	4b0d      	ldr	r3, [pc, #52]	; (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800359e:	2001      	movs	r0, #1
 80035a0:	f000 fad8 	bl	8003b54 <RCC_Delay>
 80035a4:	e01c      	b.n	80035e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <HAL_RCC_OscConfig+0x274>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ac:	f7fe ff7a 	bl	80024a4 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b2:	e00f      	b.n	80035d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b4:	f7fe ff76 	bl	80024a4 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d908      	bls.n	80035d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e140      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
 80035c6:	bf00      	nop
 80035c8:	40021000 	.word	0x40021000
 80035cc:	42420000 	.word	0x42420000
 80035d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d4:	4b9e      	ldr	r3, [pc, #632]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1e9      	bne.n	80035b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 80a6 	beq.w	800373a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035f2:	4b97      	ldr	r3, [pc, #604]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10d      	bne.n	800361a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035fe:	4b94      	ldr	r3, [pc, #592]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	4a93      	ldr	r2, [pc, #588]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003608:	61d3      	str	r3, [r2, #28]
 800360a:	4b91      	ldr	r3, [pc, #580]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003612:	60bb      	str	r3, [r7, #8]
 8003614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003616:	2301      	movs	r3, #1
 8003618:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	4b8e      	ldr	r3, [pc, #568]	; (8003854 <HAL_RCC_OscConfig+0x4f8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003622:	2b00      	cmp	r3, #0
 8003624:	d118      	bne.n	8003658 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003626:	4b8b      	ldr	r3, [pc, #556]	; (8003854 <HAL_RCC_OscConfig+0x4f8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a8a      	ldr	r2, [pc, #552]	; (8003854 <HAL_RCC_OscConfig+0x4f8>)
 800362c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003632:	f7fe ff37 	bl	80024a4 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363a:	f7fe ff33 	bl	80024a4 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b64      	cmp	r3, #100	; 0x64
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e0fd      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364c:	4b81      	ldr	r3, [pc, #516]	; (8003854 <HAL_RCC_OscConfig+0x4f8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d106      	bne.n	800366e <HAL_RCC_OscConfig+0x312>
 8003660:	4b7b      	ldr	r3, [pc, #492]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	4a7a      	ldr	r2, [pc, #488]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6213      	str	r3, [r2, #32]
 800366c:	e02d      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10c      	bne.n	8003690 <HAL_RCC_OscConfig+0x334>
 8003676:	4b76      	ldr	r3, [pc, #472]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	4a75      	ldr	r2, [pc, #468]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800367c:	f023 0301 	bic.w	r3, r3, #1
 8003680:	6213      	str	r3, [r2, #32]
 8003682:	4b73      	ldr	r3, [pc, #460]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	4a72      	ldr	r2, [pc, #456]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003688:	f023 0304 	bic.w	r3, r3, #4
 800368c:	6213      	str	r3, [r2, #32]
 800368e:	e01c      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	2b05      	cmp	r3, #5
 8003696:	d10c      	bne.n	80036b2 <HAL_RCC_OscConfig+0x356>
 8003698:	4b6d      	ldr	r3, [pc, #436]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4a6c      	ldr	r2, [pc, #432]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800369e:	f043 0304 	orr.w	r3, r3, #4
 80036a2:	6213      	str	r3, [r2, #32]
 80036a4:	4b6a      	ldr	r3, [pc, #424]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	4a69      	ldr	r2, [pc, #420]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	6213      	str	r3, [r2, #32]
 80036b0:	e00b      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 80036b2:	4b67      	ldr	r3, [pc, #412]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4a66      	ldr	r2, [pc, #408]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	4b64      	ldr	r3, [pc, #400]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4a63      	ldr	r2, [pc, #396]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d015      	beq.n	80036fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d2:	f7fe fee7 	bl	80024a4 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	e00a      	b.n	80036f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036da:	f7fe fee3 	bl	80024a4 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e0ab      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f0:	4b57      	ldr	r3, [pc, #348]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0ee      	beq.n	80036da <HAL_RCC_OscConfig+0x37e>
 80036fc:	e014      	b.n	8003728 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fe:	f7fe fed1 	bl	80024a4 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	e00a      	b.n	800371c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003706:	f7fe fecd 	bl	80024a4 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f241 3288 	movw	r2, #5000	; 0x1388
 8003714:	4293      	cmp	r3, r2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e095      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371c:	4b4c      	ldr	r3, [pc, #304]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ee      	bne.n	8003706 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003728:	7dfb      	ldrb	r3, [r7, #23]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d105      	bne.n	800373a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372e:	4b48      	ldr	r3, [pc, #288]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	4a47      	ldr	r2, [pc, #284]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003734:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003738:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 8081 	beq.w	8003846 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003744:	4b42      	ldr	r3, [pc, #264]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d061      	beq.n	8003814 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d146      	bne.n	80037e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003758:	4b3f      	ldr	r3, [pc, #252]	; (8003858 <HAL_RCC_OscConfig+0x4fc>)
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7fe fea1 	bl	80024a4 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003766:	f7fe fe9d 	bl	80024a4 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e067      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003778:	4b35      	ldr	r3, [pc, #212]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f0      	bne.n	8003766 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800378c:	d108      	bne.n	80037a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800378e:	4b30      	ldr	r3, [pc, #192]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	492d      	ldr	r1, [pc, #180]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037a0:	4b2b      	ldr	r3, [pc, #172]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a19      	ldr	r1, [r3, #32]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	430b      	orrs	r3, r1
 80037b2:	4927      	ldr	r1, [pc, #156]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b8:	4b27      	ldr	r3, [pc, #156]	; (8003858 <HAL_RCC_OscConfig+0x4fc>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037be:	f7fe fe71 	bl	80024a4 <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c6:	f7fe fe6d 	bl	80024a4 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e037      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037d8:	4b1d      	ldr	r3, [pc, #116]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x46a>
 80037e4:	e02f      	b.n	8003846 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e6:	4b1c      	ldr	r3, [pc, #112]	; (8003858 <HAL_RCC_OscConfig+0x4fc>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ec:	f7fe fe5a 	bl	80024a4 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f4:	f7fe fe56 	bl	80024a4 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e020      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003806:	4b12      	ldr	r3, [pc, #72]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1f0      	bne.n	80037f4 <HAL_RCC_OscConfig+0x498>
 8003812:	e018      	b.n	8003846 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d101      	bne.n	8003820 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e013      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003820:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <HAL_RCC_OscConfig+0x4f4>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	429a      	cmp	r2, r3
 8003832:	d106      	bne.n	8003842 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800383e:	429a      	cmp	r2, r3
 8003840:	d001      	beq.n	8003846 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40021000 	.word	0x40021000
 8003854:	40007000 	.word	0x40007000
 8003858:	42420060 	.word	0x42420060

0800385c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0d0      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003870:	4b6a      	ldr	r3, [pc, #424]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	429a      	cmp	r2, r3
 800387c:	d910      	bls.n	80038a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800387e:	4b67      	ldr	r3, [pc, #412]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 0207 	bic.w	r2, r3, #7
 8003886:	4965      	ldr	r1, [pc, #404]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800388e:	4b63      	ldr	r3, [pc, #396]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0307 	and.w	r3, r3, #7
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	d001      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0b8      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d020      	beq.n	80038ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038b8:	4b59      	ldr	r3, [pc, #356]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	4a58      	ldr	r2, [pc, #352]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038d0:	4b53      	ldr	r3, [pc, #332]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a52      	ldr	r2, [pc, #328]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80038da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038dc:	4b50      	ldr	r3, [pc, #320]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	494d      	ldr	r1, [pc, #308]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d040      	beq.n	800397c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d107      	bne.n	8003912 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003902:	4b47      	ldr	r3, [pc, #284]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d115      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e07f      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b02      	cmp	r3, #2
 8003918:	d107      	bne.n	800392a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391a:	4b41      	ldr	r3, [pc, #260]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d109      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e073      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392a:	4b3d      	ldr	r3, [pc, #244]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e06b      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800393a:	4b39      	ldr	r3, [pc, #228]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f023 0203 	bic.w	r2, r3, #3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	4936      	ldr	r1, [pc, #216]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800394c:	f7fe fdaa 	bl	80024a4 <HAL_GetTick>
 8003950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003952:	e00a      	b.n	800396a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003954:	f7fe fda6 	bl	80024a4 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003962:	4293      	cmp	r3, r2
 8003964:	d901      	bls.n	800396a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e053      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396a:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f003 020c 	and.w	r2, r3, #12
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	429a      	cmp	r2, r3
 800397a:	d1eb      	bne.n	8003954 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800397c:	4b27      	ldr	r3, [pc, #156]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d210      	bcs.n	80039ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398a:	4b24      	ldr	r3, [pc, #144]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 0207 	bic.w	r2, r3, #7
 8003992:	4922      	ldr	r1, [pc, #136]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	4313      	orrs	r3, r2
 8003998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800399a:	4b20      	ldr	r3, [pc, #128]	; (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d001      	beq.n	80039ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e032      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d008      	beq.n	80039ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b8:	4b19      	ldr	r3, [pc, #100]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	4916      	ldr	r1, [pc, #88]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d009      	beq.n	80039ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039d6:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	490e      	ldr	r1, [pc, #56]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ea:	f000 f821 	bl	8003a30 <HAL_RCC_GetSysClockFreq>
 80039ee:	4602      	mov	r2, r0
 80039f0:	4b0b      	ldr	r3, [pc, #44]	; (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	490a      	ldr	r1, [pc, #40]	; (8003a24 <HAL_RCC_ClockConfig+0x1c8>)
 80039fc:	5ccb      	ldrb	r3, [r1, r3]
 80039fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003a02:	4a09      	ldr	r2, [pc, #36]	; (8003a28 <HAL_RCC_ClockConfig+0x1cc>)
 8003a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a06:	4b09      	ldr	r3, [pc, #36]	; (8003a2c <HAL_RCC_ClockConfig+0x1d0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe fd08 	bl	8002420 <HAL_InitTick>

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40022000 	.word	0x40022000
 8003a20:	40021000 	.word	0x40021000
 8003a24:	08007990 	.word	0x08007990
 8003a28:	2000000c 	.word	0x2000000c
 8003a2c:	20000010 	.word	0x20000010

08003a30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a30:	b490      	push	{r4, r7}
 8003a32:	b08a      	sub	sp, #40	; 0x28
 8003a34:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a36:	4b2a      	ldr	r3, [pc, #168]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a38:	1d3c      	adds	r4, r7, #4
 8003a3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a40:	f240 2301 	movw	r3, #513	; 0x201
 8003a44:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	627b      	str	r3, [r7, #36]	; 0x24
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a5a:	4b22      	ldr	r3, [pc, #136]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d002      	beq.n	8003a70 <HAL_RCC_GetSysClockFreq+0x40>
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d003      	beq.n	8003a76 <HAL_RCC_GetSysClockFreq+0x46>
 8003a6e:	e02d      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a70:	4b1d      	ldr	r3, [pc, #116]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a72:	623b      	str	r3, [r7, #32]
      break;
 8003a74:	e02d      	b.n	8003ad2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	0c9b      	lsrs	r3, r3, #18
 8003a7a:	f003 030f 	and.w	r3, r3, #15
 8003a7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a82:	4413      	add	r3, r2
 8003a84:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a88:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d013      	beq.n	8003abc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a94:	4b13      	ldr	r3, [pc, #76]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	0c5b      	lsrs	r3, r3, #17
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003aa2:	4413      	add	r3, r2
 8003aa4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003aa8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	4a0e      	ldr	r2, [pc, #56]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aae:	fb02 f203 	mul.w	r2, r2, r3
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aba:	e004      	b.n	8003ac6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	4a0b      	ldr	r2, [pc, #44]	; (8003aec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ac0:	fb02 f303 	mul.w	r3, r2, r3
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	623b      	str	r3, [r7, #32]
      break;
 8003aca:	e002      	b.n	8003ad2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003acc:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ace:	623b      	str	r3, [r7, #32]
      break;
 8003ad0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3728      	adds	r7, #40	; 0x28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc90      	pop	{r4, r7}
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	08007920 	.word	0x08007920
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	007a1200 	.word	0x007a1200
 8003aec:	003d0900 	.word	0x003d0900

08003af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003af4:	4b02      	ldr	r3, [pc, #8]	; (8003b00 <HAL_RCC_GetHCLKFreq+0x10>)
 8003af6:	681b      	ldr	r3, [r3, #0]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr
 8003b00:	2000000c 	.word	0x2000000c

08003b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b08:	f7ff fff2 	bl	8003af0 <HAL_RCC_GetHCLKFreq>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	4b05      	ldr	r3, [pc, #20]	; (8003b24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	0a1b      	lsrs	r3, r3, #8
 8003b14:	f003 0307 	and.w	r3, r3, #7
 8003b18:	4903      	ldr	r1, [pc, #12]	; (8003b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b1a:	5ccb      	ldrb	r3, [r1, r3]
 8003b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40021000 	.word	0x40021000
 8003b28:	080079a0 	.word	0x080079a0

08003b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b30:	f7ff ffde 	bl	8003af0 <HAL_RCC_GetHCLKFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b05      	ldr	r3, [pc, #20]	; (8003b4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	0adb      	lsrs	r3, r3, #11
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	4903      	ldr	r1, [pc, #12]	; (8003b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	080079a0 	.word	0x080079a0

08003b54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <RCC_Delay+0x34>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a0a      	ldr	r2, [pc, #40]	; (8003b8c <RCC_Delay+0x38>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	0a5b      	lsrs	r3, r3, #9
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b70:	bf00      	nop
  }
  while (Delay --);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	1e5a      	subs	r2, r3, #1
 8003b76:	60fa      	str	r2, [r7, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1f9      	bne.n	8003b70 <RCC_Delay+0x1c>
}
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr
 8003b88:	2000000c 	.word	0x2000000c
 8003b8c:	10624dd3 	.word	0x10624dd3

08003b90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d07d      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003bac:	2300      	movs	r3, #0
 8003bae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb0:	4b4f      	ldr	r3, [pc, #316]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10d      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bbc:	4b4c      	ldr	r3, [pc, #304]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	4a4b      	ldr	r2, [pc, #300]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc6:	61d3      	str	r3, [r2, #28]
 8003bc8:	4b49      	ldr	r3, [pc, #292]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd8:	4b46      	ldr	r3, [pc, #280]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d118      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003be4:	4b43      	ldr	r3, [pc, #268]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a42      	ldr	r2, [pc, #264]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf0:	f7fe fc58 	bl	80024a4 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf6:	e008      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf8:	f7fe fc54 	bl	80024a4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	; 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e06d      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	4b3a      	ldr	r3, [pc, #232]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c16:	4b36      	ldr	r3, [pc, #216]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d02e      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d027      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c34:	4b2e      	ldr	r3, [pc, #184]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c3c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	; (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c40:	2201      	movs	r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c44:	4b2c      	ldr	r3, [pc, #176]	; (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c4a:	4a29      	ldr	r2, [pc, #164]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d014      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5a:	f7fe fc23 	bl	80024a4 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	e00a      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c62:	f7fe fc1f 	bl	80024a4 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e036      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c78:	4b1d      	ldr	r3, [pc, #116]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0ee      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c84:	4b1a      	ldr	r3, [pc, #104]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4917      	ldr	r1, [pc, #92]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c96:	7dfb      	ldrb	r3, [r7, #23]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d105      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9c:	4b14      	ldr	r3, [pc, #80]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	4a13      	ldr	r2, [pc, #76]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cb4:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	490b      	ldr	r1, [pc, #44]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0310 	and.w	r3, r3, #16
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cd2:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	4904      	ldr	r1, [pc, #16]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	40007000 	.word	0x40007000
 8003cf8:	42420440 	.word	0x42420440

08003cfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e076      	b.n	8003dfc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d108      	bne.n	8003d28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d1e:	d009      	beq.n	8003d34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	61da      	str	r2, [r3, #28]
 8003d26:	e005      	b.n	8003d34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7fe f810 	bl	8001d74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	431a      	orrs	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db8:	ea42 0103 	orr.w	r1, r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	0c1a      	lsrs	r2, r3, #16
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f002 0204 	and.w	r2, r2, #4
 8003dda:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	69da      	ldr	r2, [r3, #28]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	4613      	mov	r3, r2
 8003e12:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_SPI_Transmit+0x22>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e126      	b.n	8004074 <HAL_SPI_Transmit+0x270>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e2e:	f7fe fb39 	bl	80024a4 <HAL_GetTick>
 8003e32:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e34:	88fb      	ldrh	r3, [r7, #6]
 8003e36:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d002      	beq.n	8003e4a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e44:	2302      	movs	r3, #2
 8003e46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e48:	e10b      	b.n	8004062 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <HAL_SPI_Transmit+0x52>
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d102      	bne.n	8003e5c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e5a:	e102      	b.n	8004062 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2203      	movs	r2, #3
 8003e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	88fa      	ldrh	r2, [r7, #6]
 8003e74:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	88fa      	ldrh	r2, [r7, #6]
 8003e7a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ea2:	d10f      	bne.n	8003ec4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eb2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ec2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d007      	beq.n	8003ee2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ee0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eea:	d14b      	bne.n	8003f84 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_SPI_Transmit+0xf6>
 8003ef4:	8afb      	ldrh	r3, [r7, #22]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d13e      	bne.n	8003f78 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efe:	881a      	ldrh	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0a:	1c9a      	adds	r2, r3, #2
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f1e:	e02b      	b.n	8003f78 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d112      	bne.n	8003f54 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	881a      	ldrh	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	1c9a      	adds	r2, r3, #2
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f52:	e011      	b.n	8003f78 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f54:	f7fe faa6 	bl	80024a4 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d803      	bhi.n	8003f6c <HAL_SPI_Transmit+0x168>
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6a:	d102      	bne.n	8003f72 <HAL_SPI_Transmit+0x16e>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d102      	bne.n	8003f78 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f76:	e074      	b.n	8004062 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1ce      	bne.n	8003f20 <HAL_SPI_Transmit+0x11c>
 8003f82:	e04c      	b.n	800401e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <HAL_SPI_Transmit+0x18e>
 8003f8c:	8afb      	ldrh	r3, [r7, #22]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d140      	bne.n	8004014 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	7812      	ldrb	r2, [r2, #0]
 8003f9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fb8:	e02c      	b.n	8004014 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d113      	bne.n	8003ff0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	330c      	adds	r3, #12
 8003fd2:	7812      	ldrb	r2, [r2, #0]
 8003fd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	86da      	strh	r2, [r3, #54]	; 0x36
 8003fee:	e011      	b.n	8004014 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ff0:	f7fe fa58 	bl	80024a4 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	683a      	ldr	r2, [r7, #0]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d803      	bhi.n	8004008 <HAL_SPI_Transmit+0x204>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004006:	d102      	bne.n	800400e <HAL_SPI_Transmit+0x20a>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d102      	bne.n	8004014 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004012:	e026      	b.n	8004062 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1cd      	bne.n	8003fba <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	6839      	ldr	r1, [r7, #0]
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fbb8 	bl	8004798 <SPI_EndRxTxTransaction>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d002      	beq.n	8004034 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2220      	movs	r2, #32
 8004032:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10a      	bne.n	8004052 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800403c:	2300      	movs	r3, #0
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	613b      	str	r3, [r7, #16]
 8004050:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	2b00      	cmp	r3, #0
 8004058:	d002      	beq.n	8004060 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	77fb      	strb	r3, [r7, #31]
 800405e:	e000      	b.n	8004062 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004060:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004072:	7ffb      	ldrb	r3, [r7, #31]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3720      	adds	r7, #32
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	4613      	mov	r3, r2
 800408a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004098:	d112      	bne.n	80040c0 <HAL_SPI_Receive+0x44>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10e      	bne.n	80040c0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2204      	movs	r2, #4
 80040a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80040aa:	88fa      	ldrh	r2, [r7, #6]
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	4613      	mov	r3, r2
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	68b9      	ldr	r1, [r7, #8]
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 f8f1 	bl	800429e <HAL_SPI_TransmitReceive>
 80040bc:	4603      	mov	r3, r0
 80040be:	e0ea      	b.n	8004296 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d101      	bne.n	80040ce <HAL_SPI_Receive+0x52>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e0e3      	b.n	8004296 <HAL_SPI_Receive+0x21a>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040d6:	f7fe f9e5 	bl	80024a4 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d002      	beq.n	80040ee <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
 80040ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040ec:	e0ca      	b.n	8004284 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <HAL_SPI_Receive+0x7e>
 80040f4:	88fb      	ldrh	r3, [r7, #6]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d102      	bne.n	8004100 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040fe:	e0c1      	b.n	8004284 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2204      	movs	r2, #4
 8004104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	88fa      	ldrh	r2, [r7, #6]
 8004118:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	88fa      	ldrh	r2, [r7, #6]
 800411e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004146:	d10f      	bne.n	8004168 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004156:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004166:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b40      	cmp	r3, #64	; 0x40
 8004174:	d007      	beq.n	8004186 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004184:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d162      	bne.n	8004254 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800418e:	e02e      	b.n	80041ee <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b01      	cmp	r3, #1
 800419c:	d115      	bne.n	80041ca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f103 020c 	add.w	r2, r3, #12
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041aa:	7812      	ldrb	r2, [r2, #0]
 80041ac:	b2d2      	uxtb	r2, r2
 80041ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	1c5a      	adds	r2, r3, #1
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041c8:	e011      	b.n	80041ee <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ca:	f7fe f96b 	bl	80024a4 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d803      	bhi.n	80041e2 <HAL_SPI_Receive+0x166>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e0:	d102      	bne.n	80041e8 <HAL_SPI_Receive+0x16c>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d102      	bne.n	80041ee <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	75fb      	strb	r3, [r7, #23]
          goto error;
 80041ec:	e04a      	b.n	8004284 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1cb      	bne.n	8004190 <HAL_SPI_Receive+0x114>
 80041f8:	e031      	b.n	800425e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d113      	bne.n	8004230 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004212:	b292      	uxth	r2, r2
 8004214:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421a:	1c9a      	adds	r2, r3, #2
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004224:	b29b      	uxth	r3, r3
 8004226:	3b01      	subs	r3, #1
 8004228:	b29a      	uxth	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800422e:	e011      	b.n	8004254 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004230:	f7fe f938 	bl	80024a4 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	429a      	cmp	r2, r3
 800423e:	d803      	bhi.n	8004248 <HAL_SPI_Receive+0x1cc>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004246:	d102      	bne.n	800424e <HAL_SPI_Receive+0x1d2>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d102      	bne.n	8004254 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004252:	e017      	b.n	8004284 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1cd      	bne.n	80041fa <HAL_SPI_Receive+0x17e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	6839      	ldr	r1, [r7, #0]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fa46 	bl	80046f4 <SPI_EndRxTransaction>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	75fb      	strb	r3, [r7, #23]
 8004280:	e000      	b.n	8004284 <HAL_SPI_Receive+0x208>
  }

error :
 8004282:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004294:	7dfb      	ldrb	r3, [r7, #23]
}
 8004296:	4618      	mov	r0, r3
 8004298:	3718      	adds	r7, #24
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b08c      	sub	sp, #48	; 0x30
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	60f8      	str	r0, [r7, #12]
 80042a6:	60b9      	str	r1, [r7, #8]
 80042a8:	607a      	str	r2, [r7, #4]
 80042aa:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80042ac:	2301      	movs	r3, #1
 80042ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_SPI_TransmitReceive+0x26>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e18a      	b.n	80045da <HAL_SPI_TransmitReceive+0x33c>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042cc:	f7fe f8ea 	bl	80024a4 <HAL_GetTick>
 80042d0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80042e2:	887b      	ldrh	r3, [r7, #2]
 80042e4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d00f      	beq.n	800430e <HAL_SPI_TransmitReceive+0x70>
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042f4:	d107      	bne.n	8004306 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d103      	bne.n	8004306 <HAL_SPI_TransmitReceive+0x68>
 80042fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004302:	2b04      	cmp	r3, #4
 8004304:	d003      	beq.n	800430e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004306:	2302      	movs	r3, #2
 8004308:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800430c:	e15b      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <HAL_SPI_TransmitReceive+0x82>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <HAL_SPI_TransmitReceive+0x82>
 800431a:	887b      	ldrh	r3, [r7, #2]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d103      	bne.n	8004328 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004326:	e14e      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b04      	cmp	r3, #4
 8004332:	d003      	beq.n	800433c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2205      	movs	r2, #5
 8004338:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	887a      	ldrh	r2, [r7, #2]
 800434c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	887a      	ldrh	r2, [r7, #2]
 8004352:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	887a      	ldrh	r2, [r7, #2]
 800435e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	887a      	ldrh	r2, [r7, #2]
 8004364:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437c:	2b40      	cmp	r3, #64	; 0x40
 800437e:	d007      	beq.n	8004390 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800438e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004398:	d178      	bne.n	800448c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_TransmitReceive+0x10a>
 80043a2:	8b7b      	ldrh	r3, [r7, #26]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d166      	bne.n	8004476 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ac:	881a      	ldrh	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b8:	1c9a      	adds	r2, r3, #2
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043cc:	e053      	b.n	8004476 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d11b      	bne.n	8004414 <HAL_SPI_TransmitReceive+0x176>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d016      	beq.n	8004414 <HAL_SPI_TransmitReceive+0x176>
 80043e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d113      	bne.n	8004414 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f0:	881a      	ldrh	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fc:	1c9a      	adds	r2, r3, #2
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b01      	cmp	r3, #1
 8004420:	d119      	bne.n	8004456 <HAL_SPI_TransmitReceive+0x1b8>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d014      	beq.n	8004456 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004436:	b292      	uxth	r2, r2
 8004438:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443e:	1c9a      	adds	r2, r3, #2
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004448:	b29b      	uxth	r3, r3
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004452:	2301      	movs	r3, #1
 8004454:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004456:	f7fe f825 	bl	80024a4 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004462:	429a      	cmp	r2, r3
 8004464:	d807      	bhi.n	8004476 <HAL_SPI_TransmitReceive+0x1d8>
 8004466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446c:	d003      	beq.n	8004476 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004474:	e0a7      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800447a:	b29b      	uxth	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1a6      	bne.n	80043ce <HAL_SPI_TransmitReceive+0x130>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1a1      	bne.n	80043ce <HAL_SPI_TransmitReceive+0x130>
 800448a:	e07c      	b.n	8004586 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <HAL_SPI_TransmitReceive+0x1fc>
 8004494:	8b7b      	ldrh	r3, [r7, #26]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d16b      	bne.n	8004572 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	330c      	adds	r3, #12
 80044a4:	7812      	ldrb	r2, [r2, #0]
 80044a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c0:	e057      	b.n	8004572 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d11c      	bne.n	800450a <HAL_SPI_TransmitReceive+0x26c>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d017      	beq.n	800450a <HAL_SPI_TransmitReceive+0x26c>
 80044da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d114      	bne.n	800450a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	7812      	ldrb	r2, [r2, #0]
 80044ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29a      	uxth	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b01      	cmp	r3, #1
 8004516:	d119      	bne.n	800454c <HAL_SPI_TransmitReceive+0x2ae>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d014      	beq.n	800454c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004534:	1c5a      	adds	r2, r3, #1
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800453e:	b29b      	uxth	r3, r3
 8004540:	3b01      	subs	r3, #1
 8004542:	b29a      	uxth	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004548:	2301      	movs	r3, #1
 800454a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800454c:	f7fd ffaa 	bl	80024a4 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004558:	429a      	cmp	r2, r3
 800455a:	d803      	bhi.n	8004564 <HAL_SPI_TransmitReceive+0x2c6>
 800455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800455e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004562:	d102      	bne.n	800456a <HAL_SPI_TransmitReceive+0x2cc>
 8004564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004566:	2b00      	cmp	r3, #0
 8004568:	d103      	bne.n	8004572 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004570:	e029      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1a2      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x224>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d19d      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004588:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f904 	bl	8004798 <SPI_EndRxTxTransaction>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d006      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2220      	movs	r2, #32
 80045a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80045a2:	e010      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10b      	bne.n	80045c4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ac:	2300      	movs	r3, #0
 80045ae:	617b      	str	r3, [r7, #20]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	617b      	str	r3, [r7, #20]
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	e000      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80045c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3730      	adds	r7, #48	; 0x30
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045f4:	f7fd ff56 	bl	80024a4 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fc:	1a9b      	subs	r3, r3, r2
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	4413      	add	r3, r2
 8004602:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004604:	f7fd ff4e 	bl	80024a4 <HAL_GetTick>
 8004608:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800460a:	4b39      	ldr	r3, [pc, #228]	; (80046f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	015b      	lsls	r3, r3, #5
 8004610:	0d1b      	lsrs	r3, r3, #20
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	fb02 f303 	mul.w	r3, r2, r3
 8004618:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800461a:	e054      	b.n	80046c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004622:	d050      	beq.n	80046c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004624:	f7fd ff3e 	bl	80024a4 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	69fa      	ldr	r2, [r7, #28]
 8004630:	429a      	cmp	r2, r3
 8004632:	d902      	bls.n	800463a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d13d      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004648:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004652:	d111      	bne.n	8004678 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800465c:	d004      	beq.n	8004668 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004666:	d107      	bne.n	8004678 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004676:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004680:	d10f      	bne.n	80046a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e017      	b.n	80046e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	4013      	ands	r3, r2
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	bf0c      	ite	eq
 80046d6:	2301      	moveq	r3, #1
 80046d8:	2300      	movne	r3, #0
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	461a      	mov	r2, r3
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d19b      	bne.n	800461c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3720      	adds	r7, #32
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	2000000c 	.word	0x2000000c

080046f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af02      	add	r7, sp, #8
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004708:	d111      	bne.n	800472e <SPI_EndRxTransaction+0x3a>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004712:	d004      	beq.n	800471e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471c:	d107      	bne.n	800472e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800472c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004736:	d117      	bne.n	8004768 <SPI_EndRxTransaction+0x74>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004740:	d112      	bne.n	8004768 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2200      	movs	r2, #0
 800474a:	2101      	movs	r1, #1
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7ff ff49 	bl	80045e4 <SPI_WaitFlagStateUntilTimeout>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01a      	beq.n	800478e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475c:	f043 0220 	orr.w	r2, r3, #32
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e013      	b.n	8004790 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2200      	movs	r2, #0
 8004770:	2180      	movs	r1, #128	; 0x80
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f7ff ff36 	bl	80045e4 <SPI_WaitFlagStateUntilTimeout>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d007      	beq.n	800478e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004782:	f043 0220 	orr.w	r2, r3, #32
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e000      	b.n	8004790 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af02      	add	r7, sp, #8
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2200      	movs	r2, #0
 80047ac:	2180      	movs	r1, #128	; 0x80
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f7ff ff18 	bl	80045e4 <SPI_WaitFlagStateUntilTimeout>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d007      	beq.n	80047ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	f043 0220 	orr.w	r2, r3, #32
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e000      	b.n	80047cc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e041      	b.n	800486a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d106      	bne.n	8004800 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7fd fd20 	bl	8002240 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f000 fa70 	bl	8004cf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
	...

08004874 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b01      	cmp	r3, #1
 8004886:	d001      	beq.n	800488c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e03a      	b.n	8004902 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0201 	orr.w	r2, r2, #1
 80048a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a18      	ldr	r2, [pc, #96]	; (800490c <HAL_TIM_Base_Start_IT+0x98>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00e      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0x58>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048b6:	d009      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0x58>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a14      	ldr	r2, [pc, #80]	; (8004910 <HAL_TIM_Base_Start_IT+0x9c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d004      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0x58>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a13      	ldr	r2, [pc, #76]	; (8004914 <HAL_TIM_Base_Start_IT+0xa0>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d111      	bne.n	80048f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2b06      	cmp	r3, #6
 80048dc:	d010      	beq.n	8004900 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ee:	e007      	b.n	8004900 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0201 	orr.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	bc80      	pop	{r7}
 800490a:	4770      	bx	lr
 800490c:	40012c00 	.word	0x40012c00
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800

08004918 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b02      	cmp	r3, #2
 800492c:	d122      	bne.n	8004974 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b02      	cmp	r3, #2
 800493a:	d11b      	bne.n	8004974 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f06f 0202 	mvn.w	r2, #2
 8004944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f003 0303 	and.w	r3, r3, #3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f9b1 	bl	8004cc2 <HAL_TIM_IC_CaptureCallback>
 8004960:	e005      	b.n	800496e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f9a4 	bl	8004cb0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f9b3 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b04      	cmp	r3, #4
 8004980:	d122      	bne.n	80049c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b04      	cmp	r3, #4
 800498e:	d11b      	bne.n	80049c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f06f 0204 	mvn.w	r2, #4
 8004998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2202      	movs	r2, #2
 800499e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f987 	bl	8004cc2 <HAL_TIM_IC_CaptureCallback>
 80049b4:	e005      	b.n	80049c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f97a 	bl	8004cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 f989 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	f003 0308 	and.w	r3, r3, #8
 80049d2:	2b08      	cmp	r3, #8
 80049d4:	d122      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d11b      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0208 	mvn.w	r2, #8
 80049ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2204      	movs	r2, #4
 80049f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f95d 	bl	8004cc2 <HAL_TIM_IC_CaptureCallback>
 8004a08:	e005      	b.n	8004a16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f950 	bl	8004cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 f95f 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f003 0310 	and.w	r3, r3, #16
 8004a26:	2b10      	cmp	r3, #16
 8004a28:	d122      	bne.n	8004a70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f003 0310 	and.w	r3, r3, #16
 8004a34:	2b10      	cmp	r3, #16
 8004a36:	d11b      	bne.n	8004a70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0210 	mvn.w	r2, #16
 8004a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2208      	movs	r2, #8
 8004a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f933 	bl	8004cc2 <HAL_TIM_IC_CaptureCallback>
 8004a5c:	e005      	b.n	8004a6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f926 	bl	8004cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 f935 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d10e      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d107      	bne.n	8004a9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0201 	mvn.w	r2, #1
 8004a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f7fd fac0 	bl	800201c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa6:	2b80      	cmp	r3, #128	; 0x80
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab4:	2b80      	cmp	r3, #128	; 0x80
 8004ab6:	d107      	bne.n	8004ac8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fa77 	bl	8004fb6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad2:	2b40      	cmp	r3, #64	; 0x40
 8004ad4:	d10e      	bne.n	8004af4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae0:	2b40      	cmp	r3, #64	; 0x40
 8004ae2:	d107      	bne.n	8004af4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f8f9 	bl	8004ce6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f003 0320 	and.w	r3, r3, #32
 8004afe:	2b20      	cmp	r3, #32
 8004b00:	d10e      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f003 0320 	and.w	r3, r3, #32
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	d107      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0220 	mvn.w	r2, #32
 8004b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fa42 	bl	8004fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b20:	bf00      	nop
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d101      	bne.n	8004b40 <HAL_TIM_ConfigClockSource+0x18>
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	e0b3      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x180>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b5e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b66:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b78:	d03e      	beq.n	8004bf8 <HAL_TIM_ConfigClockSource+0xd0>
 8004b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b7e:	f200 8087 	bhi.w	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b86:	f000 8085 	beq.w	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b8e:	d87f      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004b90:	2b70      	cmp	r3, #112	; 0x70
 8004b92:	d01a      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0xa2>
 8004b94:	2b70      	cmp	r3, #112	; 0x70
 8004b96:	d87b      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004b98:	2b60      	cmp	r3, #96	; 0x60
 8004b9a:	d050      	beq.n	8004c3e <HAL_TIM_ConfigClockSource+0x116>
 8004b9c:	2b60      	cmp	r3, #96	; 0x60
 8004b9e:	d877      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004ba0:	2b50      	cmp	r3, #80	; 0x50
 8004ba2:	d03c      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0xf6>
 8004ba4:	2b50      	cmp	r3, #80	; 0x50
 8004ba6:	d873      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004ba8:	2b40      	cmp	r3, #64	; 0x40
 8004baa:	d058      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x136>
 8004bac:	2b40      	cmp	r3, #64	; 0x40
 8004bae:	d86f      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004bb0:	2b30      	cmp	r3, #48	; 0x30
 8004bb2:	d064      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x156>
 8004bb4:	2b30      	cmp	r3, #48	; 0x30
 8004bb6:	d86b      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004bb8:	2b20      	cmp	r3, #32
 8004bba:	d060      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x156>
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d867      	bhi.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d05c      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x156>
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d05a      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004bc8:	e062      	b.n	8004c90 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6899      	ldr	r1, [r3, #8]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f000 f966 	bl	8004eaa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	609a      	str	r2, [r3, #8]
      break;
 8004bf6:	e04e      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6899      	ldr	r1, [r3, #8]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f000 f94f 	bl	8004eaa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c1a:	609a      	str	r2, [r3, #8]
      break;
 8004c1c:	e03b      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	6859      	ldr	r1, [r3, #4]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	f000 f8c6 	bl	8004dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2150      	movs	r1, #80	; 0x50
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 f91d 	bl	8004e76 <TIM_ITRx_SetConfig>
      break;
 8004c3c:	e02b      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6818      	ldr	r0, [r3, #0]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	6859      	ldr	r1, [r3, #4]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f000 f8e4 	bl	8004e18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2160      	movs	r1, #96	; 0x60
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 f90d 	bl	8004e76 <TIM_ITRx_SetConfig>
      break;
 8004c5c:	e01b      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6859      	ldr	r1, [r3, #4]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f000 f8a6 	bl	8004dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2140      	movs	r1, #64	; 0x40
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 f8fd 	bl	8004e76 <TIM_ITRx_SetConfig>
      break;
 8004c7c:	e00b      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4619      	mov	r1, r3
 8004c88:	4610      	mov	r0, r2
 8004c8a:	f000 f8f4 	bl	8004e76 <TIM_ITRx_SetConfig>
        break;
 8004c8e:	e002      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004c90:	bf00      	nop
 8004c92:	e000      	b.n	8004c96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004c94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bc80      	pop	{r7}
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a29      	ldr	r2, [pc, #164]	; (8004db0 <TIM_Base_SetConfig+0xb8>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <TIM_Base_SetConfig+0x30>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d16:	d007      	beq.n	8004d28 <TIM_Base_SetConfig+0x30>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a26      	ldr	r2, [pc, #152]	; (8004db4 <TIM_Base_SetConfig+0xbc>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d003      	beq.n	8004d28 <TIM_Base_SetConfig+0x30>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a25      	ldr	r2, [pc, #148]	; (8004db8 <TIM_Base_SetConfig+0xc0>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d108      	bne.n	8004d3a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a1c      	ldr	r2, [pc, #112]	; (8004db0 <TIM_Base_SetConfig+0xb8>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00b      	beq.n	8004d5a <TIM_Base_SetConfig+0x62>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d48:	d007      	beq.n	8004d5a <TIM_Base_SetConfig+0x62>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a19      	ldr	r2, [pc, #100]	; (8004db4 <TIM_Base_SetConfig+0xbc>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d003      	beq.n	8004d5a <TIM_Base_SetConfig+0x62>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a18      	ldr	r2, [pc, #96]	; (8004db8 <TIM_Base_SetConfig+0xc0>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d108      	bne.n	8004d6c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a07      	ldr	r2, [pc, #28]	; (8004db0 <TIM_Base_SetConfig+0xb8>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d103      	bne.n	8004da0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	691a      	ldr	r2, [r3, #16]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	615a      	str	r2, [r3, #20]
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr
 8004db0:	40012c00 	.word	0x40012c00
 8004db4:	40000400 	.word	0x40000400
 8004db8:	40000800 	.word	0x40000800

08004dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	f023 0201 	bic.w	r2, r3, #1
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f023 030a 	bic.w	r3, r3, #10
 8004df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bc80      	pop	{r7}
 8004e16:	4770      	bx	lr

08004e18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f023 0210 	bic.w	r2, r3, #16
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e42:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	031b      	lsls	r3, r3, #12
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	621a      	str	r2, [r3, #32]
}
 8004e6c:	bf00      	nop
 8004e6e:	371c      	adds	r7, #28
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bc80      	pop	{r7}
 8004e74:	4770      	bx	lr

08004e76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b085      	sub	sp, #20
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	f043 0307 	orr.w	r3, r3, #7
 8004e98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	609a      	str	r2, [r3, #8]
}
 8004ea0:	bf00      	nop
 8004ea2:	3714      	adds	r7, #20
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bc80      	pop	{r7}
 8004ea8:	4770      	bx	lr

08004eaa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b087      	sub	sp, #28
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	607a      	str	r2, [r7, #4]
 8004eb6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ec4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	021a      	lsls	r2, r3, #8
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	609a      	str	r2, [r3, #8]
}
 8004ede:	bf00      	nop
 8004ee0:	371c      	adds	r7, #28
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e046      	b.n	8004f8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a16      	ldr	r2, [pc, #88]	; (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00e      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f4c:	d009      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d004      	beq.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a10      	ldr	r2, [pc, #64]	; (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d10c      	bne.n	8004f7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bc80      	pop	{r7}
 8004f96:	4770      	bx	lr
 8004f98:	40012c00 	.word	0x40012c00
 8004f9c:	40000400 	.word	0x40000400
 8004fa0:	40000800 	.word	0x40000800

08004fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bc80      	pop	{r7}
 8004fb4:	4770      	bx	lr

08004fb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b083      	sub	sp, #12
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e03f      	b.n	800505a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d106      	bne.n	8004ff4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7fd f978 	bl	80022e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2224      	movs	r2, #36	; 0x24
 8004ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800500a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 fc21 	bl	8005854 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	691a      	ldr	r2, [r3, #16]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005020:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695a      	ldr	r2, [r3, #20]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005030:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68da      	ldr	r2, [r3, #12]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005040:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2220      	movs	r2, #32
 8005054:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b08a      	sub	sp, #40	; 0x28
 8005066:	af02      	add	r7, sp, #8
 8005068:	60f8      	str	r0, [r7, #12]
 800506a:	60b9      	str	r1, [r7, #8]
 800506c:	603b      	str	r3, [r7, #0]
 800506e:	4613      	mov	r3, r2
 8005070:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b20      	cmp	r3, #32
 8005080:	d17c      	bne.n	800517c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d002      	beq.n	800508e <HAL_UART_Transmit+0x2c>
 8005088:	88fb      	ldrh	r3, [r7, #6]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e075      	b.n	800517e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005098:	2b01      	cmp	r3, #1
 800509a:	d101      	bne.n	80050a0 <HAL_UART_Transmit+0x3e>
 800509c:	2302      	movs	r3, #2
 800509e:	e06e      	b.n	800517e <HAL_UART_Transmit+0x11c>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2221      	movs	r2, #33	; 0x21
 80050b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80050b6:	f7fd f9f5 	bl	80024a4 <HAL_GetTick>
 80050ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	88fa      	ldrh	r2, [r7, #6]
 80050c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	88fa      	ldrh	r2, [r7, #6]
 80050c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050d0:	d108      	bne.n	80050e4 <HAL_UART_Transmit+0x82>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d104      	bne.n	80050e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80050da:	2300      	movs	r3, #0
 80050dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	e003      	b.n	80050ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80050f4:	e02a      	b.n	800514c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2200      	movs	r2, #0
 80050fe:	2180      	movs	r1, #128	; 0x80
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 fa45 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e036      	b.n	800517e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d10b      	bne.n	800512e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005124:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	3302      	adds	r3, #2
 800512a:	61bb      	str	r3, [r7, #24]
 800512c:	e007      	b.n	800513e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	781a      	ldrb	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	3301      	adds	r3, #1
 800513c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005142:	b29b      	uxth	r3, r3
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005150:	b29b      	uxth	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1cf      	bne.n	80050f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	9300      	str	r3, [sp, #0]
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	2200      	movs	r2, #0
 800515e:	2140      	movs	r1, #64	; 0x40
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 fa15 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e006      	b.n	800517e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	e000      	b.n	800517e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800517c:	2302      	movs	r3, #2
  }
}
 800517e:	4618      	mov	r0, r3
 8005180:	3720      	adds	r7, #32
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b08a      	sub	sp, #40	; 0x28
 800518a:	af02      	add	r7, sp, #8
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4613      	mov	r3, r2
 8005194:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005196:	2300      	movs	r3, #0
 8005198:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b20      	cmp	r3, #32
 80051a4:	f040 8089 	bne.w	80052ba <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <HAL_UART_Receive+0x2e>
 80051ae:	88fb      	ldrh	r3, [r7, #6]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e081      	b.n	80052bc <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d101      	bne.n	80051c6 <HAL_UART_Receive+0x40>
 80051c2:	2302      	movs	r3, #2
 80051c4:	e07a      	b.n	80052bc <HAL_UART_Receive+0x136>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2222      	movs	r2, #34	; 0x22
 80051d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80051dc:	f7fd f962 	bl	80024a4 <HAL_GetTick>
 80051e0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	88fa      	ldrh	r2, [r7, #6]
 80051e6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	88fa      	ldrh	r2, [r7, #6]
 80051ec:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051f6:	d108      	bne.n	800520a <HAL_UART_Receive+0x84>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 8005200:	2300      	movs	r3, #0
 8005202:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	61bb      	str	r3, [r7, #24]
 8005208:	e003      	b.n	8005212 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800521a:	e043      	b.n	80052a4 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2200      	movs	r2, #0
 8005224:	2120      	movs	r1, #32
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 f9b2 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e042      	b.n	80052bc <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10c      	bne.n	8005256 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	b29b      	uxth	r3, r3
 8005244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005248:	b29a      	uxth	r2, r3
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	3302      	adds	r3, #2
 8005252:	61bb      	str	r3, [r7, #24]
 8005254:	e01f      	b.n	8005296 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800525e:	d007      	beq.n	8005270 <HAL_UART_Receive+0xea>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10a      	bne.n	800527e <HAL_UART_Receive+0xf8>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	b2da      	uxtb	r2, r3
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	701a      	strb	r2, [r3, #0]
 800527c:	e008      	b.n	8005290 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	b2db      	uxtb	r3, r3
 8005286:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800528a:	b2da      	uxtb	r2, r3
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	3301      	adds	r3, #1
 8005294:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800529a:	b29b      	uxth	r3, r3
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1b6      	bne.n	800521c <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	e000      	b.n	80052bc <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 80052ba:	2302      	movs	r3, #2
  }
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3720      	adds	r7, #32
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	4613      	mov	r3, r2
 80052d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b20      	cmp	r3, #32
 80052dc:	d140      	bne.n	8005360 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_UART_Receive_IT+0x26>
 80052e4:	88fb      	ldrh	r3, [r7, #6]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e039      	b.n	8005362 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d101      	bne.n	80052fc <HAL_UART_Receive_IT+0x38>
 80052f8:	2302      	movs	r3, #2
 80052fa:	e032      	b.n	8005362 <HAL_UART_Receive_IT+0x9e>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	88fa      	ldrh	r2, [r7, #6]
 800530e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	88fa      	ldrh	r2, [r7, #6]
 8005314:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2222      	movs	r2, #34	; 0x22
 8005320:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800533a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	695a      	ldr	r2, [r3, #20]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0201 	orr.w	r2, r2, #1
 800534a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f042 0220 	orr.w	r2, r2, #32
 800535a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e000      	b.n	8005362 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005360:	2302      	movs	r3, #2
  }
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr

0800536c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800538c:	2300      	movs	r3, #0
 800538e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005390:	2300      	movs	r3, #0
 8005392:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f003 030f 	and.w	r3, r3, #15
 800539a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10d      	bne.n	80053be <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f003 0320 	and.w	r3, r3, #32
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d008      	beq.n	80053be <HAL_UART_IRQHandler+0x52>
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f9cc 	bl	8005754 <UART_Receive_IT>
      return;
 80053bc:	e0d0      	b.n	8005560 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 80b0 	beq.w	8005526 <HAL_UART_IRQHandler+0x1ba>
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d105      	bne.n	80053dc <HAL_UART_IRQHandler+0x70>
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80a5 	beq.w	8005526 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_UART_IRQHandler+0x90>
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d005      	beq.n	80053fc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f4:	f043 0201 	orr.w	r2, r3, #1
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <HAL_UART_IRQHandler+0xb0>
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f003 0301 	and.w	r3, r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005414:	f043 0202 	orr.w	r2, r3, #2
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <HAL_UART_IRQHandler+0xd0>
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b00      	cmp	r3, #0
 800542e:	d005      	beq.n	800543c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005434:	f043 0204 	orr.w	r2, r3, #4
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00f      	beq.n	8005466 <HAL_UART_IRQHandler+0xfa>
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	f003 0320 	and.w	r3, r3, #32
 800544c:	2b00      	cmp	r3, #0
 800544e:	d104      	bne.n	800545a <HAL_UART_IRQHandler+0xee>
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800545e:	f043 0208 	orr.w	r2, r3, #8
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546a:	2b00      	cmp	r3, #0
 800546c:	d077      	beq.n	800555e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b00      	cmp	r3, #0
 8005476:	d007      	beq.n	8005488 <HAL_UART_IRQHandler+0x11c>
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f003 0320 	and.w	r3, r3, #32
 800547e:	2b00      	cmp	r3, #0
 8005480:	d002      	beq.n	8005488 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f966 	bl	8005754 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005492:	2b00      	cmp	r3, #0
 8005494:	bf14      	ite	ne
 8005496:	2301      	movne	r3, #1
 8005498:	2300      	moveq	r3, #0
 800549a:	b2db      	uxtb	r3, r3
 800549c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a2:	f003 0308 	and.w	r3, r3, #8
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <HAL_UART_IRQHandler+0x144>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d031      	beq.n	8005514 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 f8b7 	bl	8005624 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d023      	beq.n	800550c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695a      	ldr	r2, [r3, #20]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d013      	beq.n	8005504 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e0:	4a21      	ldr	r2, [pc, #132]	; (8005568 <HAL_UART_IRQHandler+0x1fc>)
 80054e2:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7fd fd0b 	bl	8002f04 <HAL_DMA_Abort_IT>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d016      	beq.n	8005522 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054fe:	4610      	mov	r0, r2
 8005500:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005502:	e00e      	b.n	8005522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f83a 	bl	800557e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800550a:	e00a      	b.n	8005522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f836 	bl	800557e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005512:	e006      	b.n	8005522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f832 	bl	800557e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005520:	e01d      	b.n	800555e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005522:	bf00      	nop
    return;
 8005524:	e01b      	b.n	800555e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800552c:	2b00      	cmp	r3, #0
 800552e:	d008      	beq.n	8005542 <HAL_UART_IRQHandler+0x1d6>
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f8a3 	bl	8005686 <UART_Transmit_IT>
    return;
 8005540:	e00e      	b.n	8005560 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d009      	beq.n	8005560 <HAL_UART_IRQHandler+0x1f4>
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005552:	2b00      	cmp	r3, #0
 8005554:	d004      	beq.n	8005560 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f8e4 	bl	8005724 <UART_EndTransmit_IT>
    return;
 800555c:	e000      	b.n	8005560 <HAL_UART_IRQHandler+0x1f4>
    return;
 800555e:	bf00      	nop
  }
}
 8005560:	3720      	adds	r7, #32
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	0800565f 	.word	0x0800565f

0800556c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	bc80      	pop	{r7}
 800557c:	4770      	bx	lr

0800557e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005586:	bf00      	nop
 8005588:	370c      	adds	r7, #12
 800558a:	46bd      	mov	sp, r7
 800558c:	bc80      	pop	{r7}
 800558e:	4770      	bx	lr

08005590 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	603b      	str	r3, [r7, #0]
 800559c:	4613      	mov	r3, r2
 800559e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a0:	e02c      	b.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	d028      	beq.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d007      	beq.n	80055c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80055b0:	f7fc ff78 	bl	80024a4 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d21d      	bcs.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695a      	ldr	r2, [r3, #20]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f022 0201 	bic.w	r2, r2, #1
 80055de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e00f      	b.n	800561c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	4013      	ands	r3, r2
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	429a      	cmp	r2, r3
 800560a:	bf0c      	ite	eq
 800560c:	2301      	moveq	r3, #1
 800560e:	2300      	movne	r3, #0
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	79fb      	ldrb	r3, [r7, #7]
 8005616:	429a      	cmp	r2, r3
 8005618:	d0c3      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800563a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695a      	ldr	r2, [r3, #20]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f022 0201 	bic.w	r2, r2, #1
 800564a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2220      	movs	r2, #32
 8005650:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	bc80      	pop	{r7}
 800565c:	4770      	bx	lr

0800565e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b084      	sub	sp, #16
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f7ff ff80 	bl	800557e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800567e:	bf00      	nop
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005686:	b480      	push	{r7}
 8005688:	b085      	sub	sp, #20
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b21      	cmp	r3, #33	; 0x21
 8005698:	d13e      	bne.n	8005718 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a2:	d114      	bne.n	80056ce <UART_Transmit_IT+0x48>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d110      	bne.n	80056ce <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	881b      	ldrh	r3, [r3, #0]
 80056b6:	461a      	mov	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	1c9a      	adds	r2, r3, #2
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]
 80056cc:	e008      	b.n	80056e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	1c59      	adds	r1, r3, #1
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	6211      	str	r1, [r2, #32]
 80056d8:	781a      	ldrb	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	3b01      	subs	r3, #1
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	4619      	mov	r1, r3
 80056ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10f      	bne.n	8005714 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68da      	ldr	r2, [r3, #12]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005702:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005712:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005714:	2300      	movs	r3, #0
 8005716:	e000      	b.n	800571a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005718:	2302      	movs	r3, #2
  }
}
 800571a:	4618      	mov	r0, r3
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800573a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2220      	movs	r2, #32
 8005740:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7ff ff11 	bl	800556c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b22      	cmp	r3, #34	; 0x22
 8005766:	d170      	bne.n	800584a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005770:	d117      	bne.n	80057a2 <UART_Receive_IT+0x4e>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d113      	bne.n	80057a2 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800577a:	2300      	movs	r3, #0
 800577c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005782:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	b29b      	uxth	r3, r3
 800578c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005790:	b29a      	uxth	r2, r3
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579a:	1c9a      	adds	r2, r3, #2
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	629a      	str	r2, [r3, #40]	; 0x28
 80057a0:	e026      	b.n	80057f0 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b4:	d007      	beq.n	80057c6 <UART_Receive_IT+0x72>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d10a      	bne.n	80057d4 <UART_Receive_IT+0x80>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d106      	bne.n	80057d4 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	701a      	strb	r2, [r3, #0]
 80057d2:	e008      	b.n	80057e6 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ea:	1c5a      	adds	r2, r3, #1
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	3b01      	subs	r3, #1
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	4619      	mov	r1, r3
 80057fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005800:	2b00      	cmp	r3, #0
 8005802:	d120      	bne.n	8005846 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0220 	bic.w	r2, r2, #32
 8005812:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68da      	ldr	r2, [r3, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005822:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695a      	ldr	r2, [r3, #20]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0201 	bic.w	r2, r2, #1
 8005832:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7fc fba9 	bl	8001f94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	e002      	b.n	800584c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8005846:	2300      	movs	r3, #0
 8005848:	e000      	b.n	800584c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800584a:	2302      	movs	r3, #2
  }
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689a      	ldr	r2, [r3, #8]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800588e:	f023 030c 	bic.w	r3, r3, #12
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	6812      	ldr	r2, [r2, #0]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	430b      	orrs	r3, r1
 800589a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	699a      	ldr	r2, [r3, #24]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a2c      	ldr	r2, [pc, #176]	; (8005968 <UART_SetConfig+0x114>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d103      	bne.n	80058c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80058bc:	f7fe f936 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 80058c0:	60f8      	str	r0, [r7, #12]
 80058c2:	e002      	b.n	80058ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80058c4:	f7fe f91e 	bl	8003b04 <HAL_RCC_GetPCLK1Freq>
 80058c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4613      	mov	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	009a      	lsls	r2, r3, #2
 80058d4:	441a      	add	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e0:	4a22      	ldr	r2, [pc, #136]	; (800596c <UART_SetConfig+0x118>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	095b      	lsrs	r3, r3, #5
 80058e8:	0119      	lsls	r1, r3, #4
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	4613      	mov	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4413      	add	r3, r2
 80058f2:	009a      	lsls	r2, r3, #2
 80058f4:	441a      	add	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005900:	4b1a      	ldr	r3, [pc, #104]	; (800596c <UART_SetConfig+0x118>)
 8005902:	fba3 0302 	umull	r0, r3, r3, r2
 8005906:	095b      	lsrs	r3, r3, #5
 8005908:	2064      	movs	r0, #100	; 0x64
 800590a:	fb00 f303 	mul.w	r3, r0, r3
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	3332      	adds	r3, #50	; 0x32
 8005914:	4a15      	ldr	r2, [pc, #84]	; (800596c <UART_SetConfig+0x118>)
 8005916:	fba2 2303 	umull	r2, r3, r2, r3
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005920:	4419      	add	r1, r3
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	009a      	lsls	r2, r3, #2
 800592c:	441a      	add	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	fbb2 f2f3 	udiv	r2, r2, r3
 8005938:	4b0c      	ldr	r3, [pc, #48]	; (800596c <UART_SetConfig+0x118>)
 800593a:	fba3 0302 	umull	r0, r3, r3, r2
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	2064      	movs	r0, #100	; 0x64
 8005942:	fb00 f303 	mul.w	r3, r0, r3
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	011b      	lsls	r3, r3, #4
 800594a:	3332      	adds	r3, #50	; 0x32
 800594c:	4a07      	ldr	r2, [pc, #28]	; (800596c <UART_SetConfig+0x118>)
 800594e:	fba2 2303 	umull	r2, r3, r2, r3
 8005952:	095b      	lsrs	r3, r3, #5
 8005954:	f003 020f 	and.w	r2, r3, #15
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	440a      	add	r2, r1
 800595e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005960:	bf00      	nop
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	40013800 	.word	0x40013800
 800596c:	51eb851f 	.word	0x51eb851f

08005970 <__errno>:
 8005970:	4b01      	ldr	r3, [pc, #4]	; (8005978 <__errno+0x8>)
 8005972:	6818      	ldr	r0, [r3, #0]
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	20000018 	.word	0x20000018

0800597c <__libc_init_array>:
 800597c:	b570      	push	{r4, r5, r6, lr}
 800597e:	2600      	movs	r6, #0
 8005980:	4d0c      	ldr	r5, [pc, #48]	; (80059b4 <__libc_init_array+0x38>)
 8005982:	4c0d      	ldr	r4, [pc, #52]	; (80059b8 <__libc_init_array+0x3c>)
 8005984:	1b64      	subs	r4, r4, r5
 8005986:	10a4      	asrs	r4, r4, #2
 8005988:	42a6      	cmp	r6, r4
 800598a:	d109      	bne.n	80059a0 <__libc_init_array+0x24>
 800598c:	f001 f8dc 	bl	8006b48 <_init>
 8005990:	2600      	movs	r6, #0
 8005992:	4d0a      	ldr	r5, [pc, #40]	; (80059bc <__libc_init_array+0x40>)
 8005994:	4c0a      	ldr	r4, [pc, #40]	; (80059c0 <__libc_init_array+0x44>)
 8005996:	1b64      	subs	r4, r4, r5
 8005998:	10a4      	asrs	r4, r4, #2
 800599a:	42a6      	cmp	r6, r4
 800599c:	d105      	bne.n	80059aa <__libc_init_array+0x2e>
 800599e:	bd70      	pop	{r4, r5, r6, pc}
 80059a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059a4:	4798      	blx	r3
 80059a6:	3601      	adds	r6, #1
 80059a8:	e7ee      	b.n	8005988 <__libc_init_array+0xc>
 80059aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ae:	4798      	blx	r3
 80059b0:	3601      	adds	r6, #1
 80059b2:	e7f2      	b.n	800599a <__libc_init_array+0x1e>
 80059b4:	08007a50 	.word	0x08007a50
 80059b8:	08007a50 	.word	0x08007a50
 80059bc:	08007a50 	.word	0x08007a50
 80059c0:	08007a54 	.word	0x08007a54

080059c4 <memset>:
 80059c4:	4603      	mov	r3, r0
 80059c6:	4402      	add	r2, r0
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d100      	bne.n	80059ce <memset+0xa>
 80059cc:	4770      	bx	lr
 80059ce:	f803 1b01 	strb.w	r1, [r3], #1
 80059d2:	e7f9      	b.n	80059c8 <memset+0x4>

080059d4 <iprintf>:
 80059d4:	b40f      	push	{r0, r1, r2, r3}
 80059d6:	4b0a      	ldr	r3, [pc, #40]	; (8005a00 <iprintf+0x2c>)
 80059d8:	b513      	push	{r0, r1, r4, lr}
 80059da:	681c      	ldr	r4, [r3, #0]
 80059dc:	b124      	cbz	r4, 80059e8 <iprintf+0x14>
 80059de:	69a3      	ldr	r3, [r4, #24]
 80059e0:	b913      	cbnz	r3, 80059e8 <iprintf+0x14>
 80059e2:	4620      	mov	r0, r4
 80059e4:	f000 fb3a 	bl	800605c <__sinit>
 80059e8:	ab05      	add	r3, sp, #20
 80059ea:	4620      	mov	r0, r4
 80059ec:	9a04      	ldr	r2, [sp, #16]
 80059ee:	68a1      	ldr	r1, [r4, #8]
 80059f0:	9301      	str	r3, [sp, #4]
 80059f2:	f000 fd0d 	bl	8006410 <_vfiprintf_r>
 80059f6:	b002      	add	sp, #8
 80059f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059fc:	b004      	add	sp, #16
 80059fe:	4770      	bx	lr
 8005a00:	20000018 	.word	0x20000018

08005a04 <_puts_r>:
 8005a04:	b570      	push	{r4, r5, r6, lr}
 8005a06:	460e      	mov	r6, r1
 8005a08:	4605      	mov	r5, r0
 8005a0a:	b118      	cbz	r0, 8005a14 <_puts_r+0x10>
 8005a0c:	6983      	ldr	r3, [r0, #24]
 8005a0e:	b90b      	cbnz	r3, 8005a14 <_puts_r+0x10>
 8005a10:	f000 fb24 	bl	800605c <__sinit>
 8005a14:	69ab      	ldr	r3, [r5, #24]
 8005a16:	68ac      	ldr	r4, [r5, #8]
 8005a18:	b913      	cbnz	r3, 8005a20 <_puts_r+0x1c>
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	f000 fb1e 	bl	800605c <__sinit>
 8005a20:	4b2c      	ldr	r3, [pc, #176]	; (8005ad4 <_puts_r+0xd0>)
 8005a22:	429c      	cmp	r4, r3
 8005a24:	d120      	bne.n	8005a68 <_puts_r+0x64>
 8005a26:	686c      	ldr	r4, [r5, #4]
 8005a28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a2a:	07db      	lsls	r3, r3, #31
 8005a2c:	d405      	bmi.n	8005a3a <_puts_r+0x36>
 8005a2e:	89a3      	ldrh	r3, [r4, #12]
 8005a30:	0598      	lsls	r0, r3, #22
 8005a32:	d402      	bmi.n	8005a3a <_puts_r+0x36>
 8005a34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a36:	f000 fbaf 	bl	8006198 <__retarget_lock_acquire_recursive>
 8005a3a:	89a3      	ldrh	r3, [r4, #12]
 8005a3c:	0719      	lsls	r1, r3, #28
 8005a3e:	d51d      	bpl.n	8005a7c <_puts_r+0x78>
 8005a40:	6923      	ldr	r3, [r4, #16]
 8005a42:	b1db      	cbz	r3, 8005a7c <_puts_r+0x78>
 8005a44:	3e01      	subs	r6, #1
 8005a46:	68a3      	ldr	r3, [r4, #8]
 8005a48:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	60a3      	str	r3, [r4, #8]
 8005a50:	bb39      	cbnz	r1, 8005aa2 <_puts_r+0x9e>
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	da38      	bge.n	8005ac8 <_puts_r+0xc4>
 8005a56:	4622      	mov	r2, r4
 8005a58:	210a      	movs	r1, #10
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	f000 f924 	bl	8005ca8 <__swbuf_r>
 8005a60:	3001      	adds	r0, #1
 8005a62:	d011      	beq.n	8005a88 <_puts_r+0x84>
 8005a64:	250a      	movs	r5, #10
 8005a66:	e011      	b.n	8005a8c <_puts_r+0x88>
 8005a68:	4b1b      	ldr	r3, [pc, #108]	; (8005ad8 <_puts_r+0xd4>)
 8005a6a:	429c      	cmp	r4, r3
 8005a6c:	d101      	bne.n	8005a72 <_puts_r+0x6e>
 8005a6e:	68ac      	ldr	r4, [r5, #8]
 8005a70:	e7da      	b.n	8005a28 <_puts_r+0x24>
 8005a72:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <_puts_r+0xd8>)
 8005a74:	429c      	cmp	r4, r3
 8005a76:	bf08      	it	eq
 8005a78:	68ec      	ldreq	r4, [r5, #12]
 8005a7a:	e7d5      	b.n	8005a28 <_puts_r+0x24>
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 f964 	bl	8005d4c <__swsetup_r>
 8005a84:	2800      	cmp	r0, #0
 8005a86:	d0dd      	beq.n	8005a44 <_puts_r+0x40>
 8005a88:	f04f 35ff 	mov.w	r5, #4294967295
 8005a8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a8e:	07da      	lsls	r2, r3, #31
 8005a90:	d405      	bmi.n	8005a9e <_puts_r+0x9a>
 8005a92:	89a3      	ldrh	r3, [r4, #12]
 8005a94:	059b      	lsls	r3, r3, #22
 8005a96:	d402      	bmi.n	8005a9e <_puts_r+0x9a>
 8005a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a9a:	f000 fb7e 	bl	800619a <__retarget_lock_release_recursive>
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	bd70      	pop	{r4, r5, r6, pc}
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	da04      	bge.n	8005ab0 <_puts_r+0xac>
 8005aa6:	69a2      	ldr	r2, [r4, #24]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	dc06      	bgt.n	8005aba <_puts_r+0xb6>
 8005aac:	290a      	cmp	r1, #10
 8005aae:	d004      	beq.n	8005aba <_puts_r+0xb6>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	6022      	str	r2, [r4, #0]
 8005ab6:	7019      	strb	r1, [r3, #0]
 8005ab8:	e7c5      	b.n	8005a46 <_puts_r+0x42>
 8005aba:	4622      	mov	r2, r4
 8005abc:	4628      	mov	r0, r5
 8005abe:	f000 f8f3 	bl	8005ca8 <__swbuf_r>
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d1bf      	bne.n	8005a46 <_puts_r+0x42>
 8005ac6:	e7df      	b.n	8005a88 <_puts_r+0x84>
 8005ac8:	250a      	movs	r5, #10
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	6022      	str	r2, [r4, #0]
 8005ad0:	701d      	strb	r5, [r3, #0]
 8005ad2:	e7db      	b.n	8005a8c <_puts_r+0x88>
 8005ad4:	080079dc 	.word	0x080079dc
 8005ad8:	080079fc 	.word	0x080079fc
 8005adc:	080079bc 	.word	0x080079bc

08005ae0 <puts>:
 8005ae0:	4b02      	ldr	r3, [pc, #8]	; (8005aec <puts+0xc>)
 8005ae2:	4601      	mov	r1, r0
 8005ae4:	6818      	ldr	r0, [r3, #0]
 8005ae6:	f7ff bf8d 	b.w	8005a04 <_puts_r>
 8005aea:	bf00      	nop
 8005aec:	20000018 	.word	0x20000018

08005af0 <setvbuf>:
 8005af0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005af4:	461d      	mov	r5, r3
 8005af6:	4b5d      	ldr	r3, [pc, #372]	; (8005c6c <setvbuf+0x17c>)
 8005af8:	4604      	mov	r4, r0
 8005afa:	681f      	ldr	r7, [r3, #0]
 8005afc:	460e      	mov	r6, r1
 8005afe:	4690      	mov	r8, r2
 8005b00:	b127      	cbz	r7, 8005b0c <setvbuf+0x1c>
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	b913      	cbnz	r3, 8005b0c <setvbuf+0x1c>
 8005b06:	4638      	mov	r0, r7
 8005b08:	f000 faa8 	bl	800605c <__sinit>
 8005b0c:	4b58      	ldr	r3, [pc, #352]	; (8005c70 <setvbuf+0x180>)
 8005b0e:	429c      	cmp	r4, r3
 8005b10:	d167      	bne.n	8005be2 <setvbuf+0xf2>
 8005b12:	687c      	ldr	r4, [r7, #4]
 8005b14:	f1b8 0f02 	cmp.w	r8, #2
 8005b18:	d006      	beq.n	8005b28 <setvbuf+0x38>
 8005b1a:	f1b8 0f01 	cmp.w	r8, #1
 8005b1e:	f200 809f 	bhi.w	8005c60 <setvbuf+0x170>
 8005b22:	2d00      	cmp	r5, #0
 8005b24:	f2c0 809c 	blt.w	8005c60 <setvbuf+0x170>
 8005b28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b2a:	07db      	lsls	r3, r3, #31
 8005b2c:	d405      	bmi.n	8005b3a <setvbuf+0x4a>
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	0598      	lsls	r0, r3, #22
 8005b32:	d402      	bmi.n	8005b3a <setvbuf+0x4a>
 8005b34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b36:	f000 fb2f 	bl	8006198 <__retarget_lock_acquire_recursive>
 8005b3a:	4621      	mov	r1, r4
 8005b3c:	4638      	mov	r0, r7
 8005b3e:	f000 f9f9 	bl	8005f34 <_fflush_r>
 8005b42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b44:	b141      	cbz	r1, 8005b58 <setvbuf+0x68>
 8005b46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b4a:	4299      	cmp	r1, r3
 8005b4c:	d002      	beq.n	8005b54 <setvbuf+0x64>
 8005b4e:	4638      	mov	r0, r7
 8005b50:	f000 fb90 	bl	8006274 <_free_r>
 8005b54:	2300      	movs	r3, #0
 8005b56:	6363      	str	r3, [r4, #52]	; 0x34
 8005b58:	2300      	movs	r3, #0
 8005b5a:	61a3      	str	r3, [r4, #24]
 8005b5c:	6063      	str	r3, [r4, #4]
 8005b5e:	89a3      	ldrh	r3, [r4, #12]
 8005b60:	0619      	lsls	r1, r3, #24
 8005b62:	d503      	bpl.n	8005b6c <setvbuf+0x7c>
 8005b64:	4638      	mov	r0, r7
 8005b66:	6921      	ldr	r1, [r4, #16]
 8005b68:	f000 fb84 	bl	8006274 <_free_r>
 8005b6c:	89a3      	ldrh	r3, [r4, #12]
 8005b6e:	f1b8 0f02 	cmp.w	r8, #2
 8005b72:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005b76:	f023 0303 	bic.w	r3, r3, #3
 8005b7a:	81a3      	strh	r3, [r4, #12]
 8005b7c:	d06c      	beq.n	8005c58 <setvbuf+0x168>
 8005b7e:	ab01      	add	r3, sp, #4
 8005b80:	466a      	mov	r2, sp
 8005b82:	4621      	mov	r1, r4
 8005b84:	4638      	mov	r0, r7
 8005b86:	f000 fb09 	bl	800619c <__swhatbuf_r>
 8005b8a:	89a3      	ldrh	r3, [r4, #12]
 8005b8c:	4318      	orrs	r0, r3
 8005b8e:	81a0      	strh	r0, [r4, #12]
 8005b90:	2d00      	cmp	r5, #0
 8005b92:	d130      	bne.n	8005bf6 <setvbuf+0x106>
 8005b94:	9d00      	ldr	r5, [sp, #0]
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 fb64 	bl	8006264 <malloc>
 8005b9c:	4606      	mov	r6, r0
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d155      	bne.n	8005c4e <setvbuf+0x15e>
 8005ba2:	f8dd 9000 	ldr.w	r9, [sp]
 8005ba6:	45a9      	cmp	r9, r5
 8005ba8:	d14a      	bne.n	8005c40 <setvbuf+0x150>
 8005baa:	f04f 35ff 	mov.w	r5, #4294967295
 8005bae:	2200      	movs	r2, #0
 8005bb0:	60a2      	str	r2, [r4, #8]
 8005bb2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005bb6:	6022      	str	r2, [r4, #0]
 8005bb8:	6122      	str	r2, [r4, #16]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bc0:	6162      	str	r2, [r4, #20]
 8005bc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005bc4:	f043 0302 	orr.w	r3, r3, #2
 8005bc8:	07d2      	lsls	r2, r2, #31
 8005bca:	81a3      	strh	r3, [r4, #12]
 8005bcc:	d405      	bmi.n	8005bda <setvbuf+0xea>
 8005bce:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005bd2:	d102      	bne.n	8005bda <setvbuf+0xea>
 8005bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005bd6:	f000 fae0 	bl	800619a <__retarget_lock_release_recursive>
 8005bda:	4628      	mov	r0, r5
 8005bdc:	b003      	add	sp, #12
 8005bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005be2:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <setvbuf+0x184>)
 8005be4:	429c      	cmp	r4, r3
 8005be6:	d101      	bne.n	8005bec <setvbuf+0xfc>
 8005be8:	68bc      	ldr	r4, [r7, #8]
 8005bea:	e793      	b.n	8005b14 <setvbuf+0x24>
 8005bec:	4b22      	ldr	r3, [pc, #136]	; (8005c78 <setvbuf+0x188>)
 8005bee:	429c      	cmp	r4, r3
 8005bf0:	bf08      	it	eq
 8005bf2:	68fc      	ldreq	r4, [r7, #12]
 8005bf4:	e78e      	b.n	8005b14 <setvbuf+0x24>
 8005bf6:	2e00      	cmp	r6, #0
 8005bf8:	d0cd      	beq.n	8005b96 <setvbuf+0xa6>
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	b913      	cbnz	r3, 8005c04 <setvbuf+0x114>
 8005bfe:	4638      	mov	r0, r7
 8005c00:	f000 fa2c 	bl	800605c <__sinit>
 8005c04:	f1b8 0f01 	cmp.w	r8, #1
 8005c08:	bf08      	it	eq
 8005c0a:	89a3      	ldrheq	r3, [r4, #12]
 8005c0c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005c10:	bf04      	itt	eq
 8005c12:	f043 0301 	orreq.w	r3, r3, #1
 8005c16:	81a3      	strheq	r3, [r4, #12]
 8005c18:	89a2      	ldrh	r2, [r4, #12]
 8005c1a:	6026      	str	r6, [r4, #0]
 8005c1c:	f012 0308 	ands.w	r3, r2, #8
 8005c20:	d01c      	beq.n	8005c5c <setvbuf+0x16c>
 8005c22:	07d3      	lsls	r3, r2, #31
 8005c24:	bf41      	itttt	mi
 8005c26:	2300      	movmi	r3, #0
 8005c28:	426d      	negmi	r5, r5
 8005c2a:	60a3      	strmi	r3, [r4, #8]
 8005c2c:	61a5      	strmi	r5, [r4, #24]
 8005c2e:	bf58      	it	pl
 8005c30:	60a5      	strpl	r5, [r4, #8]
 8005c32:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005c34:	f015 0501 	ands.w	r5, r5, #1
 8005c38:	d115      	bne.n	8005c66 <setvbuf+0x176>
 8005c3a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005c3e:	e7c8      	b.n	8005bd2 <setvbuf+0xe2>
 8005c40:	4648      	mov	r0, r9
 8005c42:	f000 fb0f 	bl	8006264 <malloc>
 8005c46:	4606      	mov	r6, r0
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d0ae      	beq.n	8005baa <setvbuf+0xba>
 8005c4c:	464d      	mov	r5, r9
 8005c4e:	89a3      	ldrh	r3, [r4, #12]
 8005c50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c54:	81a3      	strh	r3, [r4, #12]
 8005c56:	e7d0      	b.n	8005bfa <setvbuf+0x10a>
 8005c58:	2500      	movs	r5, #0
 8005c5a:	e7a8      	b.n	8005bae <setvbuf+0xbe>
 8005c5c:	60a3      	str	r3, [r4, #8]
 8005c5e:	e7e8      	b.n	8005c32 <setvbuf+0x142>
 8005c60:	f04f 35ff 	mov.w	r5, #4294967295
 8005c64:	e7b9      	b.n	8005bda <setvbuf+0xea>
 8005c66:	2500      	movs	r5, #0
 8005c68:	e7b7      	b.n	8005bda <setvbuf+0xea>
 8005c6a:	bf00      	nop
 8005c6c:	20000018 	.word	0x20000018
 8005c70:	080079dc 	.word	0x080079dc
 8005c74:	080079fc 	.word	0x080079fc
 8005c78:	080079bc 	.word	0x080079bc

08005c7c <viprintf>:
 8005c7c:	4b09      	ldr	r3, [pc, #36]	; (8005ca4 <viprintf+0x28>)
 8005c7e:	b570      	push	{r4, r5, r6, lr}
 8005c80:	681c      	ldr	r4, [r3, #0]
 8005c82:	4605      	mov	r5, r0
 8005c84:	460e      	mov	r6, r1
 8005c86:	b124      	cbz	r4, 8005c92 <viprintf+0x16>
 8005c88:	69a3      	ldr	r3, [r4, #24]
 8005c8a:	b913      	cbnz	r3, 8005c92 <viprintf+0x16>
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f000 f9e5 	bl	800605c <__sinit>
 8005c92:	4633      	mov	r3, r6
 8005c94:	462a      	mov	r2, r5
 8005c96:	4620      	mov	r0, r4
 8005c98:	68a1      	ldr	r1, [r4, #8]
 8005c9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005c9e:	f000 bbb7 	b.w	8006410 <_vfiprintf_r>
 8005ca2:	bf00      	nop
 8005ca4:	20000018 	.word	0x20000018

08005ca8 <__swbuf_r>:
 8005ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005caa:	460e      	mov	r6, r1
 8005cac:	4614      	mov	r4, r2
 8005cae:	4605      	mov	r5, r0
 8005cb0:	b118      	cbz	r0, 8005cba <__swbuf_r+0x12>
 8005cb2:	6983      	ldr	r3, [r0, #24]
 8005cb4:	b90b      	cbnz	r3, 8005cba <__swbuf_r+0x12>
 8005cb6:	f000 f9d1 	bl	800605c <__sinit>
 8005cba:	4b21      	ldr	r3, [pc, #132]	; (8005d40 <__swbuf_r+0x98>)
 8005cbc:	429c      	cmp	r4, r3
 8005cbe:	d12b      	bne.n	8005d18 <__swbuf_r+0x70>
 8005cc0:	686c      	ldr	r4, [r5, #4]
 8005cc2:	69a3      	ldr	r3, [r4, #24]
 8005cc4:	60a3      	str	r3, [r4, #8]
 8005cc6:	89a3      	ldrh	r3, [r4, #12]
 8005cc8:	071a      	lsls	r2, r3, #28
 8005cca:	d52f      	bpl.n	8005d2c <__swbuf_r+0x84>
 8005ccc:	6923      	ldr	r3, [r4, #16]
 8005cce:	b36b      	cbz	r3, 8005d2c <__swbuf_r+0x84>
 8005cd0:	6923      	ldr	r3, [r4, #16]
 8005cd2:	6820      	ldr	r0, [r4, #0]
 8005cd4:	b2f6      	uxtb	r6, r6
 8005cd6:	1ac0      	subs	r0, r0, r3
 8005cd8:	6963      	ldr	r3, [r4, #20]
 8005cda:	4637      	mov	r7, r6
 8005cdc:	4283      	cmp	r3, r0
 8005cde:	dc04      	bgt.n	8005cea <__swbuf_r+0x42>
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f000 f926 	bl	8005f34 <_fflush_r>
 8005ce8:	bb30      	cbnz	r0, 8005d38 <__swbuf_r+0x90>
 8005cea:	68a3      	ldr	r3, [r4, #8]
 8005cec:	3001      	adds	r0, #1
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	60a3      	str	r3, [r4, #8]
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	6022      	str	r2, [r4, #0]
 8005cf8:	701e      	strb	r6, [r3, #0]
 8005cfa:	6963      	ldr	r3, [r4, #20]
 8005cfc:	4283      	cmp	r3, r0
 8005cfe:	d004      	beq.n	8005d0a <__swbuf_r+0x62>
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	07db      	lsls	r3, r3, #31
 8005d04:	d506      	bpl.n	8005d14 <__swbuf_r+0x6c>
 8005d06:	2e0a      	cmp	r6, #10
 8005d08:	d104      	bne.n	8005d14 <__swbuf_r+0x6c>
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	f000 f911 	bl	8005f34 <_fflush_r>
 8005d12:	b988      	cbnz	r0, 8005d38 <__swbuf_r+0x90>
 8005d14:	4638      	mov	r0, r7
 8005d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d18:	4b0a      	ldr	r3, [pc, #40]	; (8005d44 <__swbuf_r+0x9c>)
 8005d1a:	429c      	cmp	r4, r3
 8005d1c:	d101      	bne.n	8005d22 <__swbuf_r+0x7a>
 8005d1e:	68ac      	ldr	r4, [r5, #8]
 8005d20:	e7cf      	b.n	8005cc2 <__swbuf_r+0x1a>
 8005d22:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <__swbuf_r+0xa0>)
 8005d24:	429c      	cmp	r4, r3
 8005d26:	bf08      	it	eq
 8005d28:	68ec      	ldreq	r4, [r5, #12]
 8005d2a:	e7ca      	b.n	8005cc2 <__swbuf_r+0x1a>
 8005d2c:	4621      	mov	r1, r4
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f000 f80c 	bl	8005d4c <__swsetup_r>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	d0cb      	beq.n	8005cd0 <__swbuf_r+0x28>
 8005d38:	f04f 37ff 	mov.w	r7, #4294967295
 8005d3c:	e7ea      	b.n	8005d14 <__swbuf_r+0x6c>
 8005d3e:	bf00      	nop
 8005d40:	080079dc 	.word	0x080079dc
 8005d44:	080079fc 	.word	0x080079fc
 8005d48:	080079bc 	.word	0x080079bc

08005d4c <__swsetup_r>:
 8005d4c:	4b32      	ldr	r3, [pc, #200]	; (8005e18 <__swsetup_r+0xcc>)
 8005d4e:	b570      	push	{r4, r5, r6, lr}
 8005d50:	681d      	ldr	r5, [r3, #0]
 8005d52:	4606      	mov	r6, r0
 8005d54:	460c      	mov	r4, r1
 8005d56:	b125      	cbz	r5, 8005d62 <__swsetup_r+0x16>
 8005d58:	69ab      	ldr	r3, [r5, #24]
 8005d5a:	b913      	cbnz	r3, 8005d62 <__swsetup_r+0x16>
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	f000 f97d 	bl	800605c <__sinit>
 8005d62:	4b2e      	ldr	r3, [pc, #184]	; (8005e1c <__swsetup_r+0xd0>)
 8005d64:	429c      	cmp	r4, r3
 8005d66:	d10f      	bne.n	8005d88 <__swsetup_r+0x3c>
 8005d68:	686c      	ldr	r4, [r5, #4]
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d70:	0719      	lsls	r1, r3, #28
 8005d72:	d42c      	bmi.n	8005dce <__swsetup_r+0x82>
 8005d74:	06dd      	lsls	r5, r3, #27
 8005d76:	d411      	bmi.n	8005d9c <__swsetup_r+0x50>
 8005d78:	2309      	movs	r3, #9
 8005d7a:	6033      	str	r3, [r6, #0]
 8005d7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295
 8005d84:	81a3      	strh	r3, [r4, #12]
 8005d86:	e03e      	b.n	8005e06 <__swsetup_r+0xba>
 8005d88:	4b25      	ldr	r3, [pc, #148]	; (8005e20 <__swsetup_r+0xd4>)
 8005d8a:	429c      	cmp	r4, r3
 8005d8c:	d101      	bne.n	8005d92 <__swsetup_r+0x46>
 8005d8e:	68ac      	ldr	r4, [r5, #8]
 8005d90:	e7eb      	b.n	8005d6a <__swsetup_r+0x1e>
 8005d92:	4b24      	ldr	r3, [pc, #144]	; (8005e24 <__swsetup_r+0xd8>)
 8005d94:	429c      	cmp	r4, r3
 8005d96:	bf08      	it	eq
 8005d98:	68ec      	ldreq	r4, [r5, #12]
 8005d9a:	e7e6      	b.n	8005d6a <__swsetup_r+0x1e>
 8005d9c:	0758      	lsls	r0, r3, #29
 8005d9e:	d512      	bpl.n	8005dc6 <__swsetup_r+0x7a>
 8005da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005da2:	b141      	cbz	r1, 8005db6 <__swsetup_r+0x6a>
 8005da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005da8:	4299      	cmp	r1, r3
 8005daa:	d002      	beq.n	8005db2 <__swsetup_r+0x66>
 8005dac:	4630      	mov	r0, r6
 8005dae:	f000 fa61 	bl	8006274 <_free_r>
 8005db2:	2300      	movs	r3, #0
 8005db4:	6363      	str	r3, [r4, #52]	; 0x34
 8005db6:	89a3      	ldrh	r3, [r4, #12]
 8005db8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005dbc:	81a3      	strh	r3, [r4, #12]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	6063      	str	r3, [r4, #4]
 8005dc2:	6923      	ldr	r3, [r4, #16]
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	89a3      	ldrh	r3, [r4, #12]
 8005dc8:	f043 0308 	orr.w	r3, r3, #8
 8005dcc:	81a3      	strh	r3, [r4, #12]
 8005dce:	6923      	ldr	r3, [r4, #16]
 8005dd0:	b94b      	cbnz	r3, 8005de6 <__swsetup_r+0x9a>
 8005dd2:	89a3      	ldrh	r3, [r4, #12]
 8005dd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ddc:	d003      	beq.n	8005de6 <__swsetup_r+0x9a>
 8005dde:	4621      	mov	r1, r4
 8005de0:	4630      	mov	r0, r6
 8005de2:	f000 f9ff 	bl	80061e4 <__smakebuf_r>
 8005de6:	89a0      	ldrh	r0, [r4, #12]
 8005de8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005dec:	f010 0301 	ands.w	r3, r0, #1
 8005df0:	d00a      	beq.n	8005e08 <__swsetup_r+0xbc>
 8005df2:	2300      	movs	r3, #0
 8005df4:	60a3      	str	r3, [r4, #8]
 8005df6:	6963      	ldr	r3, [r4, #20]
 8005df8:	425b      	negs	r3, r3
 8005dfa:	61a3      	str	r3, [r4, #24]
 8005dfc:	6923      	ldr	r3, [r4, #16]
 8005dfe:	b943      	cbnz	r3, 8005e12 <__swsetup_r+0xc6>
 8005e00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005e04:	d1ba      	bne.n	8005d7c <__swsetup_r+0x30>
 8005e06:	bd70      	pop	{r4, r5, r6, pc}
 8005e08:	0781      	lsls	r1, r0, #30
 8005e0a:	bf58      	it	pl
 8005e0c:	6963      	ldrpl	r3, [r4, #20]
 8005e0e:	60a3      	str	r3, [r4, #8]
 8005e10:	e7f4      	b.n	8005dfc <__swsetup_r+0xb0>
 8005e12:	2000      	movs	r0, #0
 8005e14:	e7f7      	b.n	8005e06 <__swsetup_r+0xba>
 8005e16:	bf00      	nop
 8005e18:	20000018 	.word	0x20000018
 8005e1c:	080079dc 	.word	0x080079dc
 8005e20:	080079fc 	.word	0x080079fc
 8005e24:	080079bc 	.word	0x080079bc

08005e28 <__sflush_r>:
 8005e28:	898a      	ldrh	r2, [r1, #12]
 8005e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2e:	4605      	mov	r5, r0
 8005e30:	0710      	lsls	r0, r2, #28
 8005e32:	460c      	mov	r4, r1
 8005e34:	d458      	bmi.n	8005ee8 <__sflush_r+0xc0>
 8005e36:	684b      	ldr	r3, [r1, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	dc05      	bgt.n	8005e48 <__sflush_r+0x20>
 8005e3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	dc02      	bgt.n	8005e48 <__sflush_r+0x20>
 8005e42:	2000      	movs	r0, #0
 8005e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e4a:	2e00      	cmp	r6, #0
 8005e4c:	d0f9      	beq.n	8005e42 <__sflush_r+0x1a>
 8005e4e:	2300      	movs	r3, #0
 8005e50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e54:	682f      	ldr	r7, [r5, #0]
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	d032      	beq.n	8005ec0 <__sflush_r+0x98>
 8005e5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e5c:	89a3      	ldrh	r3, [r4, #12]
 8005e5e:	075a      	lsls	r2, r3, #29
 8005e60:	d505      	bpl.n	8005e6e <__sflush_r+0x46>
 8005e62:	6863      	ldr	r3, [r4, #4]
 8005e64:	1ac0      	subs	r0, r0, r3
 8005e66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e68:	b10b      	cbz	r3, 8005e6e <__sflush_r+0x46>
 8005e6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e6c:	1ac0      	subs	r0, r0, r3
 8005e6e:	2300      	movs	r3, #0
 8005e70:	4602      	mov	r2, r0
 8005e72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e74:	4628      	mov	r0, r5
 8005e76:	6a21      	ldr	r1, [r4, #32]
 8005e78:	47b0      	blx	r6
 8005e7a:	1c43      	adds	r3, r0, #1
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	d106      	bne.n	8005e8e <__sflush_r+0x66>
 8005e80:	6829      	ldr	r1, [r5, #0]
 8005e82:	291d      	cmp	r1, #29
 8005e84:	d82c      	bhi.n	8005ee0 <__sflush_r+0xb8>
 8005e86:	4a2a      	ldr	r2, [pc, #168]	; (8005f30 <__sflush_r+0x108>)
 8005e88:	40ca      	lsrs	r2, r1
 8005e8a:	07d6      	lsls	r6, r2, #31
 8005e8c:	d528      	bpl.n	8005ee0 <__sflush_r+0xb8>
 8005e8e:	2200      	movs	r2, #0
 8005e90:	6062      	str	r2, [r4, #4]
 8005e92:	6922      	ldr	r2, [r4, #16]
 8005e94:	04d9      	lsls	r1, r3, #19
 8005e96:	6022      	str	r2, [r4, #0]
 8005e98:	d504      	bpl.n	8005ea4 <__sflush_r+0x7c>
 8005e9a:	1c42      	adds	r2, r0, #1
 8005e9c:	d101      	bne.n	8005ea2 <__sflush_r+0x7a>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	b903      	cbnz	r3, 8005ea4 <__sflush_r+0x7c>
 8005ea2:	6560      	str	r0, [r4, #84]	; 0x54
 8005ea4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ea6:	602f      	str	r7, [r5, #0]
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d0ca      	beq.n	8005e42 <__sflush_r+0x1a>
 8005eac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	d002      	beq.n	8005eba <__sflush_r+0x92>
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	f000 f9dd 	bl	8006274 <_free_r>
 8005eba:	2000      	movs	r0, #0
 8005ebc:	6360      	str	r0, [r4, #52]	; 0x34
 8005ebe:	e7c1      	b.n	8005e44 <__sflush_r+0x1c>
 8005ec0:	6a21      	ldr	r1, [r4, #32]
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b0      	blx	r6
 8005ec8:	1c41      	adds	r1, r0, #1
 8005eca:	d1c7      	bne.n	8005e5c <__sflush_r+0x34>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0c4      	beq.n	8005e5c <__sflush_r+0x34>
 8005ed2:	2b1d      	cmp	r3, #29
 8005ed4:	d001      	beq.n	8005eda <__sflush_r+0xb2>
 8005ed6:	2b16      	cmp	r3, #22
 8005ed8:	d101      	bne.n	8005ede <__sflush_r+0xb6>
 8005eda:	602f      	str	r7, [r5, #0]
 8005edc:	e7b1      	b.n	8005e42 <__sflush_r+0x1a>
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ee4:	81a3      	strh	r3, [r4, #12]
 8005ee6:	e7ad      	b.n	8005e44 <__sflush_r+0x1c>
 8005ee8:	690f      	ldr	r7, [r1, #16]
 8005eea:	2f00      	cmp	r7, #0
 8005eec:	d0a9      	beq.n	8005e42 <__sflush_r+0x1a>
 8005eee:	0793      	lsls	r3, r2, #30
 8005ef0:	bf18      	it	ne
 8005ef2:	2300      	movne	r3, #0
 8005ef4:	680e      	ldr	r6, [r1, #0]
 8005ef6:	bf08      	it	eq
 8005ef8:	694b      	ldreq	r3, [r1, #20]
 8005efa:	eba6 0807 	sub.w	r8, r6, r7
 8005efe:	600f      	str	r7, [r1, #0]
 8005f00:	608b      	str	r3, [r1, #8]
 8005f02:	f1b8 0f00 	cmp.w	r8, #0
 8005f06:	dd9c      	ble.n	8005e42 <__sflush_r+0x1a>
 8005f08:	4643      	mov	r3, r8
 8005f0a:	463a      	mov	r2, r7
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	6a21      	ldr	r1, [r4, #32]
 8005f10:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f12:	47b0      	blx	r6
 8005f14:	2800      	cmp	r0, #0
 8005f16:	dc06      	bgt.n	8005f26 <__sflush_r+0xfe>
 8005f18:	89a3      	ldrh	r3, [r4, #12]
 8005f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f22:	81a3      	strh	r3, [r4, #12]
 8005f24:	e78e      	b.n	8005e44 <__sflush_r+0x1c>
 8005f26:	4407      	add	r7, r0
 8005f28:	eba8 0800 	sub.w	r8, r8, r0
 8005f2c:	e7e9      	b.n	8005f02 <__sflush_r+0xda>
 8005f2e:	bf00      	nop
 8005f30:	20400001 	.word	0x20400001

08005f34 <_fflush_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	690b      	ldr	r3, [r1, #16]
 8005f38:	4605      	mov	r5, r0
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	b913      	cbnz	r3, 8005f44 <_fflush_r+0x10>
 8005f3e:	2500      	movs	r5, #0
 8005f40:	4628      	mov	r0, r5
 8005f42:	bd38      	pop	{r3, r4, r5, pc}
 8005f44:	b118      	cbz	r0, 8005f4e <_fflush_r+0x1a>
 8005f46:	6983      	ldr	r3, [r0, #24]
 8005f48:	b90b      	cbnz	r3, 8005f4e <_fflush_r+0x1a>
 8005f4a:	f000 f887 	bl	800605c <__sinit>
 8005f4e:	4b14      	ldr	r3, [pc, #80]	; (8005fa0 <_fflush_r+0x6c>)
 8005f50:	429c      	cmp	r4, r3
 8005f52:	d11b      	bne.n	8005f8c <_fflush_r+0x58>
 8005f54:	686c      	ldr	r4, [r5, #4]
 8005f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0ef      	beq.n	8005f3e <_fflush_r+0xa>
 8005f5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f60:	07d0      	lsls	r0, r2, #31
 8005f62:	d404      	bmi.n	8005f6e <_fflush_r+0x3a>
 8005f64:	0599      	lsls	r1, r3, #22
 8005f66:	d402      	bmi.n	8005f6e <_fflush_r+0x3a>
 8005f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f6a:	f000 f915 	bl	8006198 <__retarget_lock_acquire_recursive>
 8005f6e:	4628      	mov	r0, r5
 8005f70:	4621      	mov	r1, r4
 8005f72:	f7ff ff59 	bl	8005e28 <__sflush_r>
 8005f76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f78:	4605      	mov	r5, r0
 8005f7a:	07da      	lsls	r2, r3, #31
 8005f7c:	d4e0      	bmi.n	8005f40 <_fflush_r+0xc>
 8005f7e:	89a3      	ldrh	r3, [r4, #12]
 8005f80:	059b      	lsls	r3, r3, #22
 8005f82:	d4dd      	bmi.n	8005f40 <_fflush_r+0xc>
 8005f84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f86:	f000 f908 	bl	800619a <__retarget_lock_release_recursive>
 8005f8a:	e7d9      	b.n	8005f40 <_fflush_r+0xc>
 8005f8c:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <_fflush_r+0x70>)
 8005f8e:	429c      	cmp	r4, r3
 8005f90:	d101      	bne.n	8005f96 <_fflush_r+0x62>
 8005f92:	68ac      	ldr	r4, [r5, #8]
 8005f94:	e7df      	b.n	8005f56 <_fflush_r+0x22>
 8005f96:	4b04      	ldr	r3, [pc, #16]	; (8005fa8 <_fflush_r+0x74>)
 8005f98:	429c      	cmp	r4, r3
 8005f9a:	bf08      	it	eq
 8005f9c:	68ec      	ldreq	r4, [r5, #12]
 8005f9e:	e7da      	b.n	8005f56 <_fflush_r+0x22>
 8005fa0:	080079dc 	.word	0x080079dc
 8005fa4:	080079fc 	.word	0x080079fc
 8005fa8:	080079bc 	.word	0x080079bc

08005fac <std>:
 8005fac:	2300      	movs	r3, #0
 8005fae:	b510      	push	{r4, lr}
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8005fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fba:	6083      	str	r3, [r0, #8]
 8005fbc:	8181      	strh	r1, [r0, #12]
 8005fbe:	6643      	str	r3, [r0, #100]	; 0x64
 8005fc0:	81c2      	strh	r2, [r0, #14]
 8005fc2:	6183      	str	r3, [r0, #24]
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	2208      	movs	r2, #8
 8005fc8:	305c      	adds	r0, #92	; 0x5c
 8005fca:	f7ff fcfb 	bl	80059c4 <memset>
 8005fce:	4b05      	ldr	r3, [pc, #20]	; (8005fe4 <std+0x38>)
 8005fd0:	6224      	str	r4, [r4, #32]
 8005fd2:	6263      	str	r3, [r4, #36]	; 0x24
 8005fd4:	4b04      	ldr	r3, [pc, #16]	; (8005fe8 <std+0x3c>)
 8005fd6:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fd8:	4b04      	ldr	r3, [pc, #16]	; (8005fec <std+0x40>)
 8005fda:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fdc:	4b04      	ldr	r3, [pc, #16]	; (8005ff0 <std+0x44>)
 8005fde:	6323      	str	r3, [r4, #48]	; 0x30
 8005fe0:	bd10      	pop	{r4, pc}
 8005fe2:	bf00      	nop
 8005fe4:	080069bd 	.word	0x080069bd
 8005fe8:	080069df 	.word	0x080069df
 8005fec:	08006a17 	.word	0x08006a17
 8005ff0:	08006a3b 	.word	0x08006a3b

08005ff4 <_cleanup_r>:
 8005ff4:	4901      	ldr	r1, [pc, #4]	; (8005ffc <_cleanup_r+0x8>)
 8005ff6:	f000 b8af 	b.w	8006158 <_fwalk_reent>
 8005ffa:	bf00      	nop
 8005ffc:	08005f35 	.word	0x08005f35

08006000 <__sfmoreglue>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	2568      	movs	r5, #104	; 0x68
 8006004:	1e4a      	subs	r2, r1, #1
 8006006:	4355      	muls	r5, r2
 8006008:	460e      	mov	r6, r1
 800600a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800600e:	f000 f97d 	bl	800630c <_malloc_r>
 8006012:	4604      	mov	r4, r0
 8006014:	b140      	cbz	r0, 8006028 <__sfmoreglue+0x28>
 8006016:	2100      	movs	r1, #0
 8006018:	e9c0 1600 	strd	r1, r6, [r0]
 800601c:	300c      	adds	r0, #12
 800601e:	60a0      	str	r0, [r4, #8]
 8006020:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006024:	f7ff fcce 	bl	80059c4 <memset>
 8006028:	4620      	mov	r0, r4
 800602a:	bd70      	pop	{r4, r5, r6, pc}

0800602c <__sfp_lock_acquire>:
 800602c:	4801      	ldr	r0, [pc, #4]	; (8006034 <__sfp_lock_acquire+0x8>)
 800602e:	f000 b8b3 	b.w	8006198 <__retarget_lock_acquire_recursive>
 8006032:	bf00      	nop
 8006034:	20000200 	.word	0x20000200

08006038 <__sfp_lock_release>:
 8006038:	4801      	ldr	r0, [pc, #4]	; (8006040 <__sfp_lock_release+0x8>)
 800603a:	f000 b8ae 	b.w	800619a <__retarget_lock_release_recursive>
 800603e:	bf00      	nop
 8006040:	20000200 	.word	0x20000200

08006044 <__sinit_lock_acquire>:
 8006044:	4801      	ldr	r0, [pc, #4]	; (800604c <__sinit_lock_acquire+0x8>)
 8006046:	f000 b8a7 	b.w	8006198 <__retarget_lock_acquire_recursive>
 800604a:	bf00      	nop
 800604c:	200001fb 	.word	0x200001fb

08006050 <__sinit_lock_release>:
 8006050:	4801      	ldr	r0, [pc, #4]	; (8006058 <__sinit_lock_release+0x8>)
 8006052:	f000 b8a2 	b.w	800619a <__retarget_lock_release_recursive>
 8006056:	bf00      	nop
 8006058:	200001fb 	.word	0x200001fb

0800605c <__sinit>:
 800605c:	b510      	push	{r4, lr}
 800605e:	4604      	mov	r4, r0
 8006060:	f7ff fff0 	bl	8006044 <__sinit_lock_acquire>
 8006064:	69a3      	ldr	r3, [r4, #24]
 8006066:	b11b      	cbz	r3, 8006070 <__sinit+0x14>
 8006068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800606c:	f7ff bff0 	b.w	8006050 <__sinit_lock_release>
 8006070:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006074:	6523      	str	r3, [r4, #80]	; 0x50
 8006076:	4b13      	ldr	r3, [pc, #76]	; (80060c4 <__sinit+0x68>)
 8006078:	4a13      	ldr	r2, [pc, #76]	; (80060c8 <__sinit+0x6c>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	62a2      	str	r2, [r4, #40]	; 0x28
 800607e:	42a3      	cmp	r3, r4
 8006080:	bf08      	it	eq
 8006082:	2301      	moveq	r3, #1
 8006084:	4620      	mov	r0, r4
 8006086:	bf08      	it	eq
 8006088:	61a3      	streq	r3, [r4, #24]
 800608a:	f000 f81f 	bl	80060cc <__sfp>
 800608e:	6060      	str	r0, [r4, #4]
 8006090:	4620      	mov	r0, r4
 8006092:	f000 f81b 	bl	80060cc <__sfp>
 8006096:	60a0      	str	r0, [r4, #8]
 8006098:	4620      	mov	r0, r4
 800609a:	f000 f817 	bl	80060cc <__sfp>
 800609e:	2200      	movs	r2, #0
 80060a0:	2104      	movs	r1, #4
 80060a2:	60e0      	str	r0, [r4, #12]
 80060a4:	6860      	ldr	r0, [r4, #4]
 80060a6:	f7ff ff81 	bl	8005fac <std>
 80060aa:	2201      	movs	r2, #1
 80060ac:	2109      	movs	r1, #9
 80060ae:	68a0      	ldr	r0, [r4, #8]
 80060b0:	f7ff ff7c 	bl	8005fac <std>
 80060b4:	2202      	movs	r2, #2
 80060b6:	2112      	movs	r1, #18
 80060b8:	68e0      	ldr	r0, [r4, #12]
 80060ba:	f7ff ff77 	bl	8005fac <std>
 80060be:	2301      	movs	r3, #1
 80060c0:	61a3      	str	r3, [r4, #24]
 80060c2:	e7d1      	b.n	8006068 <__sinit+0xc>
 80060c4:	080079b8 	.word	0x080079b8
 80060c8:	08005ff5 	.word	0x08005ff5

080060cc <__sfp>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	4607      	mov	r7, r0
 80060d0:	f7ff ffac 	bl	800602c <__sfp_lock_acquire>
 80060d4:	4b1e      	ldr	r3, [pc, #120]	; (8006150 <__sfp+0x84>)
 80060d6:	681e      	ldr	r6, [r3, #0]
 80060d8:	69b3      	ldr	r3, [r6, #24]
 80060da:	b913      	cbnz	r3, 80060e2 <__sfp+0x16>
 80060dc:	4630      	mov	r0, r6
 80060de:	f7ff ffbd 	bl	800605c <__sinit>
 80060e2:	3648      	adds	r6, #72	; 0x48
 80060e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	d503      	bpl.n	80060f4 <__sfp+0x28>
 80060ec:	6833      	ldr	r3, [r6, #0]
 80060ee:	b30b      	cbz	r3, 8006134 <__sfp+0x68>
 80060f0:	6836      	ldr	r6, [r6, #0]
 80060f2:	e7f7      	b.n	80060e4 <__sfp+0x18>
 80060f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80060f8:	b9d5      	cbnz	r5, 8006130 <__sfp+0x64>
 80060fa:	4b16      	ldr	r3, [pc, #88]	; (8006154 <__sfp+0x88>)
 80060fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006100:	60e3      	str	r3, [r4, #12]
 8006102:	6665      	str	r5, [r4, #100]	; 0x64
 8006104:	f000 f847 	bl	8006196 <__retarget_lock_init_recursive>
 8006108:	f7ff ff96 	bl	8006038 <__sfp_lock_release>
 800610c:	2208      	movs	r2, #8
 800610e:	4629      	mov	r1, r5
 8006110:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006114:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006118:	6025      	str	r5, [r4, #0]
 800611a:	61a5      	str	r5, [r4, #24]
 800611c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006120:	f7ff fc50 	bl	80059c4 <memset>
 8006124:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006128:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800612c:	4620      	mov	r0, r4
 800612e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006130:	3468      	adds	r4, #104	; 0x68
 8006132:	e7d9      	b.n	80060e8 <__sfp+0x1c>
 8006134:	2104      	movs	r1, #4
 8006136:	4638      	mov	r0, r7
 8006138:	f7ff ff62 	bl	8006000 <__sfmoreglue>
 800613c:	4604      	mov	r4, r0
 800613e:	6030      	str	r0, [r6, #0]
 8006140:	2800      	cmp	r0, #0
 8006142:	d1d5      	bne.n	80060f0 <__sfp+0x24>
 8006144:	f7ff ff78 	bl	8006038 <__sfp_lock_release>
 8006148:	230c      	movs	r3, #12
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	e7ee      	b.n	800612c <__sfp+0x60>
 800614e:	bf00      	nop
 8006150:	080079b8 	.word	0x080079b8
 8006154:	ffff0001 	.word	0xffff0001

08006158 <_fwalk_reent>:
 8006158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800615c:	4606      	mov	r6, r0
 800615e:	4688      	mov	r8, r1
 8006160:	2700      	movs	r7, #0
 8006162:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006166:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800616a:	f1b9 0901 	subs.w	r9, r9, #1
 800616e:	d505      	bpl.n	800617c <_fwalk_reent+0x24>
 8006170:	6824      	ldr	r4, [r4, #0]
 8006172:	2c00      	cmp	r4, #0
 8006174:	d1f7      	bne.n	8006166 <_fwalk_reent+0xe>
 8006176:	4638      	mov	r0, r7
 8006178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800617c:	89ab      	ldrh	r3, [r5, #12]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d907      	bls.n	8006192 <_fwalk_reent+0x3a>
 8006182:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006186:	3301      	adds	r3, #1
 8006188:	d003      	beq.n	8006192 <_fwalk_reent+0x3a>
 800618a:	4629      	mov	r1, r5
 800618c:	4630      	mov	r0, r6
 800618e:	47c0      	blx	r8
 8006190:	4307      	orrs	r7, r0
 8006192:	3568      	adds	r5, #104	; 0x68
 8006194:	e7e9      	b.n	800616a <_fwalk_reent+0x12>

08006196 <__retarget_lock_init_recursive>:
 8006196:	4770      	bx	lr

08006198 <__retarget_lock_acquire_recursive>:
 8006198:	4770      	bx	lr

0800619a <__retarget_lock_release_recursive>:
 800619a:	4770      	bx	lr

0800619c <__swhatbuf_r>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	460e      	mov	r6, r1
 80061a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a4:	4614      	mov	r4, r2
 80061a6:	2900      	cmp	r1, #0
 80061a8:	461d      	mov	r5, r3
 80061aa:	b096      	sub	sp, #88	; 0x58
 80061ac:	da07      	bge.n	80061be <__swhatbuf_r+0x22>
 80061ae:	2300      	movs	r3, #0
 80061b0:	602b      	str	r3, [r5, #0]
 80061b2:	89b3      	ldrh	r3, [r6, #12]
 80061b4:	061a      	lsls	r2, r3, #24
 80061b6:	d410      	bmi.n	80061da <__swhatbuf_r+0x3e>
 80061b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061bc:	e00e      	b.n	80061dc <__swhatbuf_r+0x40>
 80061be:	466a      	mov	r2, sp
 80061c0:	f000 fc62 	bl	8006a88 <_fstat_r>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	dbf2      	blt.n	80061ae <__swhatbuf_r+0x12>
 80061c8:	9a01      	ldr	r2, [sp, #4]
 80061ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80061ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80061d2:	425a      	negs	r2, r3
 80061d4:	415a      	adcs	r2, r3
 80061d6:	602a      	str	r2, [r5, #0]
 80061d8:	e7ee      	b.n	80061b8 <__swhatbuf_r+0x1c>
 80061da:	2340      	movs	r3, #64	; 0x40
 80061dc:	2000      	movs	r0, #0
 80061de:	6023      	str	r3, [r4, #0]
 80061e0:	b016      	add	sp, #88	; 0x58
 80061e2:	bd70      	pop	{r4, r5, r6, pc}

080061e4 <__smakebuf_r>:
 80061e4:	898b      	ldrh	r3, [r1, #12]
 80061e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061e8:	079d      	lsls	r5, r3, #30
 80061ea:	4606      	mov	r6, r0
 80061ec:	460c      	mov	r4, r1
 80061ee:	d507      	bpl.n	8006200 <__smakebuf_r+0x1c>
 80061f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061f4:	6023      	str	r3, [r4, #0]
 80061f6:	6123      	str	r3, [r4, #16]
 80061f8:	2301      	movs	r3, #1
 80061fa:	6163      	str	r3, [r4, #20]
 80061fc:	b002      	add	sp, #8
 80061fe:	bd70      	pop	{r4, r5, r6, pc}
 8006200:	466a      	mov	r2, sp
 8006202:	ab01      	add	r3, sp, #4
 8006204:	f7ff ffca 	bl	800619c <__swhatbuf_r>
 8006208:	9900      	ldr	r1, [sp, #0]
 800620a:	4605      	mov	r5, r0
 800620c:	4630      	mov	r0, r6
 800620e:	f000 f87d 	bl	800630c <_malloc_r>
 8006212:	b948      	cbnz	r0, 8006228 <__smakebuf_r+0x44>
 8006214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006218:	059a      	lsls	r2, r3, #22
 800621a:	d4ef      	bmi.n	80061fc <__smakebuf_r+0x18>
 800621c:	f023 0303 	bic.w	r3, r3, #3
 8006220:	f043 0302 	orr.w	r3, r3, #2
 8006224:	81a3      	strh	r3, [r4, #12]
 8006226:	e7e3      	b.n	80061f0 <__smakebuf_r+0xc>
 8006228:	4b0d      	ldr	r3, [pc, #52]	; (8006260 <__smakebuf_r+0x7c>)
 800622a:	62b3      	str	r3, [r6, #40]	; 0x28
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	6020      	str	r0, [r4, #0]
 8006230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006234:	81a3      	strh	r3, [r4, #12]
 8006236:	9b00      	ldr	r3, [sp, #0]
 8006238:	6120      	str	r0, [r4, #16]
 800623a:	6163      	str	r3, [r4, #20]
 800623c:	9b01      	ldr	r3, [sp, #4]
 800623e:	b15b      	cbz	r3, 8006258 <__smakebuf_r+0x74>
 8006240:	4630      	mov	r0, r6
 8006242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006246:	f000 fc31 	bl	8006aac <_isatty_r>
 800624a:	b128      	cbz	r0, 8006258 <__smakebuf_r+0x74>
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	81a3      	strh	r3, [r4, #12]
 8006258:	89a0      	ldrh	r0, [r4, #12]
 800625a:	4305      	orrs	r5, r0
 800625c:	81a5      	strh	r5, [r4, #12]
 800625e:	e7cd      	b.n	80061fc <__smakebuf_r+0x18>
 8006260:	08005ff5 	.word	0x08005ff5

08006264 <malloc>:
 8006264:	4b02      	ldr	r3, [pc, #8]	; (8006270 <malloc+0xc>)
 8006266:	4601      	mov	r1, r0
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	f000 b84f 	b.w	800630c <_malloc_r>
 800626e:	bf00      	nop
 8006270:	20000018 	.word	0x20000018

08006274 <_free_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4605      	mov	r5, r0
 8006278:	2900      	cmp	r1, #0
 800627a:	d043      	beq.n	8006304 <_free_r+0x90>
 800627c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006280:	1f0c      	subs	r4, r1, #4
 8006282:	2b00      	cmp	r3, #0
 8006284:	bfb8      	it	lt
 8006286:	18e4      	addlt	r4, r4, r3
 8006288:	f000 fc40 	bl	8006b0c <__malloc_lock>
 800628c:	4a1e      	ldr	r2, [pc, #120]	; (8006308 <_free_r+0x94>)
 800628e:	6813      	ldr	r3, [r2, #0]
 8006290:	4610      	mov	r0, r2
 8006292:	b933      	cbnz	r3, 80062a2 <_free_r+0x2e>
 8006294:	6063      	str	r3, [r4, #4]
 8006296:	6014      	str	r4, [r2, #0]
 8006298:	4628      	mov	r0, r5
 800629a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800629e:	f000 bc3b 	b.w	8006b18 <__malloc_unlock>
 80062a2:	42a3      	cmp	r3, r4
 80062a4:	d90a      	bls.n	80062bc <_free_r+0x48>
 80062a6:	6821      	ldr	r1, [r4, #0]
 80062a8:	1862      	adds	r2, r4, r1
 80062aa:	4293      	cmp	r3, r2
 80062ac:	bf01      	itttt	eq
 80062ae:	681a      	ldreq	r2, [r3, #0]
 80062b0:	685b      	ldreq	r3, [r3, #4]
 80062b2:	1852      	addeq	r2, r2, r1
 80062b4:	6022      	streq	r2, [r4, #0]
 80062b6:	6063      	str	r3, [r4, #4]
 80062b8:	6004      	str	r4, [r0, #0]
 80062ba:	e7ed      	b.n	8006298 <_free_r+0x24>
 80062bc:	461a      	mov	r2, r3
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	b10b      	cbz	r3, 80062c6 <_free_r+0x52>
 80062c2:	42a3      	cmp	r3, r4
 80062c4:	d9fa      	bls.n	80062bc <_free_r+0x48>
 80062c6:	6811      	ldr	r1, [r2, #0]
 80062c8:	1850      	adds	r0, r2, r1
 80062ca:	42a0      	cmp	r0, r4
 80062cc:	d10b      	bne.n	80062e6 <_free_r+0x72>
 80062ce:	6820      	ldr	r0, [r4, #0]
 80062d0:	4401      	add	r1, r0
 80062d2:	1850      	adds	r0, r2, r1
 80062d4:	4283      	cmp	r3, r0
 80062d6:	6011      	str	r1, [r2, #0]
 80062d8:	d1de      	bne.n	8006298 <_free_r+0x24>
 80062da:	6818      	ldr	r0, [r3, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	4401      	add	r1, r0
 80062e0:	6011      	str	r1, [r2, #0]
 80062e2:	6053      	str	r3, [r2, #4]
 80062e4:	e7d8      	b.n	8006298 <_free_r+0x24>
 80062e6:	d902      	bls.n	80062ee <_free_r+0x7a>
 80062e8:	230c      	movs	r3, #12
 80062ea:	602b      	str	r3, [r5, #0]
 80062ec:	e7d4      	b.n	8006298 <_free_r+0x24>
 80062ee:	6820      	ldr	r0, [r4, #0]
 80062f0:	1821      	adds	r1, r4, r0
 80062f2:	428b      	cmp	r3, r1
 80062f4:	bf01      	itttt	eq
 80062f6:	6819      	ldreq	r1, [r3, #0]
 80062f8:	685b      	ldreq	r3, [r3, #4]
 80062fa:	1809      	addeq	r1, r1, r0
 80062fc:	6021      	streq	r1, [r4, #0]
 80062fe:	6063      	str	r3, [r4, #4]
 8006300:	6054      	str	r4, [r2, #4]
 8006302:	e7c9      	b.n	8006298 <_free_r+0x24>
 8006304:	bd38      	pop	{r3, r4, r5, pc}
 8006306:	bf00      	nop
 8006308:	200000a4 	.word	0x200000a4

0800630c <_malloc_r>:
 800630c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800630e:	1ccd      	adds	r5, r1, #3
 8006310:	f025 0503 	bic.w	r5, r5, #3
 8006314:	3508      	adds	r5, #8
 8006316:	2d0c      	cmp	r5, #12
 8006318:	bf38      	it	cc
 800631a:	250c      	movcc	r5, #12
 800631c:	2d00      	cmp	r5, #0
 800631e:	4606      	mov	r6, r0
 8006320:	db01      	blt.n	8006326 <_malloc_r+0x1a>
 8006322:	42a9      	cmp	r1, r5
 8006324:	d903      	bls.n	800632e <_malloc_r+0x22>
 8006326:	230c      	movs	r3, #12
 8006328:	6033      	str	r3, [r6, #0]
 800632a:	2000      	movs	r0, #0
 800632c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800632e:	f000 fbed 	bl	8006b0c <__malloc_lock>
 8006332:	4921      	ldr	r1, [pc, #132]	; (80063b8 <_malloc_r+0xac>)
 8006334:	680a      	ldr	r2, [r1, #0]
 8006336:	4614      	mov	r4, r2
 8006338:	b99c      	cbnz	r4, 8006362 <_malloc_r+0x56>
 800633a:	4f20      	ldr	r7, [pc, #128]	; (80063bc <_malloc_r+0xb0>)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	b923      	cbnz	r3, 800634a <_malloc_r+0x3e>
 8006340:	4621      	mov	r1, r4
 8006342:	4630      	mov	r0, r6
 8006344:	f000 fb2a 	bl	800699c <_sbrk_r>
 8006348:	6038      	str	r0, [r7, #0]
 800634a:	4629      	mov	r1, r5
 800634c:	4630      	mov	r0, r6
 800634e:	f000 fb25 	bl	800699c <_sbrk_r>
 8006352:	1c43      	adds	r3, r0, #1
 8006354:	d123      	bne.n	800639e <_malloc_r+0x92>
 8006356:	230c      	movs	r3, #12
 8006358:	4630      	mov	r0, r6
 800635a:	6033      	str	r3, [r6, #0]
 800635c:	f000 fbdc 	bl	8006b18 <__malloc_unlock>
 8006360:	e7e3      	b.n	800632a <_malloc_r+0x1e>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	1b5b      	subs	r3, r3, r5
 8006366:	d417      	bmi.n	8006398 <_malloc_r+0x8c>
 8006368:	2b0b      	cmp	r3, #11
 800636a:	d903      	bls.n	8006374 <_malloc_r+0x68>
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	441c      	add	r4, r3
 8006370:	6025      	str	r5, [r4, #0]
 8006372:	e004      	b.n	800637e <_malloc_r+0x72>
 8006374:	6863      	ldr	r3, [r4, #4]
 8006376:	42a2      	cmp	r2, r4
 8006378:	bf0c      	ite	eq
 800637a:	600b      	streq	r3, [r1, #0]
 800637c:	6053      	strne	r3, [r2, #4]
 800637e:	4630      	mov	r0, r6
 8006380:	f000 fbca 	bl	8006b18 <__malloc_unlock>
 8006384:	f104 000b 	add.w	r0, r4, #11
 8006388:	1d23      	adds	r3, r4, #4
 800638a:	f020 0007 	bic.w	r0, r0, #7
 800638e:	1ac2      	subs	r2, r0, r3
 8006390:	d0cc      	beq.n	800632c <_malloc_r+0x20>
 8006392:	1a1b      	subs	r3, r3, r0
 8006394:	50a3      	str	r3, [r4, r2]
 8006396:	e7c9      	b.n	800632c <_malloc_r+0x20>
 8006398:	4622      	mov	r2, r4
 800639a:	6864      	ldr	r4, [r4, #4]
 800639c:	e7cc      	b.n	8006338 <_malloc_r+0x2c>
 800639e:	1cc4      	adds	r4, r0, #3
 80063a0:	f024 0403 	bic.w	r4, r4, #3
 80063a4:	42a0      	cmp	r0, r4
 80063a6:	d0e3      	beq.n	8006370 <_malloc_r+0x64>
 80063a8:	1a21      	subs	r1, r4, r0
 80063aa:	4630      	mov	r0, r6
 80063ac:	f000 faf6 	bl	800699c <_sbrk_r>
 80063b0:	3001      	adds	r0, #1
 80063b2:	d1dd      	bne.n	8006370 <_malloc_r+0x64>
 80063b4:	e7cf      	b.n	8006356 <_malloc_r+0x4a>
 80063b6:	bf00      	nop
 80063b8:	200000a4 	.word	0x200000a4
 80063bc:	200000a8 	.word	0x200000a8

080063c0 <__sfputc_r>:
 80063c0:	6893      	ldr	r3, [r2, #8]
 80063c2:	b410      	push	{r4}
 80063c4:	3b01      	subs	r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	6093      	str	r3, [r2, #8]
 80063ca:	da07      	bge.n	80063dc <__sfputc_r+0x1c>
 80063cc:	6994      	ldr	r4, [r2, #24]
 80063ce:	42a3      	cmp	r3, r4
 80063d0:	db01      	blt.n	80063d6 <__sfputc_r+0x16>
 80063d2:	290a      	cmp	r1, #10
 80063d4:	d102      	bne.n	80063dc <__sfputc_r+0x1c>
 80063d6:	bc10      	pop	{r4}
 80063d8:	f7ff bc66 	b.w	8005ca8 <__swbuf_r>
 80063dc:	6813      	ldr	r3, [r2, #0]
 80063de:	1c58      	adds	r0, r3, #1
 80063e0:	6010      	str	r0, [r2, #0]
 80063e2:	7019      	strb	r1, [r3, #0]
 80063e4:	4608      	mov	r0, r1
 80063e6:	bc10      	pop	{r4}
 80063e8:	4770      	bx	lr

080063ea <__sfputs_r>:
 80063ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ec:	4606      	mov	r6, r0
 80063ee:	460f      	mov	r7, r1
 80063f0:	4614      	mov	r4, r2
 80063f2:	18d5      	adds	r5, r2, r3
 80063f4:	42ac      	cmp	r4, r5
 80063f6:	d101      	bne.n	80063fc <__sfputs_r+0x12>
 80063f8:	2000      	movs	r0, #0
 80063fa:	e007      	b.n	800640c <__sfputs_r+0x22>
 80063fc:	463a      	mov	r2, r7
 80063fe:	4630      	mov	r0, r6
 8006400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006404:	f7ff ffdc 	bl	80063c0 <__sfputc_r>
 8006408:	1c43      	adds	r3, r0, #1
 800640a:	d1f3      	bne.n	80063f4 <__sfputs_r+0xa>
 800640c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006410 <_vfiprintf_r>:
 8006410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006414:	460d      	mov	r5, r1
 8006416:	4614      	mov	r4, r2
 8006418:	4698      	mov	r8, r3
 800641a:	4606      	mov	r6, r0
 800641c:	b09d      	sub	sp, #116	; 0x74
 800641e:	b118      	cbz	r0, 8006428 <_vfiprintf_r+0x18>
 8006420:	6983      	ldr	r3, [r0, #24]
 8006422:	b90b      	cbnz	r3, 8006428 <_vfiprintf_r+0x18>
 8006424:	f7ff fe1a 	bl	800605c <__sinit>
 8006428:	4b89      	ldr	r3, [pc, #548]	; (8006650 <_vfiprintf_r+0x240>)
 800642a:	429d      	cmp	r5, r3
 800642c:	d11b      	bne.n	8006466 <_vfiprintf_r+0x56>
 800642e:	6875      	ldr	r5, [r6, #4]
 8006430:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006432:	07d9      	lsls	r1, r3, #31
 8006434:	d405      	bmi.n	8006442 <_vfiprintf_r+0x32>
 8006436:	89ab      	ldrh	r3, [r5, #12]
 8006438:	059a      	lsls	r2, r3, #22
 800643a:	d402      	bmi.n	8006442 <_vfiprintf_r+0x32>
 800643c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800643e:	f7ff feab 	bl	8006198 <__retarget_lock_acquire_recursive>
 8006442:	89ab      	ldrh	r3, [r5, #12]
 8006444:	071b      	lsls	r3, r3, #28
 8006446:	d501      	bpl.n	800644c <_vfiprintf_r+0x3c>
 8006448:	692b      	ldr	r3, [r5, #16]
 800644a:	b9eb      	cbnz	r3, 8006488 <_vfiprintf_r+0x78>
 800644c:	4629      	mov	r1, r5
 800644e:	4630      	mov	r0, r6
 8006450:	f7ff fc7c 	bl	8005d4c <__swsetup_r>
 8006454:	b1c0      	cbz	r0, 8006488 <_vfiprintf_r+0x78>
 8006456:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006458:	07dc      	lsls	r4, r3, #31
 800645a:	d50e      	bpl.n	800647a <_vfiprintf_r+0x6a>
 800645c:	f04f 30ff 	mov.w	r0, #4294967295
 8006460:	b01d      	add	sp, #116	; 0x74
 8006462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006466:	4b7b      	ldr	r3, [pc, #492]	; (8006654 <_vfiprintf_r+0x244>)
 8006468:	429d      	cmp	r5, r3
 800646a:	d101      	bne.n	8006470 <_vfiprintf_r+0x60>
 800646c:	68b5      	ldr	r5, [r6, #8]
 800646e:	e7df      	b.n	8006430 <_vfiprintf_r+0x20>
 8006470:	4b79      	ldr	r3, [pc, #484]	; (8006658 <_vfiprintf_r+0x248>)
 8006472:	429d      	cmp	r5, r3
 8006474:	bf08      	it	eq
 8006476:	68f5      	ldreq	r5, [r6, #12]
 8006478:	e7da      	b.n	8006430 <_vfiprintf_r+0x20>
 800647a:	89ab      	ldrh	r3, [r5, #12]
 800647c:	0598      	lsls	r0, r3, #22
 800647e:	d4ed      	bmi.n	800645c <_vfiprintf_r+0x4c>
 8006480:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006482:	f7ff fe8a 	bl	800619a <__retarget_lock_release_recursive>
 8006486:	e7e9      	b.n	800645c <_vfiprintf_r+0x4c>
 8006488:	2300      	movs	r3, #0
 800648a:	9309      	str	r3, [sp, #36]	; 0x24
 800648c:	2320      	movs	r3, #32
 800648e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006492:	2330      	movs	r3, #48	; 0x30
 8006494:	f04f 0901 	mov.w	r9, #1
 8006498:	f8cd 800c 	str.w	r8, [sp, #12]
 800649c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800665c <_vfiprintf_r+0x24c>
 80064a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064a4:	4623      	mov	r3, r4
 80064a6:	469a      	mov	sl, r3
 80064a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064ac:	b10a      	cbz	r2, 80064b2 <_vfiprintf_r+0xa2>
 80064ae:	2a25      	cmp	r2, #37	; 0x25
 80064b0:	d1f9      	bne.n	80064a6 <_vfiprintf_r+0x96>
 80064b2:	ebba 0b04 	subs.w	fp, sl, r4
 80064b6:	d00b      	beq.n	80064d0 <_vfiprintf_r+0xc0>
 80064b8:	465b      	mov	r3, fp
 80064ba:	4622      	mov	r2, r4
 80064bc:	4629      	mov	r1, r5
 80064be:	4630      	mov	r0, r6
 80064c0:	f7ff ff93 	bl	80063ea <__sfputs_r>
 80064c4:	3001      	adds	r0, #1
 80064c6:	f000 80aa 	beq.w	800661e <_vfiprintf_r+0x20e>
 80064ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064cc:	445a      	add	r2, fp
 80064ce:	9209      	str	r2, [sp, #36]	; 0x24
 80064d0:	f89a 3000 	ldrb.w	r3, [sl]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f000 80a2 	beq.w	800661e <_vfiprintf_r+0x20e>
 80064da:	2300      	movs	r3, #0
 80064dc:	f04f 32ff 	mov.w	r2, #4294967295
 80064e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064e4:	f10a 0a01 	add.w	sl, sl, #1
 80064e8:	9304      	str	r3, [sp, #16]
 80064ea:	9307      	str	r3, [sp, #28]
 80064ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064f0:	931a      	str	r3, [sp, #104]	; 0x68
 80064f2:	4654      	mov	r4, sl
 80064f4:	2205      	movs	r2, #5
 80064f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064fa:	4858      	ldr	r0, [pc, #352]	; (800665c <_vfiprintf_r+0x24c>)
 80064fc:	f000 faf8 	bl	8006af0 <memchr>
 8006500:	9a04      	ldr	r2, [sp, #16]
 8006502:	b9d8      	cbnz	r0, 800653c <_vfiprintf_r+0x12c>
 8006504:	06d1      	lsls	r1, r2, #27
 8006506:	bf44      	itt	mi
 8006508:	2320      	movmi	r3, #32
 800650a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800650e:	0713      	lsls	r3, r2, #28
 8006510:	bf44      	itt	mi
 8006512:	232b      	movmi	r3, #43	; 0x2b
 8006514:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006518:	f89a 3000 	ldrb.w	r3, [sl]
 800651c:	2b2a      	cmp	r3, #42	; 0x2a
 800651e:	d015      	beq.n	800654c <_vfiprintf_r+0x13c>
 8006520:	4654      	mov	r4, sl
 8006522:	2000      	movs	r0, #0
 8006524:	f04f 0c0a 	mov.w	ip, #10
 8006528:	9a07      	ldr	r2, [sp, #28]
 800652a:	4621      	mov	r1, r4
 800652c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006530:	3b30      	subs	r3, #48	; 0x30
 8006532:	2b09      	cmp	r3, #9
 8006534:	d94e      	bls.n	80065d4 <_vfiprintf_r+0x1c4>
 8006536:	b1b0      	cbz	r0, 8006566 <_vfiprintf_r+0x156>
 8006538:	9207      	str	r2, [sp, #28]
 800653a:	e014      	b.n	8006566 <_vfiprintf_r+0x156>
 800653c:	eba0 0308 	sub.w	r3, r0, r8
 8006540:	fa09 f303 	lsl.w	r3, r9, r3
 8006544:	4313      	orrs	r3, r2
 8006546:	46a2      	mov	sl, r4
 8006548:	9304      	str	r3, [sp, #16]
 800654a:	e7d2      	b.n	80064f2 <_vfiprintf_r+0xe2>
 800654c:	9b03      	ldr	r3, [sp, #12]
 800654e:	1d19      	adds	r1, r3, #4
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	9103      	str	r1, [sp, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	bfbb      	ittet	lt
 8006558:	425b      	neglt	r3, r3
 800655a:	f042 0202 	orrlt.w	r2, r2, #2
 800655e:	9307      	strge	r3, [sp, #28]
 8006560:	9307      	strlt	r3, [sp, #28]
 8006562:	bfb8      	it	lt
 8006564:	9204      	strlt	r2, [sp, #16]
 8006566:	7823      	ldrb	r3, [r4, #0]
 8006568:	2b2e      	cmp	r3, #46	; 0x2e
 800656a:	d10c      	bne.n	8006586 <_vfiprintf_r+0x176>
 800656c:	7863      	ldrb	r3, [r4, #1]
 800656e:	2b2a      	cmp	r3, #42	; 0x2a
 8006570:	d135      	bne.n	80065de <_vfiprintf_r+0x1ce>
 8006572:	9b03      	ldr	r3, [sp, #12]
 8006574:	3402      	adds	r4, #2
 8006576:	1d1a      	adds	r2, r3, #4
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	9203      	str	r2, [sp, #12]
 800657c:	2b00      	cmp	r3, #0
 800657e:	bfb8      	it	lt
 8006580:	f04f 33ff 	movlt.w	r3, #4294967295
 8006584:	9305      	str	r3, [sp, #20]
 8006586:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800666c <_vfiprintf_r+0x25c>
 800658a:	2203      	movs	r2, #3
 800658c:	4650      	mov	r0, sl
 800658e:	7821      	ldrb	r1, [r4, #0]
 8006590:	f000 faae 	bl	8006af0 <memchr>
 8006594:	b140      	cbz	r0, 80065a8 <_vfiprintf_r+0x198>
 8006596:	2340      	movs	r3, #64	; 0x40
 8006598:	eba0 000a 	sub.w	r0, r0, sl
 800659c:	fa03 f000 	lsl.w	r0, r3, r0
 80065a0:	9b04      	ldr	r3, [sp, #16]
 80065a2:	3401      	adds	r4, #1
 80065a4:	4303      	orrs	r3, r0
 80065a6:	9304      	str	r3, [sp, #16]
 80065a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065ac:	2206      	movs	r2, #6
 80065ae:	482c      	ldr	r0, [pc, #176]	; (8006660 <_vfiprintf_r+0x250>)
 80065b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065b4:	f000 fa9c 	bl	8006af0 <memchr>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d03f      	beq.n	800663c <_vfiprintf_r+0x22c>
 80065bc:	4b29      	ldr	r3, [pc, #164]	; (8006664 <_vfiprintf_r+0x254>)
 80065be:	bb1b      	cbnz	r3, 8006608 <_vfiprintf_r+0x1f8>
 80065c0:	9b03      	ldr	r3, [sp, #12]
 80065c2:	3307      	adds	r3, #7
 80065c4:	f023 0307 	bic.w	r3, r3, #7
 80065c8:	3308      	adds	r3, #8
 80065ca:	9303      	str	r3, [sp, #12]
 80065cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065ce:	443b      	add	r3, r7
 80065d0:	9309      	str	r3, [sp, #36]	; 0x24
 80065d2:	e767      	b.n	80064a4 <_vfiprintf_r+0x94>
 80065d4:	460c      	mov	r4, r1
 80065d6:	2001      	movs	r0, #1
 80065d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80065dc:	e7a5      	b.n	800652a <_vfiprintf_r+0x11a>
 80065de:	2300      	movs	r3, #0
 80065e0:	f04f 0c0a 	mov.w	ip, #10
 80065e4:	4619      	mov	r1, r3
 80065e6:	3401      	adds	r4, #1
 80065e8:	9305      	str	r3, [sp, #20]
 80065ea:	4620      	mov	r0, r4
 80065ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065f0:	3a30      	subs	r2, #48	; 0x30
 80065f2:	2a09      	cmp	r2, #9
 80065f4:	d903      	bls.n	80065fe <_vfiprintf_r+0x1ee>
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d0c5      	beq.n	8006586 <_vfiprintf_r+0x176>
 80065fa:	9105      	str	r1, [sp, #20]
 80065fc:	e7c3      	b.n	8006586 <_vfiprintf_r+0x176>
 80065fe:	4604      	mov	r4, r0
 8006600:	2301      	movs	r3, #1
 8006602:	fb0c 2101 	mla	r1, ip, r1, r2
 8006606:	e7f0      	b.n	80065ea <_vfiprintf_r+0x1da>
 8006608:	ab03      	add	r3, sp, #12
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	462a      	mov	r2, r5
 800660e:	4630      	mov	r0, r6
 8006610:	4b15      	ldr	r3, [pc, #84]	; (8006668 <_vfiprintf_r+0x258>)
 8006612:	a904      	add	r1, sp, #16
 8006614:	f3af 8000 	nop.w
 8006618:	4607      	mov	r7, r0
 800661a:	1c78      	adds	r0, r7, #1
 800661c:	d1d6      	bne.n	80065cc <_vfiprintf_r+0x1bc>
 800661e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006620:	07d9      	lsls	r1, r3, #31
 8006622:	d405      	bmi.n	8006630 <_vfiprintf_r+0x220>
 8006624:	89ab      	ldrh	r3, [r5, #12]
 8006626:	059a      	lsls	r2, r3, #22
 8006628:	d402      	bmi.n	8006630 <_vfiprintf_r+0x220>
 800662a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800662c:	f7ff fdb5 	bl	800619a <__retarget_lock_release_recursive>
 8006630:	89ab      	ldrh	r3, [r5, #12]
 8006632:	065b      	lsls	r3, r3, #25
 8006634:	f53f af12 	bmi.w	800645c <_vfiprintf_r+0x4c>
 8006638:	9809      	ldr	r0, [sp, #36]	; 0x24
 800663a:	e711      	b.n	8006460 <_vfiprintf_r+0x50>
 800663c:	ab03      	add	r3, sp, #12
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	462a      	mov	r2, r5
 8006642:	4630      	mov	r0, r6
 8006644:	4b08      	ldr	r3, [pc, #32]	; (8006668 <_vfiprintf_r+0x258>)
 8006646:	a904      	add	r1, sp, #16
 8006648:	f000 f882 	bl	8006750 <_printf_i>
 800664c:	e7e4      	b.n	8006618 <_vfiprintf_r+0x208>
 800664e:	bf00      	nop
 8006650:	080079dc 	.word	0x080079dc
 8006654:	080079fc 	.word	0x080079fc
 8006658:	080079bc 	.word	0x080079bc
 800665c:	08007a1c 	.word	0x08007a1c
 8006660:	08007a26 	.word	0x08007a26
 8006664:	00000000 	.word	0x00000000
 8006668:	080063eb 	.word	0x080063eb
 800666c:	08007a22 	.word	0x08007a22

08006670 <_printf_common>:
 8006670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006674:	4616      	mov	r6, r2
 8006676:	4699      	mov	r9, r3
 8006678:	688a      	ldr	r2, [r1, #8]
 800667a:	690b      	ldr	r3, [r1, #16]
 800667c:	4607      	mov	r7, r0
 800667e:	4293      	cmp	r3, r2
 8006680:	bfb8      	it	lt
 8006682:	4613      	movlt	r3, r2
 8006684:	6033      	str	r3, [r6, #0]
 8006686:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800668a:	460c      	mov	r4, r1
 800668c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006690:	b10a      	cbz	r2, 8006696 <_printf_common+0x26>
 8006692:	3301      	adds	r3, #1
 8006694:	6033      	str	r3, [r6, #0]
 8006696:	6823      	ldr	r3, [r4, #0]
 8006698:	0699      	lsls	r1, r3, #26
 800669a:	bf42      	ittt	mi
 800669c:	6833      	ldrmi	r3, [r6, #0]
 800669e:	3302      	addmi	r3, #2
 80066a0:	6033      	strmi	r3, [r6, #0]
 80066a2:	6825      	ldr	r5, [r4, #0]
 80066a4:	f015 0506 	ands.w	r5, r5, #6
 80066a8:	d106      	bne.n	80066b8 <_printf_common+0x48>
 80066aa:	f104 0a19 	add.w	sl, r4, #25
 80066ae:	68e3      	ldr	r3, [r4, #12]
 80066b0:	6832      	ldr	r2, [r6, #0]
 80066b2:	1a9b      	subs	r3, r3, r2
 80066b4:	42ab      	cmp	r3, r5
 80066b6:	dc28      	bgt.n	800670a <_printf_common+0x9a>
 80066b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066bc:	1e13      	subs	r3, r2, #0
 80066be:	6822      	ldr	r2, [r4, #0]
 80066c0:	bf18      	it	ne
 80066c2:	2301      	movne	r3, #1
 80066c4:	0692      	lsls	r2, r2, #26
 80066c6:	d42d      	bmi.n	8006724 <_printf_common+0xb4>
 80066c8:	4649      	mov	r1, r9
 80066ca:	4638      	mov	r0, r7
 80066cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066d0:	47c0      	blx	r8
 80066d2:	3001      	adds	r0, #1
 80066d4:	d020      	beq.n	8006718 <_printf_common+0xa8>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	68e5      	ldr	r5, [r4, #12]
 80066da:	f003 0306 	and.w	r3, r3, #6
 80066de:	2b04      	cmp	r3, #4
 80066e0:	bf18      	it	ne
 80066e2:	2500      	movne	r5, #0
 80066e4:	6832      	ldr	r2, [r6, #0]
 80066e6:	f04f 0600 	mov.w	r6, #0
 80066ea:	68a3      	ldr	r3, [r4, #8]
 80066ec:	bf08      	it	eq
 80066ee:	1aad      	subeq	r5, r5, r2
 80066f0:	6922      	ldr	r2, [r4, #16]
 80066f2:	bf08      	it	eq
 80066f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066f8:	4293      	cmp	r3, r2
 80066fa:	bfc4      	itt	gt
 80066fc:	1a9b      	subgt	r3, r3, r2
 80066fe:	18ed      	addgt	r5, r5, r3
 8006700:	341a      	adds	r4, #26
 8006702:	42b5      	cmp	r5, r6
 8006704:	d11a      	bne.n	800673c <_printf_common+0xcc>
 8006706:	2000      	movs	r0, #0
 8006708:	e008      	b.n	800671c <_printf_common+0xac>
 800670a:	2301      	movs	r3, #1
 800670c:	4652      	mov	r2, sl
 800670e:	4649      	mov	r1, r9
 8006710:	4638      	mov	r0, r7
 8006712:	47c0      	blx	r8
 8006714:	3001      	adds	r0, #1
 8006716:	d103      	bne.n	8006720 <_printf_common+0xb0>
 8006718:	f04f 30ff 	mov.w	r0, #4294967295
 800671c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006720:	3501      	adds	r5, #1
 8006722:	e7c4      	b.n	80066ae <_printf_common+0x3e>
 8006724:	2030      	movs	r0, #48	; 0x30
 8006726:	18e1      	adds	r1, r4, r3
 8006728:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006732:	4422      	add	r2, r4
 8006734:	3302      	adds	r3, #2
 8006736:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800673a:	e7c5      	b.n	80066c8 <_printf_common+0x58>
 800673c:	2301      	movs	r3, #1
 800673e:	4622      	mov	r2, r4
 8006740:	4649      	mov	r1, r9
 8006742:	4638      	mov	r0, r7
 8006744:	47c0      	blx	r8
 8006746:	3001      	adds	r0, #1
 8006748:	d0e6      	beq.n	8006718 <_printf_common+0xa8>
 800674a:	3601      	adds	r6, #1
 800674c:	e7d9      	b.n	8006702 <_printf_common+0x92>
	...

08006750 <_printf_i>:
 8006750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006754:	460c      	mov	r4, r1
 8006756:	7e27      	ldrb	r7, [r4, #24]
 8006758:	4691      	mov	r9, r2
 800675a:	2f78      	cmp	r7, #120	; 0x78
 800675c:	4680      	mov	r8, r0
 800675e:	469a      	mov	sl, r3
 8006760:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006762:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006766:	d807      	bhi.n	8006778 <_printf_i+0x28>
 8006768:	2f62      	cmp	r7, #98	; 0x62
 800676a:	d80a      	bhi.n	8006782 <_printf_i+0x32>
 800676c:	2f00      	cmp	r7, #0
 800676e:	f000 80d9 	beq.w	8006924 <_printf_i+0x1d4>
 8006772:	2f58      	cmp	r7, #88	; 0x58
 8006774:	f000 80a4 	beq.w	80068c0 <_printf_i+0x170>
 8006778:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800677c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006780:	e03a      	b.n	80067f8 <_printf_i+0xa8>
 8006782:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006786:	2b15      	cmp	r3, #21
 8006788:	d8f6      	bhi.n	8006778 <_printf_i+0x28>
 800678a:	a001      	add	r0, pc, #4	; (adr r0, 8006790 <_printf_i+0x40>)
 800678c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006790:	080067e9 	.word	0x080067e9
 8006794:	080067fd 	.word	0x080067fd
 8006798:	08006779 	.word	0x08006779
 800679c:	08006779 	.word	0x08006779
 80067a0:	08006779 	.word	0x08006779
 80067a4:	08006779 	.word	0x08006779
 80067a8:	080067fd 	.word	0x080067fd
 80067ac:	08006779 	.word	0x08006779
 80067b0:	08006779 	.word	0x08006779
 80067b4:	08006779 	.word	0x08006779
 80067b8:	08006779 	.word	0x08006779
 80067bc:	0800690b 	.word	0x0800690b
 80067c0:	0800682d 	.word	0x0800682d
 80067c4:	080068ed 	.word	0x080068ed
 80067c8:	08006779 	.word	0x08006779
 80067cc:	08006779 	.word	0x08006779
 80067d0:	0800692d 	.word	0x0800692d
 80067d4:	08006779 	.word	0x08006779
 80067d8:	0800682d 	.word	0x0800682d
 80067dc:	08006779 	.word	0x08006779
 80067e0:	08006779 	.word	0x08006779
 80067e4:	080068f5 	.word	0x080068f5
 80067e8:	680b      	ldr	r3, [r1, #0]
 80067ea:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067ee:	1d1a      	adds	r2, r3, #4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	600a      	str	r2, [r1, #0]
 80067f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067f8:	2301      	movs	r3, #1
 80067fa:	e0a4      	b.n	8006946 <_printf_i+0x1f6>
 80067fc:	6825      	ldr	r5, [r4, #0]
 80067fe:	6808      	ldr	r0, [r1, #0]
 8006800:	062e      	lsls	r6, r5, #24
 8006802:	f100 0304 	add.w	r3, r0, #4
 8006806:	d50a      	bpl.n	800681e <_printf_i+0xce>
 8006808:	6805      	ldr	r5, [r0, #0]
 800680a:	600b      	str	r3, [r1, #0]
 800680c:	2d00      	cmp	r5, #0
 800680e:	da03      	bge.n	8006818 <_printf_i+0xc8>
 8006810:	232d      	movs	r3, #45	; 0x2d
 8006812:	426d      	negs	r5, r5
 8006814:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006818:	230a      	movs	r3, #10
 800681a:	485e      	ldr	r0, [pc, #376]	; (8006994 <_printf_i+0x244>)
 800681c:	e019      	b.n	8006852 <_printf_i+0x102>
 800681e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006822:	6805      	ldr	r5, [r0, #0]
 8006824:	600b      	str	r3, [r1, #0]
 8006826:	bf18      	it	ne
 8006828:	b22d      	sxthne	r5, r5
 800682a:	e7ef      	b.n	800680c <_printf_i+0xbc>
 800682c:	680b      	ldr	r3, [r1, #0]
 800682e:	6825      	ldr	r5, [r4, #0]
 8006830:	1d18      	adds	r0, r3, #4
 8006832:	6008      	str	r0, [r1, #0]
 8006834:	0628      	lsls	r0, r5, #24
 8006836:	d501      	bpl.n	800683c <_printf_i+0xec>
 8006838:	681d      	ldr	r5, [r3, #0]
 800683a:	e002      	b.n	8006842 <_printf_i+0xf2>
 800683c:	0669      	lsls	r1, r5, #25
 800683e:	d5fb      	bpl.n	8006838 <_printf_i+0xe8>
 8006840:	881d      	ldrh	r5, [r3, #0]
 8006842:	2f6f      	cmp	r7, #111	; 0x6f
 8006844:	bf0c      	ite	eq
 8006846:	2308      	moveq	r3, #8
 8006848:	230a      	movne	r3, #10
 800684a:	4852      	ldr	r0, [pc, #328]	; (8006994 <_printf_i+0x244>)
 800684c:	2100      	movs	r1, #0
 800684e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006852:	6866      	ldr	r6, [r4, #4]
 8006854:	2e00      	cmp	r6, #0
 8006856:	bfa8      	it	ge
 8006858:	6821      	ldrge	r1, [r4, #0]
 800685a:	60a6      	str	r6, [r4, #8]
 800685c:	bfa4      	itt	ge
 800685e:	f021 0104 	bicge.w	r1, r1, #4
 8006862:	6021      	strge	r1, [r4, #0]
 8006864:	b90d      	cbnz	r5, 800686a <_printf_i+0x11a>
 8006866:	2e00      	cmp	r6, #0
 8006868:	d04d      	beq.n	8006906 <_printf_i+0x1b6>
 800686a:	4616      	mov	r6, r2
 800686c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006870:	fb03 5711 	mls	r7, r3, r1, r5
 8006874:	5dc7      	ldrb	r7, [r0, r7]
 8006876:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800687a:	462f      	mov	r7, r5
 800687c:	42bb      	cmp	r3, r7
 800687e:	460d      	mov	r5, r1
 8006880:	d9f4      	bls.n	800686c <_printf_i+0x11c>
 8006882:	2b08      	cmp	r3, #8
 8006884:	d10b      	bne.n	800689e <_printf_i+0x14e>
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	07df      	lsls	r7, r3, #31
 800688a:	d508      	bpl.n	800689e <_printf_i+0x14e>
 800688c:	6923      	ldr	r3, [r4, #16]
 800688e:	6861      	ldr	r1, [r4, #4]
 8006890:	4299      	cmp	r1, r3
 8006892:	bfde      	ittt	le
 8006894:	2330      	movle	r3, #48	; 0x30
 8006896:	f806 3c01 	strble.w	r3, [r6, #-1]
 800689a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800689e:	1b92      	subs	r2, r2, r6
 80068a0:	6122      	str	r2, [r4, #16]
 80068a2:	464b      	mov	r3, r9
 80068a4:	4621      	mov	r1, r4
 80068a6:	4640      	mov	r0, r8
 80068a8:	f8cd a000 	str.w	sl, [sp]
 80068ac:	aa03      	add	r2, sp, #12
 80068ae:	f7ff fedf 	bl	8006670 <_printf_common>
 80068b2:	3001      	adds	r0, #1
 80068b4:	d14c      	bne.n	8006950 <_printf_i+0x200>
 80068b6:	f04f 30ff 	mov.w	r0, #4294967295
 80068ba:	b004      	add	sp, #16
 80068bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c0:	4834      	ldr	r0, [pc, #208]	; (8006994 <_printf_i+0x244>)
 80068c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80068c6:	680e      	ldr	r6, [r1, #0]
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	f856 5b04 	ldr.w	r5, [r6], #4
 80068ce:	061f      	lsls	r7, r3, #24
 80068d0:	600e      	str	r6, [r1, #0]
 80068d2:	d514      	bpl.n	80068fe <_printf_i+0x1ae>
 80068d4:	07d9      	lsls	r1, r3, #31
 80068d6:	bf44      	itt	mi
 80068d8:	f043 0320 	orrmi.w	r3, r3, #32
 80068dc:	6023      	strmi	r3, [r4, #0]
 80068de:	b91d      	cbnz	r5, 80068e8 <_printf_i+0x198>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	f023 0320 	bic.w	r3, r3, #32
 80068e6:	6023      	str	r3, [r4, #0]
 80068e8:	2310      	movs	r3, #16
 80068ea:	e7af      	b.n	800684c <_printf_i+0xfc>
 80068ec:	6823      	ldr	r3, [r4, #0]
 80068ee:	f043 0320 	orr.w	r3, r3, #32
 80068f2:	6023      	str	r3, [r4, #0]
 80068f4:	2378      	movs	r3, #120	; 0x78
 80068f6:	4828      	ldr	r0, [pc, #160]	; (8006998 <_printf_i+0x248>)
 80068f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068fc:	e7e3      	b.n	80068c6 <_printf_i+0x176>
 80068fe:	065e      	lsls	r6, r3, #25
 8006900:	bf48      	it	mi
 8006902:	b2ad      	uxthmi	r5, r5
 8006904:	e7e6      	b.n	80068d4 <_printf_i+0x184>
 8006906:	4616      	mov	r6, r2
 8006908:	e7bb      	b.n	8006882 <_printf_i+0x132>
 800690a:	680b      	ldr	r3, [r1, #0]
 800690c:	6826      	ldr	r6, [r4, #0]
 800690e:	1d1d      	adds	r5, r3, #4
 8006910:	6960      	ldr	r0, [r4, #20]
 8006912:	600d      	str	r5, [r1, #0]
 8006914:	0635      	lsls	r5, r6, #24
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	d501      	bpl.n	800691e <_printf_i+0x1ce>
 800691a:	6018      	str	r0, [r3, #0]
 800691c:	e002      	b.n	8006924 <_printf_i+0x1d4>
 800691e:	0671      	lsls	r1, r6, #25
 8006920:	d5fb      	bpl.n	800691a <_printf_i+0x1ca>
 8006922:	8018      	strh	r0, [r3, #0]
 8006924:	2300      	movs	r3, #0
 8006926:	4616      	mov	r6, r2
 8006928:	6123      	str	r3, [r4, #16]
 800692a:	e7ba      	b.n	80068a2 <_printf_i+0x152>
 800692c:	680b      	ldr	r3, [r1, #0]
 800692e:	1d1a      	adds	r2, r3, #4
 8006930:	600a      	str	r2, [r1, #0]
 8006932:	681e      	ldr	r6, [r3, #0]
 8006934:	2100      	movs	r1, #0
 8006936:	4630      	mov	r0, r6
 8006938:	6862      	ldr	r2, [r4, #4]
 800693a:	f000 f8d9 	bl	8006af0 <memchr>
 800693e:	b108      	cbz	r0, 8006944 <_printf_i+0x1f4>
 8006940:	1b80      	subs	r0, r0, r6
 8006942:	6060      	str	r0, [r4, #4]
 8006944:	6863      	ldr	r3, [r4, #4]
 8006946:	6123      	str	r3, [r4, #16]
 8006948:	2300      	movs	r3, #0
 800694a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800694e:	e7a8      	b.n	80068a2 <_printf_i+0x152>
 8006950:	4632      	mov	r2, r6
 8006952:	4649      	mov	r1, r9
 8006954:	4640      	mov	r0, r8
 8006956:	6923      	ldr	r3, [r4, #16]
 8006958:	47d0      	blx	sl
 800695a:	3001      	adds	r0, #1
 800695c:	d0ab      	beq.n	80068b6 <_printf_i+0x166>
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	079b      	lsls	r3, r3, #30
 8006962:	d413      	bmi.n	800698c <_printf_i+0x23c>
 8006964:	68e0      	ldr	r0, [r4, #12]
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	4298      	cmp	r0, r3
 800696a:	bfb8      	it	lt
 800696c:	4618      	movlt	r0, r3
 800696e:	e7a4      	b.n	80068ba <_printf_i+0x16a>
 8006970:	2301      	movs	r3, #1
 8006972:	4632      	mov	r2, r6
 8006974:	4649      	mov	r1, r9
 8006976:	4640      	mov	r0, r8
 8006978:	47d0      	blx	sl
 800697a:	3001      	adds	r0, #1
 800697c:	d09b      	beq.n	80068b6 <_printf_i+0x166>
 800697e:	3501      	adds	r5, #1
 8006980:	68e3      	ldr	r3, [r4, #12]
 8006982:	9903      	ldr	r1, [sp, #12]
 8006984:	1a5b      	subs	r3, r3, r1
 8006986:	42ab      	cmp	r3, r5
 8006988:	dcf2      	bgt.n	8006970 <_printf_i+0x220>
 800698a:	e7eb      	b.n	8006964 <_printf_i+0x214>
 800698c:	2500      	movs	r5, #0
 800698e:	f104 0619 	add.w	r6, r4, #25
 8006992:	e7f5      	b.n	8006980 <_printf_i+0x230>
 8006994:	08007a2d 	.word	0x08007a2d
 8006998:	08007a3e 	.word	0x08007a3e

0800699c <_sbrk_r>:
 800699c:	b538      	push	{r3, r4, r5, lr}
 800699e:	2300      	movs	r3, #0
 80069a0:	4d05      	ldr	r5, [pc, #20]	; (80069b8 <_sbrk_r+0x1c>)
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	602b      	str	r3, [r5, #0]
 80069a8:	f7fb fb8e 	bl	80020c8 <_sbrk>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_sbrk_r+0x1a>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_sbrk_r+0x1a>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	20000204 	.word	0x20000204

080069bc <__sread>:
 80069bc:	b510      	push	{r4, lr}
 80069be:	460c      	mov	r4, r1
 80069c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c4:	f000 f8ae 	bl	8006b24 <_read_r>
 80069c8:	2800      	cmp	r0, #0
 80069ca:	bfab      	itete	ge
 80069cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069ce:	89a3      	ldrhlt	r3, [r4, #12]
 80069d0:	181b      	addge	r3, r3, r0
 80069d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069d6:	bfac      	ite	ge
 80069d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80069da:	81a3      	strhlt	r3, [r4, #12]
 80069dc:	bd10      	pop	{r4, pc}

080069de <__swrite>:
 80069de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069e2:	461f      	mov	r7, r3
 80069e4:	898b      	ldrh	r3, [r1, #12]
 80069e6:	4605      	mov	r5, r0
 80069e8:	05db      	lsls	r3, r3, #23
 80069ea:	460c      	mov	r4, r1
 80069ec:	4616      	mov	r6, r2
 80069ee:	d505      	bpl.n	80069fc <__swrite+0x1e>
 80069f0:	2302      	movs	r3, #2
 80069f2:	2200      	movs	r2, #0
 80069f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f8:	f000 f868 	bl	8006acc <_lseek_r>
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	4632      	mov	r2, r6
 8006a00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a04:	81a3      	strh	r3, [r4, #12]
 8006a06:	4628      	mov	r0, r5
 8006a08:	463b      	mov	r3, r7
 8006a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a12:	f000 b817 	b.w	8006a44 <_write_r>

08006a16 <__sseek>:
 8006a16:	b510      	push	{r4, lr}
 8006a18:	460c      	mov	r4, r1
 8006a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a1e:	f000 f855 	bl	8006acc <_lseek_r>
 8006a22:	1c43      	adds	r3, r0, #1
 8006a24:	89a3      	ldrh	r3, [r4, #12]
 8006a26:	bf15      	itete	ne
 8006a28:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a32:	81a3      	strheq	r3, [r4, #12]
 8006a34:	bf18      	it	ne
 8006a36:	81a3      	strhne	r3, [r4, #12]
 8006a38:	bd10      	pop	{r4, pc}

08006a3a <__sclose>:
 8006a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a3e:	f000 b813 	b.w	8006a68 <_close_r>
	...

08006a44 <_write_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4604      	mov	r4, r0
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4d05      	ldr	r5, [pc, #20]	; (8006a64 <_write_r+0x20>)
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	f7fb f8c0 	bl	8001bd8 <_write>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_write_r+0x1e>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_write_r+0x1e>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	20000204 	.word	0x20000204

08006a68 <_close_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	4d05      	ldr	r5, [pc, #20]	; (8006a84 <_close_r+0x1c>)
 8006a6e:	4604      	mov	r4, r0
 8006a70:	4608      	mov	r0, r1
 8006a72:	602b      	str	r3, [r5, #0]
 8006a74:	f7fb f8dc 	bl	8001c30 <_close>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_close_r+0x1a>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_close_r+0x1a>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	20000204 	.word	0x20000204

08006a88 <_fstat_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	4d06      	ldr	r5, [pc, #24]	; (8006aa8 <_fstat_r+0x20>)
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4608      	mov	r0, r1
 8006a92:	4611      	mov	r1, r2
 8006a94:	602b      	str	r3, [r5, #0]
 8006a96:	f7fb f91b 	bl	8001cd0 <_fstat>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	d102      	bne.n	8006aa4 <_fstat_r+0x1c>
 8006a9e:	682b      	ldr	r3, [r5, #0]
 8006aa0:	b103      	cbz	r3, 8006aa4 <_fstat_r+0x1c>
 8006aa2:	6023      	str	r3, [r4, #0]
 8006aa4:	bd38      	pop	{r3, r4, r5, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000204 	.word	0x20000204

08006aac <_isatty_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	2300      	movs	r3, #0
 8006ab0:	4d05      	ldr	r5, [pc, #20]	; (8006ac8 <_isatty_r+0x1c>)
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	4608      	mov	r0, r1
 8006ab6:	602b      	str	r3, [r5, #0]
 8006ab8:	f7fb f878 	bl	8001bac <_isatty>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d102      	bne.n	8006ac6 <_isatty_r+0x1a>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b103      	cbz	r3, 8006ac6 <_isatty_r+0x1a>
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	20000204 	.word	0x20000204

08006acc <_lseek_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4604      	mov	r4, r0
 8006ad0:	4608      	mov	r0, r1
 8006ad2:	4611      	mov	r1, r2
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	4d05      	ldr	r5, [pc, #20]	; (8006aec <_lseek_r+0x20>)
 8006ad8:	602a      	str	r2, [r5, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	f7fb f8bf 	bl	8001c5e <_lseek>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_lseek_r+0x1e>
 8006ae4:	682b      	ldr	r3, [r5, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_lseek_r+0x1e>
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	20000204 	.word	0x20000204

08006af0 <memchr>:
 8006af0:	4603      	mov	r3, r0
 8006af2:	b510      	push	{r4, lr}
 8006af4:	b2c9      	uxtb	r1, r1
 8006af6:	4402      	add	r2, r0
 8006af8:	4293      	cmp	r3, r2
 8006afa:	4618      	mov	r0, r3
 8006afc:	d101      	bne.n	8006b02 <memchr+0x12>
 8006afe:	2000      	movs	r0, #0
 8006b00:	e003      	b.n	8006b0a <memchr+0x1a>
 8006b02:	7804      	ldrb	r4, [r0, #0]
 8006b04:	3301      	adds	r3, #1
 8006b06:	428c      	cmp	r4, r1
 8006b08:	d1f6      	bne.n	8006af8 <memchr+0x8>
 8006b0a:	bd10      	pop	{r4, pc}

08006b0c <__malloc_lock>:
 8006b0c:	4801      	ldr	r0, [pc, #4]	; (8006b14 <__malloc_lock+0x8>)
 8006b0e:	f7ff bb43 	b.w	8006198 <__retarget_lock_acquire_recursive>
 8006b12:	bf00      	nop
 8006b14:	200001fc 	.word	0x200001fc

08006b18 <__malloc_unlock>:
 8006b18:	4801      	ldr	r0, [pc, #4]	; (8006b20 <__malloc_unlock+0x8>)
 8006b1a:	f7ff bb3e 	b.w	800619a <__retarget_lock_release_recursive>
 8006b1e:	bf00      	nop
 8006b20:	200001fc 	.word	0x200001fc

08006b24 <_read_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	4604      	mov	r4, r0
 8006b28:	4608      	mov	r0, r1
 8006b2a:	4611      	mov	r1, r2
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	4d05      	ldr	r5, [pc, #20]	; (8006b44 <_read_r+0x20>)
 8006b30:	602a      	str	r2, [r5, #0]
 8006b32:	461a      	mov	r2, r3
 8006b34:	f7fb f8a4 	bl	8001c80 <_read>
 8006b38:	1c43      	adds	r3, r0, #1
 8006b3a:	d102      	bne.n	8006b42 <_read_r+0x1e>
 8006b3c:	682b      	ldr	r3, [r5, #0]
 8006b3e:	b103      	cbz	r3, 8006b42 <_read_r+0x1e>
 8006b40:	6023      	str	r3, [r4, #0]
 8006b42:	bd38      	pop	{r3, r4, r5, pc}
 8006b44:	20000204 	.word	0x20000204

08006b48 <_init>:
 8006b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4a:	bf00      	nop
 8006b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b4e:	bc08      	pop	{r3}
 8006b50:	469e      	mov	lr, r3
 8006b52:	4770      	bx	lr

08006b54 <_fini>:
 8006b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b56:	bf00      	nop
 8006b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5a:	bc08      	pop	{r3}
 8006b5c:	469e      	mov	lr, r3
 8006b5e:	4770      	bx	lr
