Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Feb 22 21:46:43 2017
| Host         : uncertainmove-Lenovo running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   298 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             372 |          147 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             147 |           44 |
| Yes          | No                    | No                     |            9256 |         4070 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+----------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+----------------------------+------------------+----------------+
|  _clk_reg[15]      |                            |                            |                1 |              3 |
|  clk_src_IBUF_BUFG |                            |                            |                6 |             21 |
|  clk_BUFG          | ex_mem/ram_reg[43][0][0]   |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[47][0][0]   |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[48][0][0]   |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[49][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[4][0][0]    |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[39][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[3][0][0]    |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[40][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[41][0][0]   |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[42][0][0]   |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[46][0][0]   |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[44][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[33][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[34][0][0]   |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[35][0][0]   |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[36][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[37][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[38][0][0]   |                            |               23 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[28][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[5][0][0]    |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[63][0][0]   |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[64][0][0]   |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[65][0][0]   |                            |               17 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[66][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[56][0][0]   |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[57][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[58][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[59][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[29][0][0]   |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[60][0][0]   |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[50][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[51][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[52][0][0]   |                            |               17 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[53][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[54][0][0]   |                            |               23 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[55][0][0]   |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[45][0][0]   |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[240][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[245][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[246][0][0]  |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[247][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[248][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[237][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[238][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[239][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[23][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[244][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[241][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[231][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[232][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[233][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[234][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[235][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[236][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[227][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[27][0][0]   |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[2][0][0]    |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[30][0][0]   |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[31][0][0]   |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[32][0][0]   |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[254][0][0]  |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[255][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[25][0][0]   |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[26][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[62][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[249][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[24][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[250][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[251][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[252][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[253][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[242][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[243][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[3][31]  |                            |               12 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[24][31] |                            |               18 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[25][31] |                            |               18 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[26][31] |                            |               18 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[27][31] |                            |               24 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[28][31] |                            |               19 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[29][31] |                            |               19 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[2][31]  |                            |               10 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[30][31] |                            |               23 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[31][31] |                            |               23 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[23][31] |                            |               18 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[4][31]  |                            |                5 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[5][31]  |                            |               10 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[6][31]  |                            |               21 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[7][31]  |                            |               21 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[8][31]  |                            |               22 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[9][31]  |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[95][0][0]   |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[96][0][0]   |                            |               20 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[15][31] |                            |               18 |             32 |
|  n_0_1667_BUFG     |                            |                            |               25 |             32 |
|  clk_BUFG          | REGFILES/E[0]              |                            |                5 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[0][31]  | mem_wb/regfile_reg[0][0]   |               12 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[10][31] |                            |               15 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[11][31] |                            |                8 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[12][31] |                            |               17 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[13][31] |                            |               17 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[14][31] |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[97][0][0]   |                            |               23 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[16][31] |                            |               18 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[17][31] |                            |               10 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[18][31] |                            |               16 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[19][31] |                            |               19 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[1][31]  |                            |               19 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[20][31] |                            |               12 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[21][31] |                            |               17 |             32 |
|  clk_BUFG          | mem_wb/regfile_reg[22][31] |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[77][0][0]   |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[81][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[82][0][0]   |                            |               25 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[83][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[72][0][0]   |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[73][0][0]   |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[74][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[75][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[76][0][0]   |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[80][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[78][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[67][0][0]   |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[68][0][0]   |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[69][0][0]   |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[6][0][0]    |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[70][0][0]   |                            |               24 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[71][0][0]   |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[61][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[94][0][0]   |                            |               23 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[98][0][0]   |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[99][0][0]   |                            |               26 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[9][0][0]    |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[8][0][0]    |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[90][0][0]   |                            |               25 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[91][0][0]   |                            |               26 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[92][0][0]   |                            |               26 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[93][0][0]   |                            |               22 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[226][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[84][0][0]   |                            |               28 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[85][0][0]   |                            |               24 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[86][0][0]   |                            |               26 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[87][0][0]   |                            |               24 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[88][0][0]   |                            |               25 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[89][0][0]   |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[79][0][0]   |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[7][0][0]    |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[141][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[144][0][0]  |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[145][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[146][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[147][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[148][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[138][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[139][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[13][0][0]   |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[140][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[143][0][0]  |                            |                5 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[142][0][0]  |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[132][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[133][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[134][0][0]  |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[135][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[136][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[137][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[127][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[159][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[228][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[163][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[164][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[165][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[155][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[156][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[157][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[158][0][0]  |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[128][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[15][0][0]   |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[149][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[14][0][0]   |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[150][0][0]  |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[151][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[152][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[153][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[154][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[107][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[110][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[111][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[112][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[113][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[114][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[104][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[105][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[106][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[10][0][0]   |                            |                8 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[108][0][0]  |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[109][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[100][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[101][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[102][0][0]  |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[103][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/E[0]                |                            |                9 |             32 |
|  mem_read_Mem_BUFG |                            |                            |               32 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[124][0][0]  |                            |               17 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[129][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[12][0][0]   |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[130][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[131][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[120][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[121][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[122][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[123][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[162][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[125][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[126][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[115][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[116][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[117][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[118][0][0]  |                            |               21 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[119][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[11][0][0]   |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[207][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[211][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[212][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[213][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[214][0][0]  |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[203][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[204][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[205][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[206][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[210][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[208][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[199][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[19][0][0]   |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[1][0][0]    |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[200][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[201][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[202][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[194][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[225][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[229][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[22][0][0]   |                            |               22 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[230][0][0]  |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[220][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[221][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[222][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[223][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[224][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[161][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[215][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[216][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[217][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[218][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[219][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[21][0][0]   |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[209][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[20][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[175][0][0]  |                            |                5 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[178][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[179][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[17][0][0]   |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[180][0][0]  |                            |               14 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[181][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[171][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[172][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[173][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[174][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[195][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[176][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[166][0][0]  |                            |               18 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[167][0][0]  |                            |               17 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[168][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[169][0][0]  |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[16][0][0]   |                            |                5 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[170][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[160][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[177][0][0]  |                            |               13 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[196][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[197][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[198][0][0]  |                            |               20 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[189][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[18][0][0]   |                            |               16 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[190][0][0]  |                            |                6 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[191][0][0]  |                            |                7 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[192][0][0]  |                            |                9 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[193][0][0]  |                            |               15 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[182][0][0]  |                            |               19 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[183][0][0]  |                            |               17 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[184][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[185][0][0]  |                            |               11 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[186][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[187][0][0]  |                            |               10 |             32 |
|  clk_BUFG          | ex_mem/ram_reg[188][0][0]  |                            |               12 |             32 |
|  clk_BUFG          | if_id/inst_reg_reg[0]_0    |                            |               12 |             40 |
|  clk_BUFG          | if_id/inst_reg_reg[0]_0    | id_ex/inst_reg_reg[0]      |               38 |             67 |
|  clk_BUFG          |                            | id_ex/r1_reg[24]_i_1_n_1   |               27 |             73 |
|  clk_BUFG          |                            | id_ex/w_num_reg[4]_i_1_n_1 |               17 |             74 |
|  clk_BUFG          |                            |                            |               83 |            284 |
+--------------------+----------------------------+----------------------------+------------------+----------------+


