Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Aug 26 15:42:19 2020
| Host             : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command          : report_power -file matrixAccTopDevice_power_routed.rpt -pb matrixAccTopDevice_power_summary_routed.pb -rpx matrixAccTopDevice_power_routed.rpx
| Design           : matrixAccTopDevice
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 7.016 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 6.430                           |
| Device Static (W)        | 0.587                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 4.1                             |
| Junction Temperature (C) | 105.9                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.196 |     1990 |       --- |             --- |
|   LUT as Logic           |     0.901 |     1121 |     51040 |            2.20 |
|   CARRY4                 |     0.196 |      152 |     12760 |            1.19 |
|   Register               |     0.047 |      377 |    102080 |            0.37 |
|   LUT as Distributed RAM |     0.040 |       24 |     16864 |            0.14 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |     1.962 |     1567 |       --- |             --- |
| I/O                      |     3.272 |       39 |       125 |           31.20 |
| Static Power             |     0.587 |          |           |                 |
| Total                    |     7.016 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.393 |       3.234 |      0.160 |
| Vccaux    |       1.800 |     0.324 |       0.262 |      0.063 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.515 |       1.514 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.000 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.241 |       0.000 |      0.241 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| matrixAccTopDevice         |     6.430 |
|   controller               |     0.366 |
|   inputBuffer              |     1.234 |
|     mem_reg_0_63_0_2       |     0.026 |
|     mem_reg_0_63_12_14     |     0.027 |
|     mem_reg_0_63_15_15     |     0.010 |
|     mem_reg_0_63_3_5       |     0.026 |
|     mem_reg_0_63_6_8       |     0.026 |
|     mem_reg_0_63_9_11      |     0.026 |
|   matrixAccel              |     1.288 |
|     finalAdder             |     0.262 |
|     genblk3[0].inputMulti  |     0.062 |
|     genblk3[1].inputMulti  |     0.052 |
|     genblk3[2].inputMulti  |     0.028 |
|     genblk4[0].outputAdder |     0.099 |
|     genblk4[1].outputAdder |     0.082 |
|     genblk4[2].outputAdder |     0.054 |
+----------------------------+-----------+


