Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc44b30b14ca4672b2c5f80d29eda32d --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot decoder_3_8_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "decoder_3_8_tb_time_impl.sdf", for root module "decoder_3_8_tb/U_decoder_3_8_1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "decoder_3_8_tb_time_impl.sdf", for root module "decoder_3_8_tb/U_decoder_3_8_1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_3_8_tb_time_impl
