Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/simulator_isim_beh.exe -prj /home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/simulator_beh.prj work.simulator 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/ADDER_1BIT.vhd" into library work
Parsing VHDL file "/home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/MULTIPLICADOR_4BITS.vhd" into library work
Parsing VHDL file "/home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/simulator.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94856 KB
Fuse CPU Usage: 2040 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ADDER_1BIT [adder_1bit_default]
Compiling architecture behavioral of entity MULTIPLICADOR_4BITS [multiplicador_4bits_default]
Compiling architecture behavior of entity simulator
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/gabriel-milan/GIT_REPOS/digitalsystems-01/MULTIPLICADOR_4BITS_v2/simulator_isim_beh.exe
Fuse Memory Usage: 103552 KB
Fuse CPU Usage: 2100 ms
GCC CPU Usage: 590 ms
