// Seed: 414139689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1 or negedge 1) $display(id_1);
  wire id_4;
  module_0(
      id_4, id_1, id_4, id_3, id_3
  );
  assign id_4 = 1;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  initial begin
    id_5 <= #1 1;
  end
  wire id_7;
  assign id_6 = id_2;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_1, id_7
  );
endmodule
