 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:30:02 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_41/U65/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_41/U52/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.03 f
  ALU/div_41/U67/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_41/U56/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.00 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_41/U69/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_41/U59/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.35 f
  ALU/div_41/U70/Y (AND2X1M)                              0.32       9.67 f
  ALU/div_41/U61/Y (CLKMX2X2M)                            0.25       9.93 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.38 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.00 f
  ALU/div_41/U72/Y (AND2X1M)                              0.34      12.35 f
  ALU/div_41/U62/Y (CLKMX2X2M)                            0.24      12.59 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      13.04 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.36 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.69 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      14.02 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.35 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.68 f
  ALU/div_41/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.32      14.99 f
  ALU/div_41/quotient[0] (ALU_DW_div_uns_0)               0.00      14.99 f
  ALU/U47/Y (AOI222X1M)                                   0.41      15.40 r
  ALU/U86/Y (NAND4X2M)                                    0.15      15.55 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.08


  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_41/U65/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_41/U52/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.03 f
  ALU/div_41/U67/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_41/U56/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.00 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_41/U69/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_41/U59/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.35 f
  ALU/div_41/U70/Y (AND2X1M)                              0.32       9.67 f
  ALU/div_41/U61/Y (CLKMX2X2M)                            0.25       9.93 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.38 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  ALU/div_41/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.00 f
  ALU/div_41/U72/Y (AND2X1M)                              0.34      12.35 f
  ALU/div_41/quotient[1] (ALU_DW_div_uns_0)               0.00      12.35 f
  ALU/U48/Y (AOI222X1M)                                   0.45      12.80 r
  ALU/U93/Y (NAND4X2M)                                    0.15      12.94 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00      12.94 f
  data arrival time                                                 12.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -12.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.69


  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_41/U65/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_41/U52/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.03 f
  ALU/div_41/U67/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_41/U56/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.00 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_41/U69/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_41/U59/Y (CLKMX2X2M)                            0.25       7.61 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  ALU/div_41/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.35 f
  ALU/div_41/U70/Y (AND2X1M)                              0.32       9.67 f
  ALU/div_41/quotient[2] (ALU_DW_div_uns_0)               0.00       9.67 f
  ALU/U18/Y (AOI222X1M)                                   0.37      10.04 r
  ALU/U98/Y (NAND4BX1M)                                   0.17      10.22 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00      10.22 f
  data arrival time                                                 10.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_41/U65/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_41/U52/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.03 f
  ALU/div_41/U67/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_41/U56/Y (CLKMX2X2M)                            0.24       5.55 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.00 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  ALU/div_41/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  ALU/div_41/U69/Y (AND3X1M)                              0.39       7.36 f
  ALU/div_41/quotient[3] (ALU_DW_div_uns_0)               0.00       7.36 f
  ALU/U19/Y (AOI222X1M)                                   0.36       7.72 r
  ALU/U104/Y (NAND4BX1M)                                  0.17       7.90 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       7.90 f
  data arrival time                                                  7.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                       11.73


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U108/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U3/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_2/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_2/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_2/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_2/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_2/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_2/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U12/Y (CLKXOR2X2M)                          0.31       4.85 r
  ALU/mult_36/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.85 r
  ALU/mult_36/FS_1/U2/Y (NAND2X2M)                        0.07       4.92 f
  ALU/mult_36/FS_1/U23/Y (OA21X1M)                        0.37       5.29 f
  ALU/mult_36/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.55 f
  ALU/mult_36/FS_1/U18/Y (OA21X1M)                        0.40       5.95 f
  ALU/mult_36/FS_1/U13/Y (OAI21BX1M)                      0.25       6.20 r
  ALU/mult_36/FS_1/U11/Y (OAI21X1M)                       0.13       6.33 f
  ALU/mult_36/FS_1/U3/Y (AOI21BX2M)                       0.17       6.50 f
  ALU/mult_36/FS_1/U4/Y (XNOR2X2M)                        0.13       6.63 r
  ALU/mult_36/FS_1/SUM[13] (ALU_DW01_add_1)               0.00       6.63 r
  ALU/mult_36/PRODUCT[15] (ALU_DW02_mult_0)               0.00       6.63 r
  ALU/U112/Y (AOI22X1M)                                   0.12       6.75 f
  ALU/U111/Y (NAND2X2M)                                   0.08       6.83 r
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       6.83 r
  data arrival time                                                  6.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                       12.68


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U108/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U3/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_2/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_2/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_2/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_2/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_2/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_2/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U12/Y (CLKXOR2X2M)                          0.31       4.85 r
  ALU/mult_36/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.85 r
  ALU/mult_36/FS_1/U2/Y (NAND2X2M)                        0.07       4.92 f
  ALU/mult_36/FS_1/U23/Y (OA21X1M)                        0.37       5.29 f
  ALU/mult_36/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.55 f
  ALU/mult_36/FS_1/U18/Y (OA21X1M)                        0.40       5.95 f
  ALU/mult_36/FS_1/U13/Y (OAI21BX1M)                      0.25       6.20 r
  ALU/mult_36/FS_1/U12/Y (XOR3XLM)                        0.17       6.37 r
  ALU/mult_36/FS_1/SUM[12] (ALU_DW01_add_1)               0.00       6.37 r
  ALU/mult_36/PRODUCT[14] (ALU_DW02_mult_0)               0.00       6.37 r
  ALU/U110/Y (AOI22X1M)                                   0.10       6.47 f
  ALU/U109/Y (NAND2X2M)                                   0.08       6.55 r
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       6.55 r
  data arrival time                                                  6.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                       12.95


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U108/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U3/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_2/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_2/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_2/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_2/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_2/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_2/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U12/Y (CLKXOR2X2M)                          0.31       4.85 r
  ALU/mult_36/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.85 r
  ALU/mult_36/FS_1/U2/Y (NAND2X2M)                        0.07       4.92 f
  ALU/mult_36/FS_1/U23/Y (OA21X1M)                        0.37       5.29 f
  ALU/mult_36/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.55 f
  ALU/mult_36/FS_1/U18/Y (OA21X1M)                        0.40       5.95 f
  ALU/mult_36/FS_1/U14/Y (XNOR2X1M)                       0.12       6.07 r
  ALU/mult_36/FS_1/SUM[11] (ALU_DW01_add_1)               0.00       6.07 r
  ALU/mult_36/PRODUCT[13] (ALU_DW02_mult_0)               0.00       6.07 r
  ALU/U121/Y (AOI22X1M)                                   0.12       6.19 f
  ALU/U120/Y (NAND2X2M)                                   0.08       6.27 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       6.27 r
  data arrival time                                                  6.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                       13.23


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U108/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U3/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_2/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_2/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_2/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_2/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_2/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_2/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U12/Y (CLKXOR2X2M)                          0.31       4.85 r
  ALU/mult_36/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.85 r
  ALU/mult_36/FS_1/U2/Y (NAND2X2M)                        0.07       4.92 f
  ALU/mult_36/FS_1/U23/Y (OA21X1M)                        0.37       5.29 f
  ALU/mult_36/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.55 f
  ALU/mult_36/FS_1/U19/Y (CLKXOR2X2M)                     0.27       5.82 r
  ALU/mult_36/FS_1/SUM[10] (ALU_DW01_add_1)               0.00       5.82 r
  ALU/mult_36/PRODUCT[12] (ALU_DW02_mult_0)               0.00       5.82 r
  ALU/U125/Y (AOI22X1M)                                   0.08       5.91 f
  ALU/U124/Y (NAND2X2M)                                   0.08       5.99 r
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       5.99 r
  data arrival time                                                  5.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.99
  --------------------------------------------------------------------------
  slack (MET)                                                       13.52


  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.24       2.71 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  ALU/div_41/U65/Y (AND2X1M)                              0.24       3.68 r
  ALU/div_41/U52/Y (CLKMX2X2M)                            0.27       3.94 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  ALU/div_41/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.03 f
  ALU/div_41/U67/Y (AND2X1M)                              0.28       5.31 f
  ALU/div_41/quotient[4] (ALU_DW_div_uns_0)               0.00       5.31 f
  ALU/U20/Y (AOI222X1M)                                   0.35       5.67 r
  ALU/U113/Y (NAND4BX1M)                                  0.17       5.84 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       5.84 f
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.79


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U108/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U3/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_2/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_2/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_2/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_2/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_2/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_2/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U12/Y (CLKXOR2X2M)                          0.31       4.85 r
  ALU/mult_36/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.85 r
  ALU/mult_36/FS_1/U2/Y (NAND2X2M)                        0.07       4.92 f
  ALU/mult_36/FS_1/U23/Y (OA21X1M)                        0.37       5.29 f
  ALU/mult_36/FS_1/U7/Y (XNOR2X1M)                        0.12       5.41 r
  ALU/mult_36/FS_1/SUM[9] (ALU_DW01_add_1)                0.00       5.41 r
  ALU/mult_36/PRODUCT[11] (ALU_DW02_mult_0)               0.00       5.41 r
  ALU/U123/Y (AOI22X1M)                                   0.12       5.53 f
  ALU/U122/Y (NAND2X2M)                                   0.08       5.61 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       5.61 r
  data arrival time                                                  5.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                       13.89


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U107/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U4/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_3/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_3/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_3/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_3/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_3/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_3/S (ADDFX2M)                            0.58       4.54 f
  ALU/mult_36/U14/Y (CLKXOR2X2M)                          0.30       4.84 r
  ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_36/FS_1/U25/Y (NOR2X1M)                        0.06       4.91 f
  ALU/mult_36/FS_1/U10/Y (NAND2BX1M)                      0.20       5.11 f
  ALU/mult_36/FS_1/U9/Y (CLKXOR2X2M)                      0.19       5.30 r
  ALU/mult_36/FS_1/SUM[8] (ALU_DW01_add_1)                0.00       5.30 r
  ALU/mult_36/PRODUCT[10] (ALU_DW02_mult_0)               0.00       5.30 r
  ALU/U119/Y (AOI22X1M)                                   0.08       5.39 f
  ALU/U118/Y (NAND2X2M)                                   0.08       5.47 r
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       5.47 r
  data arrival time                                                  5.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                       14.04


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U109/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U2/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_1/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_1/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_1/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_1/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_1/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_1/S (ADDFX2M)                            0.59       4.55 f
  ALU/mult_36/U20/Y (AND2X2M)                             0.20       4.76 f
  ALU/mult_36/FS_1/B[7] (ALU_DW01_add_1)                  0.00       4.76 f
  ALU/mult_36/FS_1/U6/Y (INVX2M)                          0.06       4.81 r
  ALU/mult_36/FS_1/U5/Y (XNOR2X2M)                        0.16       4.97 r
  ALU/mult_36/FS_1/SUM[7] (ALU_DW01_add_1)                0.00       4.97 r
  ALU/mult_36/PRODUCT[9] (ALU_DW02_mult_0)                0.00       4.97 r
  ALU/U127/Y (AOI22X1M)                                   0.12       5.09 f
  ALU/U126/Y (NAND2X2M)                                   0.08       5.17 r
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       5.17 r
  data arrival time                                                  5.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                       14.34


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U109/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U2/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S2_2_1/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S2_3_1/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S2_4_1/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S2_5_1/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S2_6_1/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_1/S (ADDFX2M)                            0.59       4.55 f
  ALU/mult_36/U11/Y (INVX2M)                              0.08       4.63 r
  ALU/mult_36/U53/Y (XNOR2X2M)                            0.08       4.71 f
  ALU/mult_36/FS_1/A[6] (ALU_DW01_add_1)                  0.00       4.71 f
  ALU/mult_36/FS_1/SUM[6] (ALU_DW01_add_1)                0.00       4.71 f
  ALU/mult_36/PRODUCT[8] (ALU_DW02_mult_0)                0.00       4.71 f
  ALU/U129/Y (AOI221XLM)                                  0.39       5.10 r
  ALU/U128/Y (OAI2B11X2M)                                 0.16       5.26 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       5.26 f
  data arrival time                                                  5.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.26
  --------------------------------------------------------------------------
  slack (MET)                                                       14.38


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U110/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U6/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S1_2_0/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S1_3_0/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S1_4_0/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S1_5_0/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S1_6_0/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_36/S4_0/S (ADDFX2M)                            0.56       4.53 f
  ALU/mult_36/FS_1/A[5] (ALU_DW01_add_1)                  0.00       4.53 f
  ALU/mult_36/FS_1/SUM[5] (ALU_DW01_add_1)                0.00       4.53 f
  ALU/mult_36/PRODUCT[7] (ALU_DW02_mult_0)                0.00       4.53 f
  ALU/U23/Y (AOI222X1M)                                   0.39       4.91 r
  ALU/U139/Y (NAND4BX1M)                                  0.17       5.09 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       5.09 f
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: RegFile/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile/REG0[1] (RegFile)                               0.00       0.39 r
  ALU/A[1] (ALU)                                          0.00       0.39 r
  ALU/U4/Y (BUFX2M)                                       0.33       0.72 r
  ALU/mult_36/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_36/U36/Y (INVX2M)                              0.16       0.88 f
  ALU/mult_36/U110/Y (NOR2X1M)                            0.18       1.06 r
  ALU/mult_36/U6/Y (AND2X2M)                              0.16       1.22 r
  ALU/mult_36/S1_2_0/CO (ADDFX2M)                         0.54       1.76 r
  ALU/mult_36/S1_3_0/CO (ADDFX2M)                         0.55       2.31 r
  ALU/mult_36/S1_4_0/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_36/S1_5_0/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_36/S1_6_0/S (ADDFX2M)                          0.56       3.97 f
  ALU/mult_36/FS_1/A[4] (ALU_DW01_add_1)                  0.00       3.97 f
  ALU/mult_36/FS_1/SUM[4] (ALU_DW01_add_1)                0.00       3.97 f
  ALU/mult_36/PRODUCT[6] (ALU_DW02_mult_0)                0.00       3.97 f
  ALU/U22/Y (AOI222X1M)                                   0.39       4.36 r
  ALU/U135/Y (NAND4BX1M)                                  0.17       4.54 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       4.54 f
  data arrival time                                                  4.54

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: RegFile/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile/REG1[6] (RegFile)                               0.00       0.48 f
  ALU/B[6] (ALU)                                          0.00       0.48 f
  ALU/U91/Y (BUFX2M)                                      0.21       0.70 f
  ALU/div_41/b[6] (ALU_DW_div_uns_0)                      0.00       0.70 f
  ALU/div_41/U71/Y (NOR2X1M)                              0.16       0.86 r
  ALU/div_41/U68/Y (AND3X1M)                              0.20       1.06 r
  ALU/div_41/U66/Y (AND2X1M)                              0.16       1.22 r
  ALU/div_41/U63/Y (AND4X1M)                              0.25       1.47 r
  ALU/div_41/U41/Y (CLKMX2X2M)                            0.24       1.71 f
  ALU/div_41/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  ALU/div_41/U64/Y (AND3X1M)                              0.32       2.47 f
  ALU/div_41/U47/Y (CLKMX2X2M)                            0.22       2.69 f
  ALU/div_41/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.15 f
  ALU/div_41/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.46 f
  ALU/div_41/U65/Y (AND2X1M)                              0.26       3.71 f
  ALU/div_41/quotient[5] (ALU_DW_div_uns_0)               0.00       3.71 f
  ALU/U21/Y (AOI222X1M)                                   0.35       4.06 r
  ALU/U131/Y (NAND4BX1M)                                  0.17       4.23 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       4.23 f
  data arrival time                                                  4.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)              0.52       0.52 f
  SYS_CTRL/U34/Y (NOR2X2M)                                0.23       0.76 r
  SYS_CTRL/U36/Y (NAND3X2M)                               0.17       0.93 f
  SYS_CTRL/U6/Y (NOR2X2M)                                 0.31       1.23 r
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       1.23 r
  ALU/EN (ALU)                                            0.00       1.23 r
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       1.23 r
  data arrival time                                                  1.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       18.22


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.21      54.87 r
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10      54.97 f
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.13      55.10 r
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.09      55.19 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.18      55.37 r
  UART_RX_TOP/E1/U23/Y (OAI21X2M)                         0.11      55.48 f
  UART_RX_TOP/E1/U24/Y (OAI2BB2X1M)                       0.23      55.71 f
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/D (DFFRX1M)             0.00      55.71 f
  data arrival time                                                 55.71

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.71
  --------------------------------------------------------------------------
  slack (MET)                                                      215.20


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.21      54.87 r
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10      54.97 f
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.13      55.10 r
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.09      55.19 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.18      55.37 r
  UART_RX_TOP/E1/U23/Y (OAI21X2M)                         0.11      55.48 f
  UART_RX_TOP/E1/U22/Y (AOI21X2M)                         0.12      55.60 r
  UART_RX_TOP/E1/U21/Y (OAI32X1M)                         0.10      55.70 f
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/D (DFFRX1M)             0.00      55.70 f
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      215.21


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/P1/PARITY_ERROR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.32 r
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.10      54.43 f
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.18      54.61 r
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.61 r
  UART_RX_TOP/P1/SAMPLED_PARITY_BIT (UART_RX_parity_checker)
                                                          0.00      54.61 r
  UART_RX_TOP/P1/U9/Y (CLKXOR2X2M)                        0.24      54.85 f
  UART_RX_TOP/P1/U6/Y (XOR3XLM)                           0.43      55.28 r
  UART_RX_TOP/P1/U4/Y (AOI22X1M)                          0.10      55.38 f
  UART_RX_TOP/P1/U3/Y (NOR2BX2M)                          0.13      55.51 r
  UART_RX_TOP/P1/PARITY_ERROR_reg/D (DFFRQX2M)            0.00      55.51 r
  data arrival time                                                 55.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/P1/PARITY_ERROR_reg/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.51
  --------------------------------------------------------------------------
  slack (MET)                                                      215.26


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.21      54.87 r
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10      54.97 f
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.13      55.10 r
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.09      55.19 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.18      55.37 r
  UART_RX_TOP/E1/U20/Y (OAI32X1M)                         0.11      55.49 f
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/D (DFFRX1M)             0.00      55.49 f
  data arrival time                                                 55.49

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.49
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.18      54.67 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10      54.77 r
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.16      54.93 f
  UART_RX_TOP/E1/U28/Y (OAI22X1M)                         0.22      55.15 r
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/D (DFFRX1M)             0.00      55.15 r
  data arrival time                                                 55.15

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.15
  --------------------------------------------------------------------------
  slack (MET)                                                      215.65


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24      54.89 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10      55.00 f
  UART_RX_TOP/E1/U11/Y (OAI2BB2X1M)                       0.23      55.23 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/D (DFFRX1M)            0.00      55.23 f
  data arrival time                                                 55.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.23
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24      54.89 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10      55.00 f
  UART_RX_TOP/E1/U9/Y (OAI2BB2X1M)                        0.23      55.23 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/D (DFFRX1M)            0.00      55.23 f
  data arrival time                                                 55.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.23
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24      54.89 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10      55.00 f
  UART_RX_TOP/E1/U10/Y (OAI2BB2X1M)                       0.23      55.23 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/D (DFFRX1M)            0.00      55.23 f
  data arrival time                                                 55.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.23
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24      54.89 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10      55.00 f
  UART_RX_TOP/E1/U27/Y (OAI2B2X1M)                        0.22      55.22 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/D (DFFRX1M)            0.00      55.22 f
  data arrival time                                                 55.22

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.22
  --------------------------------------------------------------------------
  slack (MET)                                                      215.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.33      54.66 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.66 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.66 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24      54.89 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10      55.00 f
  UART_RX_TOP/E1/U26/Y (OAI2BB2XLM)                       0.21      55.21 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/D (DFFRX1M)            0.00      55.21 f
  data arrival time                                                 55.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.21
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S2/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.17      54.47 r
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.09      54.56 f
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.56 f
  UART_RX_TOP/S2/sampled_bit (UART_RX_stop_checker)       0.00      54.56 f
  UART_RX_TOP/S2/U4/Y (AOI2BB2XLM)                        0.24      54.81 f
  UART_RX_TOP/S2/U3/Y (NOR2BX2M)                          0.13      54.94 r
  UART_RX_TOP/S2/stop_error_reg/D (DFFRQX2M)              0.00      54.94 r
  data arrival time                                                 54.94

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/S2/stop_error_reg/CK (DFFRQX2M)             0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.94
  --------------------------------------------------------------------------
  slack (MET)                                                      215.83


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S1/start_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.32 r
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.10      54.43 f
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.18      54.61 r
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.61 r
  UART_RX_TOP/S1/sampled_bit (UART_RX_start_checker)      0.00      54.61 r
  UART_RX_TOP/S1/U4/Y (AOI22X1M)                          0.15      54.76 f
  UART_RX_TOP/S1/U3/Y (NOR2BX2M)                          0.11      54.88 r
  UART_RX_TOP/S1/start_glitch_reg/D (DFFRQX1M)            0.00      54.88 r
  data arrival time                                                 54.88

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/S1/start_glitch_reg/CK (DFFRQX1M)           0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.88
  --------------------------------------------------------------------------
  slack (MET)                                                      215.88


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.32 r
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.10      54.43 f
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.18      54.61 r
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.61 r
  UART_RX_TOP/D2/sampled_bit (UART_RX_deserializer)       0.00      54.61 r
  UART_RX_TOP/D2/U3/Y (OAI2BB2X1M)                        0.17      54.78 r
  UART_RX_TOP/D2/P_DATA_reg[7]/D (DFFRX1M)                0.00      54.78 r
  data arrival time                                                 54.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D2/P_DATA_reg[7]/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -54.78
  --------------------------------------------------------------------------
  slack (MET)                                                      216.04


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U4/Y (AOI2BB2XLM)                        0.24      54.55 f
  UART_RX_TOP/D1/U3/Y (OAI22X1M)                          0.18      54.73 r
  UART_RX_TOP/D1/current_state_reg[1]/D (DFFRX1M)         0.00      54.73 r
  data arrival time                                                 54.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D1/current_state_reg[1]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -54.73
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U49/Y (AOI2BB2XLM)                       0.24      54.54 f
  UART_RX_TOP/F1/U39/Y (NAND3X1M)                         0.08      54.63 r
  UART_RX_TOP/F1/current_state_reg[0]/D (DFFRX1M)         0.00      54.63 r
  data arrival time                                                 54.63

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/F1/current_state_reg[0]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -54.63
  --------------------------------------------------------------------------
  slack (MET)                                                      216.20


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.32 r
  UART_RX_TOP/D1/U9/Y (OAI21X2M)                          0.08      54.40 f
  UART_RX_TOP/D1/U8/Y (OAI22X1M)                          0.18      54.58 r
  UART_RX_TOP/D1/current_state_reg[2]/D (DFFRX1M)         0.00      54.58 r
  data arrival time                                                 54.58

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D1/current_state_reg[2]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -54.58
  --------------------------------------------------------------------------
  slack (MET)                                                      216.22


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/wptr_full/winc (FIFO_WR)                       0.00       1.84 r
  FIFO_TOP/wptr_full/U12/Y (NOR2BX2M)                     0.19       2.04 r
  FIFO_TOP/wptr_full/U13/Y (AND2X2M)                      0.20       2.23 r
  FIFO_TOP/wptr_full/U14/Y (CLKXOR2X2M)                   0.26       2.49 f
  FIFO_TOP/wptr_full/U4/Y (CLKXOR2X2M)                    0.29       2.78 r
  FIFO_TOP/wptr_full/U15/Y (CLKXOR2X2M)                   0.29       3.07 f
  FIFO_TOP/wptr_full/U8/Y (NOR4X1M)                       0.24       3.31 r
  FIFO_TOP/wptr_full/wfull_reg/D (DFFRQX2M)               0.00       3.31 r
  data arrival time                                                  3.31

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/wptr_full/wfull_reg/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                       16.18


  Startpoint: RegFile/registers_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/registers_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile/registers_reg[2][3]/Q (DFFRQX2M)                0.52       0.52 f
  RegFile/REG2[3] (RegFile)                               0.00       0.52 f
  UART_RX_TOP/PRESCALE[1] (UART_RX_TOP)                   0.00       0.52 f
  UART_RX_TOP/F1/PRESCALE[1] (UART_RX_FSM)                0.00       0.52 f
  UART_RX_TOP/F1/U8/Y (NAND2BX1M)                         0.23       0.75 f
  UART_RX_TOP/F1/U10/Y (OR2X1M)                           0.25       1.00 f
  UART_RX_TOP/F1/U12/Y (OR2X1M)                           0.25       1.25 f
  UART_RX_TOP/F1/U14/Y (OR2X1M)                           0.25       1.50 f
  UART_RX_TOP/F1/U17/Y (AO21XLM)                          0.28       1.78 f
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.30       2.08 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       2.31 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       2.53 f
  UART_RX_TOP/F1/U3/Y (NOR4XLM)                           0.34       2.87 r
  UART_RX_TOP/F1/DATA_VALID (UART_RX_FSM)                 0.00       2.87 r
  UART_RX_TOP/DATA_VALID (UART_RX_TOP)                    0.00       2.87 r
  DATA_SYNC/bus_enable (DATA_SYNC)                        0.00       2.87 r
  DATA_SYNC/sync_reg_reg[0]/D (DFFRQX2M)                  0.00       2.87 r
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       16.60


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U34/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][7]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][7]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U33/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][6]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][6]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U32/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][5]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][5]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U31/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][4]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][4]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U30/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][3]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][3]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U29/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][2]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][2]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U28/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][1]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][1]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U7/Y (NAND3X2M)                        0.30       2.58 f
  FIFO_TOP/fifomem/U27/Y (OAI2BB2X1M)                     0.31       2.90 f
  FIFO_TOP/fifomem/mem_reg[0][0]/D (DFFQX2M)              0.00       2.90 f
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[0][0]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/wptr_full/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/wptr_full/winc (FIFO_WR)                       0.00       1.84 r
  FIFO_TOP/wptr_full/U12/Y (NOR2BX2M)                     0.19       2.04 r
  FIFO_TOP/wptr_full/U13/Y (AND2X2M)                      0.20       2.23 r
  FIFO_TOP/wptr_full/U14/Y (CLKXOR2X2M)                   0.26       2.49 f
  FIFO_TOP/wptr_full/U4/Y (CLKXOR2X2M)                    0.29       2.78 r
  FIFO_TOP/wptr_full/wptr_reg[1]/D (DFFRQX2M)             0.00       2.78 r
  data arrival time                                                  2.78

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/wptr_full/wptr_reg[1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U13/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U197/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U206/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U205/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[0]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U13/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U203/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U234/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U233/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[7]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U13/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U202/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U230/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U229/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[6]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U13/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U201/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U226/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U225/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[5]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U10/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U200/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U222/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U221/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[4]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U10/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U199/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U218/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U217/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[3]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U10/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U198/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U214/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U213/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[2]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/Address_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  SYS_CTRL/Address_reg[0]/Q (DFFRQX2M)                    0.37       0.37 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       0.37 r
  U13/Y (BUFX2M)                                          0.35       0.72 r
  RegFile/Address[0] (RegFile)                            0.00       0.72 r
  RegFile/U238/Y (INVX2M)                                 0.10       0.83 f
  RegFile/U14/Y (BUFX2M)                                  0.16       0.99 f
  RegFile/U10/Y (INVX2M)                                  0.77       1.76 r
  RegFile/U212/Y (MX4X1M)                                 0.49       2.25 f
  RegFile/U210/Y (MX4X1M)                                 0.34       2.59 f
  RegFile/U209/Y (AO22X1M)                                0.32       2.91 f
  RegFile/RdData_reg[1]/D (DFFRQX2M)                      0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       16.73


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)              0.48       0.48 r
  SYS_CTRL/U39/Y (INVX2M)                                 0.10       0.58 f
  SYS_CTRL/U3/Y (NOR4X1M)                                 0.79       1.37 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.15       1.52 f
  SYS_CTRL/U43/Y (AOI21BX2M)                              0.21       1.73 f
  SYS_CTRL/U42/Y (NOR2X2M)                                0.11       1.84 r
  SYS_CTRL/FIFO_W_INC (SYS_CTRL)                          0.00       1.84 r
  FIFO_TOP/winc (FIFO_TOP)                                0.00       1.84 r
  FIFO_TOP/fifomem/winc (FIFO_MEM_CNTRL)                  0.00       1.84 r
  FIFO_TOP/fifomem/U75/Y (NOR2BX2M)                       0.17       2.01 r
  FIFO_TOP/fifomem/U10/Y (NOR2BX2M)                       0.27       2.28 r
  FIFO_TOP/fifomem/U79/Y (NAND3X2M)                       0.12       2.40 f
  FIFO_TOP/fifomem/U3/Y (BUFX2M)                          0.23       2.63 f
  FIFO_TOP/fifomem/U59/Y (OAI2BB2X1M)                     0.25       2.87 f
  FIFO_TOP/fifomem/mem_reg[2][0]/D (DFFQX2M)              0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO_TOP/fifomem/mem_reg[2][0]/CK (DFFQX2M)             0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       16.74


  Startpoint: UART_RX_TOP/P1/PARITY_ERROR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Parity_Error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/P1/PARITY_ERROR_reg/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX_TOP/P1/PARITY_ERROR_reg/Q (DFFRQX2M)            0.90       0.90 r
  UART_RX_TOP/P1/PARITY_ERROR (UART_RX_parity_checker)
                                                          0.00       0.90 r
  UART_RX_TOP/Parity_Error (UART_RX_TOP)                  0.00       0.90 r
  Parity_Error (out)                                      0.00       0.90 r
  data arrival time                                                  0.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: UART_RX_TOP/S2/stop_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Stop_Error (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/S2/stop_error_reg/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX_TOP/S2/stop_error_reg/Q (DFFRQX2M)              0.90       0.90 r
  UART_RX_TOP/S2/stop_error (UART_RX_stop_checker)        0.00       0.90 r
  UART_RX_TOP/Stop_Error (UART_RX_TOP)                    0.00       0.90 r
  Stop_Error (out)                                        0.00       0.90 r
  data arrival time                                                  0.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: UART_TX_TOP/F1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[0]/CK (DFFSX1M)        0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[0]/Q (DFFSX1M)         0.53       0.53 f
  UART_TX_TOP/F1/U11/Y (NOR2X2M)                          0.19       0.72 r
  UART_TX_TOP/F1/U17/Y (NAND4BX1M)                        0.19       0.91 f
  UART_TX_TOP/F1/U16/Y (NAND2X2M)                         0.14       1.05 r
  UART_TX_TOP/F1/MUX_SELECT[0] (UART_TX_FSM)              0.00       1.05 r
  UART_TX_TOP/M1/SELECT[0] (UART_TX_MUX)                  0.00       1.05 r
  UART_TX_TOP/M1/U5/Y (AOI22X1M)                          0.11       1.17 f
  UART_TX_TOP/M1/U3/Y (AOI2BB2XLM)                        0.29       1.46 f
  UART_TX_TOP/M1/U2/Y (OAI2BB2X4M)                        0.72       2.17 r
  UART_TX_TOP/M1/OUT (UART_TX_MUX)                        0.00       2.17 r
  UART_TX_TOP/tx_out (UART_TX_TOP)                        0.00       2.17 r
  TX_OUT (out)                                            0.00       2.17 r
  data arrival time                                                  2.17

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                  -1.70    8678.66
  data required time                                              8678.66
  --------------------------------------------------------------------------
  data required time                                              8678.66
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.49


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U61/Y (CLKNAND2X2M)                      0.14       2.11 f
  UART_RX_TOP/F1/COUNT_RST (UART_RX_FSM)                  0.00       2.11 f
  UART_RX_TOP/E1/COUNT_RST (UART_RX_edge_bit_counter)     0.00       2.11 f
  UART_RX_TOP/E1/U19/Y (INVX2M)                           0.07       2.19 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.13       2.32 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10       2.42 r
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.16       2.58 f
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.14       2.73 r
  UART_RX_TOP/E1/U25/Y (NAND3X2M)                         0.11       2.83 f
  UART_RX_TOP/E1/U21/Y (OAI32X1M)                         0.29       3.12 r
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/D (DFFRX1M)             0.00       3.12 r
  data arrival time                                                  3.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.28     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      267.66


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U61/Y (CLKNAND2X2M)                      0.14       2.11 f
  UART_RX_TOP/F1/COUNT_RST (UART_RX_FSM)                  0.00       2.11 f
  UART_RX_TOP/E1/COUNT_RST (UART_RX_edge_bit_counter)     0.00       2.11 f
  UART_RX_TOP/E1/U19/Y (INVX2M)                           0.07       2.19 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.13       2.32 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10       2.42 r
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.16       2.58 f
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.14       2.73 r
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.10       2.82 f
  UART_RX_TOP/E1/U23/Y (OAI21X2M)                         0.09       2.92 r
  UART_RX_TOP/E1/U24/Y (OAI2BB2X1M)                       0.17       3.08 r
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/D (DFFRX1M)             0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U61/Y (CLKNAND2X2M)                      0.14       2.11 f
  UART_RX_TOP/F1/COUNT_RST (UART_RX_FSM)                  0.00       2.11 f
  UART_RX_TOP/E1/COUNT_RST (UART_RX_edge_bit_counter)     0.00       2.11 f
  UART_RX_TOP/E1/U19/Y (INVX2M)                           0.07       2.19 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.13       2.32 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10       2.42 r
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.16       2.58 f
  UART_RX_TOP/E1/U4/Y (INVX2M)                            0.14       2.73 r
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.10       2.82 f
  UART_RX_TOP/E1/U20/Y (OAI32X1M)                         0.12       2.94 r
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/D (DFFRX1M)             0.00       2.94 r
  data arrival time                                                  2.94

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.28     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      267.84


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U61/Y (CLKNAND2X2M)                      0.14       2.11 f
  UART_RX_TOP/F1/COUNT_RST (UART_RX_FSM)                  0.00       2.11 f
  UART_RX_TOP/E1/COUNT_RST (UART_RX_edge_bit_counter)     0.00       2.11 f
  UART_RX_TOP/E1/U19/Y (INVX2M)                           0.07       2.19 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.13       2.32 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.10       2.42 r
  UART_RX_TOP/E1/U6/Y (NAND4X2M)                          0.16       2.58 f
  UART_RX_TOP/E1/U28/Y (OAI22X1M)                         0.22       2.80 r
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/D (DFFRX1M)             0.00       2.80 r
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.00


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.39       2.11 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00       2.11 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00       2.11 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24       2.35 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10       2.45 f
  UART_RX_TOP/E1/U11/Y (OAI2BB2X1M)                       0.23       2.68 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/D (DFFRX1M)            0.00       2.68 f
  data arrival time                                                  2.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.39       2.11 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00       2.11 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00       2.11 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24       2.35 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10       2.45 f
  UART_RX_TOP/E1/U9/Y (OAI2BB2X1M)                        0.23       2.68 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/D (DFFRX1M)            0.00       2.68 f
  data arrival time                                                  2.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.39       2.11 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00       2.11 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00       2.11 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24       2.35 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10       2.45 f
  UART_RX_TOP/E1/U10/Y (OAI2BB2X1M)                       0.23       2.68 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/D (DFFRX1M)            0.00       2.68 f
  data arrival time                                                  2.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.39       2.11 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00       2.11 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00       2.11 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24       2.35 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10       2.45 f
  UART_RX_TOP/E1/U27/Y (OAI2B2X1M)                        0.22       2.67 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/D (DFFRX1M)            0.00       2.67 f
  data arrival time                                                  2.67

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.39       2.11 f
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00       2.11 f
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00       2.11 f
  UART_RX_TOP/E1/U30/Y (OAI211XLM)                        0.24       2.35 r
  UART_RX_TOP/E1/U29/Y (INVX2M)                           0.10       2.45 f
  UART_RX_TOP/E1/U26/Y (OAI2BB2XLM)                       0.21       2.66 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/D (DFFRX1M)            0.00       2.66 f
  data arrival time                                                  2.66

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (DFFRX1M)           0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.25


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U45/Y (OR4X1M)                           0.46       2.08 f
  UART_RX_TOP/F1/U44/Y (AND3X1M)                          0.27       2.36 f
  UART_RX_TOP/F1/U39/Y (NAND3X1M)                         0.08       2.44 r
  UART_RX_TOP/F1/current_state_reg[0]/D (DFFRX1M)         0.00       2.44 r
  data arrival time                                                  2.44

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/F1/current_state_reg[0]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.39


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U45/Y (OR4X1M)                           0.46       2.08 f
  UART_RX_TOP/F1/U44/Y (AND3X1M)                          0.27       2.36 f
  UART_RX_TOP/F1/U28/Y (OAI21X1M)                         0.07       2.42 r
  UART_RX_TOP/F1/current_state_reg[3]/D (DFFRX1M)         0.00       2.42 r
  data arrival time                                                  2.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U36/Y (AOI2BB1X1M)                       0.27       1.90 f
  UART_RX_TOP/F1/U35/Y (AOI211X1M)                        0.24       2.14 r
  UART_RX_TOP/F1/U34/Y (OAI221X1M)                        0.18       2.31 f
  UART_RX_TOP/F1/current_state_reg[1]/D (DFFRX1M)         0.00       2.31 f
  data arrival time                                                  2.31

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/F1/current_state_reg[1]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                      268.58


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U31/Y (CLKINVX1M)                        0.07       1.82 f
  UART_RX_TOP/F1/U30/Y (AOI221XLM)                        0.27       2.10 r
  UART_RX_TOP/F1/U29/Y (NAND4X1M)                         0.18       2.27 f
  UART_RX_TOP/F1/current_state_reg[2]/D (DFFRX1M)         0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/F1/current_state_reg[2]/CK (DFFRX1M)        0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S2/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U50/Y (CLKNAND2X2M)                      0.10       2.07 f
  UART_RX_TOP/F1/STOP_ERR_RST (UART_RX_FSM)               0.00       2.07 f
  UART_RX_TOP/S2/error_rst (UART_RX_stop_checker)         0.00       2.07 f
  UART_RX_TOP/S2/U3/Y (NOR2BX2M)                          0.14       2.21 f
  UART_RX_TOP/S2/stop_error_reg/D (DFFRQX2M)              0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/S2/stop_error_reg/CK (DFFRQX2M)             0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/P1/PARITY_ERROR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/Q (DFFRX1M)            0.56       0.56 f
  UART_RX_TOP/E1/EDGE_COUNT[0] (UART_RX_edge_bit_counter)
                                                          0.00       0.56 f
  UART_RX_TOP/F1/EDGE_COUNT[0] (UART_RX_FSM)              0.00       0.56 f
  UART_RX_TOP/F1/U18/Y (NOR2BX1M)                         0.20       0.76 f
  UART_RX_TOP/F1/U19/Y (OAI2B2X1M)                        0.20       0.96 r
  UART_RX_TOP/F1/U22/Y (NAND4BBX1M)                       0.21       1.18 f
  UART_RX_TOP/F1/U26/Y (NOR4X1M)                          0.23       1.41 r
  UART_RX_TOP/F1/U66/Y (CLKNAND2X2M)                      0.22       1.62 f
  UART_RX_TOP/F1/U65/Y (NAND2BX1M)                        0.13       1.76 r
  UART_RX_TOP/F1/U64/Y (AND3X1M)                          0.22       1.98 r
  UART_RX_TOP/F1/U50/Y (CLKNAND2X2M)                      0.10       2.07 f
  UART_RX_TOP/F1/PAR_ERR_RST (UART_RX_FSM)                0.00       2.07 f
  UART_RX_TOP/P1/ERR_RST (UART_RX_parity_checker)         0.00       2.07 f
  UART_RX_TOP/P1/U3/Y (NOR2BX2M)                          0.14       2.21 f
  UART_RX_TOP/P1/PARITY_ERROR_reg/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/P1/PARITY_ERROR_reg/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: UART_RX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S1/start_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/F1/current_state_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/F1/current_state_reg[3]/Q (DFFRX1M)         0.55       0.55 f
  UART_RX_TOP/F1/U91/Y (NOR3BX1M)                         0.22       0.78 f
  UART_RX_TOP/F1/U90/Y (CLKNAND2X2M)                      0.10       0.88 r
  UART_RX_TOP/F1/U87/Y (CLKNAND2X2M)                      0.10       0.98 f
  UART_RX_TOP/F1/U83/Y (NAND3BX1M)                        0.36       1.34 f
  UART_RX_TOP/F1/U82/Y (NOR4BX1M)                         0.38       1.71 r
  UART_RX_TOP/F1/U54/Y (NAND4X1M)                         0.18       1.89 f
  UART_RX_TOP/F1/GLITCH_RST (UART_RX_FSM)                 0.00       1.89 f
  UART_RX_TOP/S1/glitch_rst (UART_RX_start_checker)       0.00       1.89 f
  UART_RX_TOP/S1/U3/Y (NOR2BX2M)                          0.17       2.06 f
  UART_RX_TOP/S1/start_glitch_reg/D (DFFRQX1M)            0.00       2.06 f
  data arrival time                                                  2.06

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/S1/start_glitch_reg/CK (DFFRQX1M)           0.00     271.07 r
  library setup time                                     -0.12     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/Q (DFFRX1M)            0.64       0.64 r
  UART_RX_TOP/E1/EDGE_COUNT[3] (UART_RX_edge_bit_counter)
                                                          0.00       0.64 r
  UART_RX_TOP/F1/EDGE_COUNT[3] (UART_RX_FSM)              0.00       0.64 r
  UART_RX_TOP/F1/U59/Y (XNOR2X1M)                         0.16       0.79 r
  UART_RX_TOP/F1/U56/Y (NAND4X1M)                         0.35       1.15 f
  UART_RX_TOP/F1/U55/Y (NOR2X1M)                          0.18       1.32 r
  UART_RX_TOP/F1/DESERIALIZER_EN (UART_RX_FSM)            0.00       1.32 r
  UART_RX_TOP/D2/EN (UART_RX_deserializer)                0.00       1.32 r
  UART_RX_TOP/D2/U10/Y (BUFX2M)                           0.22       1.54 r
  UART_RX_TOP/D2/U2/Y (INVX2M)                            0.13       1.67 f
  UART_RX_TOP/D2/U11/Y (OAI2BB2X1M)                       0.23       1.90 f
  UART_RX_TOP/D2/P_DATA_reg[0]/D (DFFRX1M)                0.00       1.90 f
  data arrival time                                                  1.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D2/P_DATA_reg[0]/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.01


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/Q (DFFRX1M)            0.64       0.64 r
  UART_RX_TOP/E1/EDGE_COUNT[3] (UART_RX_edge_bit_counter)
                                                          0.00       0.64 r
  UART_RX_TOP/F1/EDGE_COUNT[3] (UART_RX_FSM)              0.00       0.64 r
  UART_RX_TOP/F1/U59/Y (XNOR2X1M)                         0.16       0.79 r
  UART_RX_TOP/F1/U56/Y (NAND4X1M)                         0.35       1.15 f
  UART_RX_TOP/F1/U55/Y (NOR2X1M)                          0.18       1.32 r
  UART_RX_TOP/F1/DESERIALIZER_EN (UART_RX_FSM)            0.00       1.32 r
  UART_RX_TOP/D2/EN (UART_RX_deserializer)                0.00       1.32 r
  UART_RX_TOP/D2/U10/Y (BUFX2M)                           0.22       1.54 r
  UART_RX_TOP/D2/U2/Y (INVX2M)                            0.13       1.67 f
  UART_RX_TOP/D2/U6/Y (OAI22X1M)                          0.11       1.78 r
  UART_RX_TOP/D2/P_DATA_reg[3]/D (DFFRX1M)                0.00       1.78 r
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D2/P_DATA_reg[3]/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/Q (DFFRX1M)            0.64       0.64 r
  UART_RX_TOP/E1/EDGE_COUNT[3] (UART_RX_edge_bit_counter)
                                                          0.00       0.64 r
  UART_RX_TOP/F1/EDGE_COUNT[3] (UART_RX_FSM)              0.00       0.64 r
  UART_RX_TOP/F1/U59/Y (XNOR2X1M)                         0.16       0.79 r
  UART_RX_TOP/F1/U56/Y (NAND4X1M)                         0.35       1.15 f
  UART_RX_TOP/F1/U55/Y (NOR2X1M)                          0.18       1.32 r
  UART_RX_TOP/F1/DESERIALIZER_EN (UART_RX_FSM)            0.00       1.32 r
  UART_RX_TOP/D2/EN (UART_RX_deserializer)                0.00       1.32 r
  UART_RX_TOP/D2/U10/Y (BUFX2M)                           0.22       1.54 r
  UART_RX_TOP/D2/U2/Y (INVX2M)                            0.13       1.67 f
  UART_RX_TOP/D2/U5/Y (OAI22X1M)                          0.11       1.78 r
  UART_RX_TOP/D2/P_DATA_reg[2]/D (DFFRX1M)                0.00       1.78 r
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D2/P_DATA_reg[2]/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/Q (DFFRX1M)            0.64       0.64 r
  UART_RX_TOP/E1/EDGE_COUNT[3] (UART_RX_edge_bit_counter)
                                                          0.00       0.64 r
  UART_RX_TOP/F1/EDGE_COUNT[3] (UART_RX_FSM)              0.00       0.64 r
  UART_RX_TOP/F1/U59/Y (XNOR2X1M)                         0.16       0.79 r
  UART_RX_TOP/F1/U56/Y (NAND4X1M)                         0.35       1.15 f
  UART_RX_TOP/F1/U55/Y (NOR2X1M)                          0.18       1.32 r
  UART_RX_TOP/F1/DESERIALIZER_EN (UART_RX_FSM)            0.00       1.32 r
  UART_RX_TOP/D2/EN (UART_RX_deserializer)                0.00       1.32 r
  UART_RX_TOP/D2/U10/Y (BUFX2M)                           0.22       1.54 r
  UART_RX_TOP/D2/U2/Y (INVX2M)                            0.13       1.67 f
  UART_RX_TOP/D2/U4/Y (OAI22X1M)                          0.11       1.78 r
  UART_RX_TOP/D2/P_DATA_reg[1]/D (DFFRX1M)                0.00       1.78 r
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_TOP/D2/P_DATA_reg[1]/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[1]/Q (DFFRQX2M)            0.81       0.81 r
  FIFO_TOP/rptr_empty/U17/Y (CLKXOR2X2M)                  0.46       1.27 f
  FIFO_TOP/rptr_empty/U5/Y (CLKXOR2X2M)                   0.29       1.56 r
  FIFO_TOP/rptr_empty/U13/Y (CLKXOR2X2M)                  0.29       1.85 f
  FIFO_TOP/rptr_empty/U10/Y (NOR4X1M)                     0.24       2.09 r
  FIFO_TOP/rptr_empty/rempty_reg/D (DFFSQX2M)             0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  FIFO_TOP/rptr_empty/rempty_reg/CK (DFFSQX2M)            0.00    8680.36 r
  library setup time                                     -0.19    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.08


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U112/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U111/Y (MX2X2M)                        0.23       1.61 f
  FIFO_TOP/fifomem/rdata[1] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[1] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[1] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U13/Y (AO22X1M)                             0.31       1.93 f
  UART_TX_TOP/DATA_reg[1]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[1]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U115/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U114/Y (MX2X2M)                        0.23       1.61 f
  FIFO_TOP/fifomem/rdata[0] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[0] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[0] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U14/Y (AO22X1M)                             0.31       1.93 f
  UART_TX_TOP/DATA_reg[0]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[0]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U106/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U105/Y (MX2X2M)                        0.23       1.61 f
  FIFO_TOP/fifomem/rdata[3] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[3] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[3] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U11/Y (AO22X1M)                             0.31       1.93 f
  UART_TX_TOP/DATA_reg[3]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[3]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U109/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U108/Y (MX2X2M)                        0.23       1.61 f
  FIFO_TOP/fifomem/rdata[2] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[2] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[2] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U12/Y (AO22X1M)                             0.31       1.93 f
  UART_TX_TOP/DATA_reg[2]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[2]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U100/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U99/Y (MX2X2M)                         0.23       1.61 f
  FIFO_TOP/fifomem/rdata[5] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[5] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[5] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U9/Y (AO22X1M)                              0.31       1.93 f
  UART_TX_TOP/DATA_reg[5]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[5]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U103/Y (MX4X1M)                        0.45       1.39 f
  FIFO_TOP/fifomem/U102/Y (MX2X2M)                        0.23       1.61 f
  FIFO_TOP/fifomem/rdata[4] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[4] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[4] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U10/Y (AO22X1M)                             0.31       1.93 f
  UART_TX_TOP/DATA_reg[4]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[4]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U97/Y (MX4X1M)                         0.45       1.39 f
  FIFO_TOP/fifomem/U96/Y (MX2X2M)                         0.23       1.61 f
  FIFO_TOP/fifomem/rdata[6] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[6] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[6] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U8/Y (AO22X1M)                              0.31       1.93 f
  UART_TX_TOP/DATA_reg[6]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[6]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/DATA_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[0]/Q (DFFRQX2M)            0.40       0.40 r
  FIFO_TOP/rptr_empty/raddr[0] (FIFO_RD)                  0.00       0.40 r
  FIFO_TOP/fifomem/raddr[0] (FIFO_MEM_CNTRL)              0.00       0.40 r
  FIFO_TOP/fifomem/U92/Y (BUFX2M)                         0.54       0.94 r
  FIFO_TOP/fifomem/U94/Y (MX4X1M)                         0.45       1.39 f
  FIFO_TOP/fifomem/U93/Y (MX2X2M)                         0.23       1.61 f
  FIFO_TOP/fifomem/rdata[7] (FIFO_MEM_CNTRL)              0.00       1.61 f
  FIFO_TOP/rdata[7] (FIFO_TOP)                            0.00       1.61 f
  UART_TX_TOP/parallel_data[7] (UART_TX_TOP)              0.00       1.61 f
  UART_TX_TOP/U7/Y (AO22X1M)                              0.31       1.93 f
  UART_TX_TOP/DATA_reg[7]/D (DFFRQX2M)                    0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/DATA_reg[7]/CK (DFFRQX2M)                   0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.16       1.31 r
  UART_TX_TOP/S1/U7/Y (INVX2M)                            0.09       1.40 f
  UART_TX_TOP/S1/U10/Y (OAI32X1M)                         0.28       1.68 r
  UART_TX_TOP/S1/count_reg[2]/D (DFFRQX2M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/count_reg[2]/CK (DFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.34    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.33


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.16       1.31 r
  UART_TX_TOP/S1/U7/Y (INVX2M)                            0.09       1.40 f
  UART_TX_TOP/S1/U8/Y (OAI32X1M)                          0.28       1.68 r
  UART_TX_TOP/S1/count_reg[1]/D (DFFRQX2M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/count_reg[1]/CK (DFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.34    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.33


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/S_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.16       1.31 r
  UART_TX_TOP/S1/U7/Y (INVX2M)                            0.09       1.40 f
  UART_TX_TOP/S1/U20/Y (AO22X1M)                          0.40       1.79 f
  UART_TX_TOP/S1/S_DATA_reg/D (DFFRQX2M)                  0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/S_DATA_reg/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.41


  Startpoint: UART_TX_TOP/DATA_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/P1/PARITY_BIT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/DATA_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  UART_TX_TOP/DATA_reg[5]/Q (DFFRQX2M)                    0.48       0.48 f
  UART_TX_TOP/P1/DATA[5] (UART_TX_Parity_Calculator)      0.00       0.48 f
  UART_TX_TOP/P1/U2/Y (XOR3XLM)                           0.49       0.97 f
  UART_TX_TOP/P1/U6/Y (XOR3XLM)                           0.51       1.48 f
  UART_TX_TOP/P1/U4/Y (OAI2BB2X1M)                        0.14       1.63 r
  UART_TX_TOP/P1/PARITY_BIT_reg/D (DFFRQX2M)              0.00       1.63 r
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/P1/PARITY_BIT_reg/CK (DFFRQX2M)             0.00    8680.36 r
  library setup time                                     -0.31    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.42


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.16       1.31 r
  UART_TX_TOP/S1/U7/Y (INVX2M)                            0.09       1.40 f
  UART_TX_TOP/S1/U15/Y (OAI22X1M)                         0.18       1.58 r
  UART_TX_TOP/S1/count_reg[0]/D (DFFRQX2M)                0.00       1.58 r
  data arrival time                                                  1.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/count_reg[0]/CK (DFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.32    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.45


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.16       1.31 r
  UART_TX_TOP/S1/U16/Y (NAND4X2M)                         0.18       1.50 f
  UART_TX_TOP/S1/U5/Y (OAI21X2M)                          0.08       1.58 r
  UART_TX_TOP/S1/count_reg[3]/D (DFFRQX2M)                0.00       1.58 r
  data arrival time                                                  1.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/count_reg[3]/CK (DFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/temp_registers_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U17/Y (NAND2X2M)                         0.14       1.29 r
  UART_TX_TOP/S1/U6/Y (INVX2M)                            0.09       1.39 f
  UART_TX_TOP/S1/U25/Y (AO22X1M)                          0.34       1.73 f
  UART_TX_TOP/S1/temp_registers_reg[1]/D (DFFRQX2M)       0.00       1.73 f
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/temp_registers_reg[1]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/temp_registers_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U17/Y (NAND2X2M)                         0.14       1.29 r
  UART_TX_TOP/S1/U6/Y (INVX2M)                            0.09       1.39 f
  UART_TX_TOP/S1/U27/Y (AO22X1M)                          0.34       1.73 f
  UART_TX_TOP/S1/temp_registers_reg[3]/D (DFFRQX2M)       0.00       1.73 f
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/temp_registers_reg[3]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/temp_registers_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U17/Y (NAND2X2M)                         0.14       1.29 r
  UART_TX_TOP/S1/U6/Y (INVX2M)                            0.09       1.39 f
  UART_TX_TOP/S1/U26/Y (AO22X1M)                          0.34       1.73 f
  UART_TX_TOP/S1/temp_registers_reg[2]/D (DFFRQX2M)       0.00       1.73 f
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/temp_registers_reg[2]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/temp_registers_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U17/Y (NAND2X2M)                         0.14       1.29 r
  UART_TX_TOP/S1/U6/Y (INVX2M)                            0.09       1.39 f
  UART_TX_TOP/S1/U28/Y (AO22X1M)                          0.34       1.73 f
  UART_TX_TOP/S1/temp_registers_reg[4]/D (DFFRQX2M)       0.00       1.73 f
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/temp_registers_reg[4]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: UART_TX_TOP/F1/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/temp_registers_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[3]/Q (DFFRQX2M)        0.53       0.53 f
  UART_TX_TOP/F1/U10/Y (NOR2X2M)                          0.20       0.73 r
  UART_TX_TOP/F1/U13/Y (NAND4X2M)                         0.16       0.89 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.17       1.06 r
  UART_TX_TOP/F1/SER_EN (UART_TX_FSM)                     0.00       1.06 r
  UART_TX_TOP/S1/EN (UART_TX_Serializer)                  0.00       1.06 r
  UART_TX_TOP/S1/U3/Y (INVX2M)                            0.10       1.16 f
  UART_TX_TOP/S1/U17/Y (NAND2X2M)                         0.14       1.29 r
  UART_TX_TOP/S1/U6/Y (INVX2M)                            0.09       1.39 f
  UART_TX_TOP/S1/U24/Y (AO22X1M)                          0.34       1.73 f
  UART_TX_TOP/S1/temp_registers_reg[0]/D (DFFRQX2M)       0.00       1.73 f
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART_TX_TOP/S1/temp_registers_reg[0]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.47


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U23/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U22/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U21/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U24/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U18/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U20/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  TX_CLK_DIV/U19/Y (AO22X1M)                              0.41       2.21 f
  TX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U23/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U22/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U21/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U24/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U18/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U20/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U25/Y (AND3X1M)                              0.30       1.80 f
  RX_CLK_DIV/U19/Y (AO22X1M)                              0.41       2.21 f
  RX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U28/Y (AOI21X1M)                             0.15       1.65 r
  TX_CLK_DIV/U27/Y (CLKXOR2X2M)                           0.22       1.88 r
  TX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U28/Y (AOI21X1M)                             0.15       1.65 r
  RX_CLK_DIV/U27/Y (CLKXOR2X2M)                           0.22       1.88 r
  RX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  TX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  TX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  TX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  TX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  TX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  TX_CLK_DIV/U31/Y (OR2X1M)                               0.23       1.74 f
  TX_CLK_DIV/U30/Y (XNOR2X1M)                             0.17       1.91 f
  TX_CLK_DIV/odd_edge_tog_reg/D (DFFSQX2M)                0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  RX_CLK_DIV/U38/Y (CLKXOR2X2M)                           0.23       0.73 f
  RX_CLK_DIV/U37/Y (NOR4X1M)                              0.26       0.99 r
  RX_CLK_DIV/U36/Y (NAND4X1M)                             0.20       1.19 f
  RX_CLK_DIV/U35/Y (MXI2X1M)                              0.18       1.37 r
  RX_CLK_DIV/U34/Y (CLKNAND2X2M)                          0.13       1.50 f
  RX_CLK_DIV/U31/Y (OR2X1M)                               0.23       1.74 f
  RX_CLK_DIV/U30/Y (XNOR2X1M)                             0.17       1.91 f
  RX_CLK_DIV/odd_edge_tog_reg/D (DFFSQX2M)                0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)                 0.36       0.36 r
  RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.42


1
