# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd failed with 1 errors.
# Compile of Multiplier.vhd failed with 1 errors.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 2 failed with 2 errors.
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd failed with 2 errors.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:20:11 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (6) for port "/msm_tb/DUT/yq".
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/MSM.vhd Line: 20
# FATAL ERROR while loading design
# Error loading design
# End time: 11:20:12 on Jun 22,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd failed with 3 errors.
# 9 compiles, 1 failed with 3 errors.
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:24:02 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# ** Fatal: (vsim-3348) Port length (6) does not match actual length (7) for port "/msm_tb/DUT/LUT_4096/ddfs_out".
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096 File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/ddfs_lut_4096_6bit.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 11:24:02 on Jun 22,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:25:44 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'LUT_4096'.
# Entity has no generics at all; the component has generics:
#           O
#           N
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096 File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/MSM.vhd Line: 125
# Loading work.multiplier(behavior)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (6) for port "/msm_tb/DUT/MULTIPLIER_N/a".
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/MULTIPLIER_N File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/Multiplier.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
# End time: 11:25:45 on Jun 22,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:33:43 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
# ** Fatal: (vsim-3348) Port length (6) does not match actual length (12) for port "/msm_tb/DUT/MULTIPLIER_N/DFF_N_MAP/d".
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/MULTIPLIER_N/DFF_N_MAP File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/DFF_N.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 11:33:44 on Jun 22,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:36:29 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 6 (5 downto 0). Right is 12 (11 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /msm_tb/DUT/line__141 File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/MSM.vhd
# FATAL ERROR while loading design
# Error loading design
# End time: 11:36:30 on Jun 22,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:40:13 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
add wave -position insertpoint  \
sim:/msm_tb/clk_tb \
sim:/msm_tb/reset_tb \
sim:/msm_tb/fw_tb \
sim:/msm_tb/phase_tb \
sim:/msm_tb/amplitude_tb \
sim:/msm_tb/MSM_out_tb
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 6 (5 downto 0). Right is 5 (4 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /msm_tb/DUT/LUT_4096/line__4119 File: C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/ddfs_lut_4096_6bit.vhd
# Fatal error in Architecture rtl at C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/ddfs_lut_4096_6bit.vhd line 4119
# 
# HDL call sequence:
# Stopped at C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/ddfs_lut_4096_6bit.vhd 4119 Architecture rtl
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/new_project/src/ddfs_lut_4096_6bit.vhd 4119 Architecture rtl
# 
quit -sim
# End time: 11:42:45 on Jun 22,2024, Elapsed time: 0:02:32
# Errors: 1, Warnings: 3
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:42:58 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/clk_tb \
sim:/msm_tb/reset_tb \
sim:/msm_tb/fw_tb \
sim:/msm_tb/phase_tb \
sim:/msm_tb/amplitude_tb \
sim:/msm_tb/MSM_out_tb
run -all
run -all
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/DUT/LUT_4096/address \
sim:/msm_tb/DUT/LUT_4096/ddfs_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/DUT/MULTIPLIER_N/clk \
sim:/msm_tb/DUT/MULTIPLIER_N/a \
sim:/msm_tb/DUT/MULTIPLIER_N/b \
sim:/msm_tb/DUT/MULTIPLIER_N/mul_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
quit -sim
# End time: 11:51:18 on Jun 22,2024, Elapsed time: 0:08:20
# Errors: 0, Warnings: 2
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:51:42 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/DUT/MULTIPLIER_N/clk \
sim:/msm_tb/DUT/MULTIPLIER_N/a_rst_h \
sim:/msm_tb/DUT/MULTIPLIER_N/a \
sim:/msm_tb/DUT/MULTIPLIER_N/b \
sim:/msm_tb/DUT/MULTIPLIER_N/mul_out
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/clk_tb \
sim:/msm_tb/reset_tb \
sim:/msm_tb/fw_tb \
sim:/msm_tb/phase_tb \
sim:/msm_tb/amplitude_tb \
sim:/msm_tb/MSM_out_tb
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/DUT/MULTIPLIER_N/clk \
sim:/msm_tb/DUT/MULTIPLIER_N/a_rst_h \
sim:/msm_tb/DUT/MULTIPLIER_N/a \
sim:/msm_tb/DUT/MULTIPLIER_N/b \
sim:/msm_tb/DUT/MULTIPLIER_N/mul_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
quit -sim
# End time: 11:58:05 on Jun 22,2024, Elapsed time: 0:06:23
# Errors: 0, Warnings: 2
# Compile of Adder.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of ddfs_lut_4096_6bit.vhd was successful.
# Compile of DFF_N.vhd was successful.
# Compile of MSM.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of multiplier_NxN.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of MSM_tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.msm_tb
# vsim -gui work.msm_tb 
# Start time: 11:58:41 on Jun 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.msm_tb(testbench)
# Loading work.msm(struct)
# Loading work.counter(struct)
# Loading work.ripple_carry_adder(beh)
# Loading work.dff_n(struct)
# Loading work.adder(struct)
# Loading work.ddfs_lut_4096_6bit(rtl)
# Loading work.multiplier(behavior)
# Loading work.multiplier_nxn(behavior)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/msm_tb/clk_tb \
sim:/msm_tb/reset_tb \
sim:/msm_tb/fw_tb \
sim:/msm_tb/phase_tb \
sim:/msm_tb/amplitude_tb \
sim:/msm_tb/MSM_out_tb
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /msm_tb/DUT/LUT_4096
