INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot_20_10.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_20_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_dot_20_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dot_20_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias_10.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_bias_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bias_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/tanh_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_tanh_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tanh_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_dot_20_10_0_0/sim/bd_last_layer_axis_dot_20_10_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_axis_dot_20_10_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_bias_10_0_0/sim/bd_last_layer_axis_bias_10_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_axis_bias_10_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_0/sim/bd_last_layer_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_0/sim/bd_last_layer_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axi4stream_vip_0_1/sim/bd_last_layer_axi4stream_vip_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_axi4stream_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_axis_tanh_10_0_0/sim/bd_last_layer_axis_tanh_10_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_axis_tanh_10_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/sim/bd_last_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/bd/bd_last_layer/hdl/bd_last_layer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_last_layer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sim_last_layer/new/tb_last_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_last_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.sim/sim_last_layer/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
