Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:52:27 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                10782        0.013        0.000                      0                10782        0.264        0.000                       0                  4249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.405        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.341        0.000                      0                10761        0.013        0.000                      0                10761        3.750        0.000                       0                  4146  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.290%)  route 0.705ns (60.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           1.187     6.363    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.456     6.819 r  FDCE/Q
                         net (fo=1, routed)           0.705     7.524    soc_builder_basesoc_reset0
    SLICE_X53Y40         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.421    16.032    
                         clock uncertainty           -0.035    15.996    
    SLICE_X53Y40         FDCE (Setup_fdce_C_D)       -0.067    15.929    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     6.635 r  FDCE_6/Q
                         net (fo=1, routed)           0.610     7.245    soc_builder_basesoc_reset6
    SLICE_X52Y40         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.506    16.117    
                         clock uncertainty           -0.035    16.081    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)       -0.028    16.053    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.456     6.573 r  FDCE_1/Q
                         net (fo=1, routed)           0.598     7.170    soc_builder_basesoc_reset1
    SLICE_X53Y40         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.506    16.117    
                         clock uncertainty           -0.035    16.081    
    SLICE_X53Y40         FDCE (Setup_fdce_C_D)       -0.081    16.000    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.000    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  8.830    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.456     6.573 r  FDCE_2/Q
                         net (fo=1, routed)           0.605     7.178    soc_builder_basesoc_reset2
    SLICE_X53Y40         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.506    16.117    
                         clock uncertainty           -0.035    16.081    
    SLICE_X53Y40         FDCE (Setup_fdce_C_D)       -0.061    16.020    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.020    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     6.635 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     7.155    soc_builder_basesoc_reset4
    SLICE_X52Y40         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.506    16.117    
                         clock uncertainty           -0.035    16.081    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)       -0.045    16.036    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.456     6.573 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     7.141    soc_builder_basesoc_reset3
    SLICE_X52Y40         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.484    16.095    
                         clock uncertainty           -0.035    16.059    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)       -0.031    16.028    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.941     6.117    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     6.635 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     7.154    soc_builder_basesoc_reset5
    SLICE_X52Y40         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.827    15.611    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.506    16.117    
                         clock uncertainty           -0.035    16.081    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)       -0.028    16.053    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     2.369 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.545    soc_builder_basesoc_reset3
    SLICE_X52Y40         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.442     2.241    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.059     2.300    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     2.392 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.562    soc_builder_basesoc_reset5
    SLICE_X52Y40         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.455     2.228    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.063     2.291    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     2.369 r  FDCE_2/Q
                         net (fo=1, routed)           0.201     2.570    soc_builder_basesoc_reset2
    SLICE_X53Y40         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.455     2.228    
    SLICE_X53Y40         FDCE (Hold_fdce_C_D)         0.070     2.298    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     2.369 r  FDCE_1/Q
                         net (fo=1, routed)           0.199     2.567    soc_builder_basesoc_reset1
    SLICE_X53Y40         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.455     2.228    
    SLICE_X53Y40         FDCE (Hold_fdce_C_D)         0.066     2.294    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     2.392 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.562    soc_builder_basesoc_reset4
    SLICE_X52Y40         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.455     2.228    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.052     2.280    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.450     2.228    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     2.392 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.593    soc_builder_basesoc_reset6
    SLICE_X52Y40         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X52Y40         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.455     2.228    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.063     2.291    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.642%)  route 0.305ns (68.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.588     2.366    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  FDCE/Q
                         net (fo=1, routed)           0.305     2.812    soc_builder_basesoc_reset0
    SLICE_X53Y40         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.500     2.683    soc_crg_clkin
    SLICE_X53Y40         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.418     2.265    
    SLICE_X53Y40         FDCE (Hold_fdce_C_D)         0.070     2.335    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y40    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y40    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y40    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y40    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y40    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y40    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y40    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y40    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y40    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X52Y40    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.562ns (28.514%)  route 6.423ns (71.486%))
  Logic Levels:           10  (CARRY4=2 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.720ns = ( 18.720 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.771    16.120    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.244 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=6, routed)           0.890    17.133    soc_basesoc_sdram_bankmachine6_twtpcon_valid
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.257 r  soc_basesoc_sdram_twtrcon_count[2]_i_3/O
                         net (fo=6, routed)           0.669    17.926    soc_basesoc_sdram_twtrcon_count[2]_i_3_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.050 r  soc_basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.347    18.397    soc_basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X50Y9          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.450    18.720    sys_clk
    SLICE_X50Y9          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.599    19.319    
                         clock uncertainty           -0.057    19.262    
    SLICE_X50Y9          FDRE (Setup_fdre_C_R)       -0.524    18.738    soc_basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.555ns (29.073%)  route 6.233ns (70.927%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.820    16.169    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.124    16.293 f  soc_builder_basesoc_bankmachine6_state[3]_i_7/O
                         net (fo=3, routed)           0.316    16.609    soc_builder_basesoc_bankmachine6_state[3]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.733 r  soc_basesoc_sdram_bankmachine6_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.683    17.416    soc_basesoc_sdram_bankmachine6_trccon_valid
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.117    17.533 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.668    18.200    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.445    18.715    sys_clk
    SLICE_X36Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trccon_ready_reg/C
                         clock pessimism              0.599    19.314    
                         clock uncertainty           -0.057    19.257    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.636    18.621    soc_basesoc_sdram_bankmachine6_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -18.200    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 2.562ns (28.928%)  route 6.294ns (71.071%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.827    16.176    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124    16.300 f  soc_builder_basesoc_bankmachine2_state[3]_i_6/O
                         net (fo=3, routed)           0.472    16.771    soc_builder_basesoc_bankmachine2_state[3]_i_6_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.895 r  soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.616    17.511    soc_basesoc_sdram_bankmachine2_trccon_valid
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124    17.635 r  soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.634    18.268    soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine2_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.446    18.716    sys_clk
    SLICE_X38Y1          FDRE                                         r  soc_basesoc_sdram_bankmachine2_trccon_ready_reg/C
                         clock pessimism              0.599    19.315    
                         clock uncertainty           -0.057    19.258    
    SLICE_X38Y1          FDRE (Setup_fdre_C_R)       -0.524    18.734    soc_basesoc_sdram_bankmachine2_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.734    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.758ns (30.805%)  route 6.195ns (69.194%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.722ns = ( 18.722 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.732    16.081    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.118    16.199 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.451    16.650    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.326    16.976 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.689    17.665    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.124    17.789 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.576    18.365    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.452    18.722    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[0]/C
                         clock pessimism              0.599    19.321    
                         clock uncertainty           -0.057    19.264    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    18.835    soc_basesoc_sdram_bankmachine5_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.758ns (30.805%)  route 6.195ns (69.194%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.722ns = ( 18.722 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.732    16.081    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.118    16.199 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.451    16.650    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.326    16.976 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.689    17.665    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.124    17.789 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.576    18.365    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.452    18.722    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/C
                         clock pessimism              0.599    19.321    
                         clock uncertainty           -0.057    19.264    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    18.835    soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.758ns (30.805%)  route 6.195ns (69.194%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.722ns = ( 18.722 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.732    16.081    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.118    16.199 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.451    16.650    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.326    16.976 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.689    17.665    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.124    17.789 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.576    18.365    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.452    18.722    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_ready_reg/C
                         clock pessimism              0.599    19.321    
                         clock uncertainty           -0.057    19.264    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    18.835    soc_basesoc_sdram_bankmachine5_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.758ns (30.805%)  route 6.195ns (69.194%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.722ns = ( 18.722 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.732    16.081    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.118    16.199 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.451    16.650    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.326    16.976 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.689    17.665    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.124    17.789 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.576    18.365    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.452    18.722    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trccon_ready_reg/C
                         clock pessimism              0.599    19.321    
                         clock uncertainty           -0.057    19.264    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    18.835    soc_basesoc_sdram_bankmachine5_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 2.587ns (29.628%)  route 6.144ns (70.372%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.721ns = ( 18.721 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.770    16.119    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.243 f  soc_builder_basesoc_bankmachine4_state[3]_i_7/O
                         net (fo=4, routed)           0.673    16.915    soc_builder_basesoc_bankmachine4_state[3]_i_7_n_0
    SLICE_X51Y6          LUT2 (Prop_lut2_I1_O)        0.124    17.039 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.621    17.661    soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_3_n_0
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.149    17.810 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.334    18.144    soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X53Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.451    18.721    sys_clk
    SLICE_X53Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.599    19.320    
                         clock uncertainty           -0.057    19.263    
    SLICE_X53Y7          FDRE (Setup_fdre_C_R)       -0.637    18.626    soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.555ns (29.606%)  route 6.075ns (70.394%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.820    16.169    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.124    16.293 f  soc_builder_basesoc_bankmachine6_state[3]_i_7/O
                         net (fo=3, routed)           0.316    16.609    soc_builder_basesoc_bankmachine6_state[3]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.733 r  soc_basesoc_sdram_bankmachine6_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.683    17.416    soc_basesoc_sdram_bankmachine6_trccon_valid
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.117    17.533 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.510    18.042    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.446    18.716    sys_clk
    SLICE_X38Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/C
                         clock pessimism              0.599    19.315    
                         clock uncertainty           -0.057    19.258    
    SLICE_X38Y2          FDRE (Setup_fdre_C_R)       -0.731    18.527    soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.555ns (29.606%)  route 6.075ns (70.394%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    9.412ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG/O
                         net (fo=4144, routed)        1.551     9.412    sys_clk
    SLICE_X34Y20         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     9.930 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.096    11.026    p_0_in8_in[2]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  soc_builder_basesoc_bankmachine2_state[3]_i_19/O
                         net (fo=1, routed)           0.000    11.150    soc_builder_basesoc_bankmachine2_state[3]_i_19_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.682 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.682    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.953 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.884    12.837    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.373    13.210 f  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.502    13.712    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  soc_basesoc_sdram_trrdcon_count_i_21/O
                         net (fo=1, routed)           0.598    14.434    soc_basesoc_sdram_trrdcon_count_i_21_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.558 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.667    15.225    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.349 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.820    16.169    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.124    16.293 f  soc_builder_basesoc_bankmachine6_state[3]_i_7/O
                         net (fo=3, routed)           0.316    16.609    soc_builder_basesoc_bankmachine6_state[3]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.733 r  soc_basesoc_sdram_bankmachine6_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.683    17.416    soc_basesoc_sdram_bankmachine6_trccon_valid
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.117    17.533 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.510    18.042    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917    14.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    15.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.603 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.179    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.270 r  BUFG/O
                         net (fo=4144, routed)        1.446    18.716    sys_clk
    SLICE_X38Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/C
                         clock pessimism              0.599    19.315    
                         clock uncertainty           -0.057    19.258    
    SLICE_X38Y2          FDRE (Setup_fdre_C_R)       -0.731    18.527    soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stage0_dataColisions_regNextWhen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/stageB_dataColisions_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.559     3.291    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_inv_0
    SLICE_X34Y37         FDRE                                         r  VexRiscv/dataCache_1/stage0_dataColisions_regNextWhen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     3.455 r  VexRiscv/dataCache_1/stage0_dataColisions_regNextWhen_reg[0]/Q
                         net (fo=1, routed)           0.159     3.614    VexRiscv/dataCache_1/stage0_dataColisions_regNextWhen
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.045     3.659 r  VexRiscv/dataCache_1/stageB_dataColisions[0]_i_1/O
                         net (fo=1, routed)           0.000     3.659    VexRiscv/dataCache_1/stageA_dataColisions
    SLICE_X36Y37         FDRE                                         r  VexRiscv/dataCache_1/stageB_dataColisions_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.828     4.065    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_inv_0
    SLICE_X36Y37         FDRE                                         r  VexRiscv/dataCache_1/stageB_dataColisions_reg[0]/C
                         clock pessimism             -0.510     3.555    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.091     3.646    VexRiscv/dataCache_1/stageB_dataColisions_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.555     3.287    sys_clk
    SLICE_X47Y20         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     3.428 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.634    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.823     4.060    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.760     3.300    
    SLICE_X46Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.610    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.567%)  route 0.213ns (50.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG/O
                         net (fo=4144, routed)        0.564     3.296    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X38Y49         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     3.460 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/Q
                         net (fo=1, routed)           0.213     3.672    VexRiscv/dataCache_1/CsrPlugin_mtval_reg[31][21]
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.717 r  VexRiscv/dataCache_1/CsrPlugin_mtval[21]_i_1/O
                         net (fo=1, routed)           0.000     3.717    VexRiscv/dataCache_1_n_237
    SLICE_X46Y50         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG/O
                         net (fo=4144, routed)        0.833     4.069    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X46Y50         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[21]/C
                         clock pessimism             -0.505     3.565    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121     3.686    VexRiscv/CsrPlugin_mtval_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y15    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y19    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16    storage_3_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16    storage_3_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_6_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y9     storage_8_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y9     storage_8_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns
    Source Clock Delay      (SCD):    9.481ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.481    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.518     9.999 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.189    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     6.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     6.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735     7.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.270 r  BUFG_4/O
                         net (fo=8, routed)           1.504    10.774    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.707    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X64Y23         FDPE (Setup_fdpe_C_D)       -0.016    11.412    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.296%)  route 1.470ns (71.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.858    10.799    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.923 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.535    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_CE)      -0.205    14.227    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.296%)  route 1.470ns (71.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.858    10.799    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.923 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.535    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_CE)      -0.205    14.227    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.296%)  route 1.470ns (71.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.858    10.799    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.923 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.535    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_CE)      -0.205    14.227    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.296%)  route 1.470ns (71.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.858    10.799    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.923 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    11.535    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_CE)      -0.205    14.227    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.839%)  route 1.581ns (73.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.581    11.522    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.124    11.646 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.646    soc_crg_reset_counter0[0]
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_D)        0.029    14.461    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.606ns (27.709%)  route 1.581ns (72.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.581    11.522    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.150    11.672 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.672    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_D)        0.075    14.507    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.374%)  route 1.330ns (69.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330    11.271    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.395 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.395    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_D)        0.031    14.463    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.606ns (31.309%)  route 1.330ns (68.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.485ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.485    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     9.941 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330    11.271    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.150    11.421 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.421    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.708    14.485    
                         clock uncertainty           -0.053    14.432    
    SLICE_X65Y21         FDSE (Setup_fdse_C_D)        0.075    14.507    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -11.421    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.985%)  route 0.634ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 13.777 - 5.000 ) 
    Source Clock Delay      (SCD):    9.481ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.135     5.052    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.176 r  clk100_inst/O
                         net (fo=9, routed)           0.845     6.021    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.765    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.861 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.481    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478     9.959 r  FDPE_9/Q
                         net (fo=5, routed)           0.634    10.593    idelay_rst
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.917     9.684    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.784 r  clk100_inst/O
                         net (fo=9, routed)           0.735    10.520    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.603 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.179    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.270 r  BUFG_4/O
                         net (fo=8, routed)           1.507    13.777    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.685    14.462    
                         clock uncertainty           -0.053    14.409    
    SLICE_X65Y21         FDSE (Setup_fdse_C_S)       -0.600    13.809    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.088ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.315    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.164     3.479 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.535    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.088    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.773     3.315    
    SLICE_X64Y23         FDPE (Hold_fdpe_C_D)         0.060     3.375    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.317    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.141     3.458 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.159     3.617    soc_crg_reset_counter[0]
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.662 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.662    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.090    idelay_clk
    SLICE_X65Y22         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.760     3.330    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091     3.421    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.231ns (55.097%)  route 0.188ns (44.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.774ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.317    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.128     3.445 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.633    soc_crg_reset_counter[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.103     3.736 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.736    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.774     3.317    
    SLICE_X65Y21         FDSE (Hold_fdse_C_D)         0.107     3.424    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.664%)  route 0.188ns (45.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.774ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.317    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.128     3.445 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.633    soc_crg_reset_counter[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.099     3.732 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.732    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.774     3.317    
    SLICE_X65Y21         FDSE (Hold_fdse_C_D)         0.092     3.409    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.409    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.071%)  route 0.324ns (58.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.774ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.317    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.128     3.445 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.324     3.769    soc_crg_reset_counter[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.098     3.867 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.867    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.774     3.317    
    SLICE_X65Y21         FDSE (Hold_fdse_C_D)         0.107     3.424    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.315    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.241     3.704    idelay_rst
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.760     3.331    
    SLICE_X65Y21         FDSE (Hold_fdse_C_S)        -0.071     3.260    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.315    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.241     3.704    idelay_rst
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.760     3.331    
    SLICE_X65Y21         FDSE (Hold_fdse_C_S)        -0.071     3.260    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.315    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.241     3.704    idelay_rst
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.760     3.331    
    SLICE_X65Y21         FDSE (Hold_fdse_C_S)        -0.071     3.260    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.044%)  route 0.241ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.315    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.463 r  FDPE_9/Q
                         net (fo=5, routed)           0.241     3.704    idelay_rst
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.760     3.331    
    SLICE_X65Y21         FDSE (Hold_fdse_C_S)        -0.071     3.260    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.837%)  route 0.314ns (58.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.774ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.756     1.733    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk100_inst/O
                         net (fo=9, routed)           0.377     2.155    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.205 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.706    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.732 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.317    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.128     3.445 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.561    soc_crg_reset_counter[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.098     3.659 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     3.857    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.063     2.127    clk100_IBUF_BUFG
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.183 r  clk100_inst/O
                         net (fo=9, routed)           0.426     2.609    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.662 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.208    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.237 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.091    idelay_clk
    SLICE_X65Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.774     3.317    
    SLICE_X65Y21         FDSE (Hold_fdse_C_CE)       -0.039     3.278    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y22     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y22     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.310 (r) | FAST    |     2.364 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.687 (r) | FAST    |     6.278 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.671 (r) | FAST    |     8.127 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.599 (f) | FAST    |     8.127 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.668 (r) | FAST    |     8.124 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.596 (f) | FAST    |     8.124 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.681 (r) | FAST    |     8.137 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.609 (f) | FAST    |     8.137 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.681 (r) | FAST    |     8.136 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.609 (f) | FAST    |     8.136 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.670 (r) | FAST    |     8.125 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.598 (f) | FAST    |     8.125 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.698 (r) | FAST    |     8.153 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.626 (f) | FAST    |     8.153 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.698 (r) | FAST    |     8.153 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.626 (f) | FAST    |     8.153 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.671 (r) | FAST    |     8.127 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.599 (f) | FAST    |     8.127 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.677 (r) | FAST    |     8.125 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.605 (f) | FAST    |     8.125 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.672 (r) | FAST    |     8.120 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.600 (f) | FAST    |     8.120 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.674 (r) | FAST    |     8.126 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.602 (f) | FAST    |     8.126 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.674 (r) | FAST    |     8.122 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.602 (f) | FAST    |     8.122 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.659 (r) | FAST    |     8.113 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.587 (f) | FAST    |     8.113 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.658 (r) | FAST    |     8.107 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.586 (f) | FAST    |     8.107 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.675 (r) | FAST    |     8.128 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.603 (f) | FAST    |     8.128 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.664 (r) | FAST    |     8.113 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.592 (f) | FAST    |     8.113 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.645 (r) | SLOW    |      5.300 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     16.846 (r) | SLOW    |      5.372 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     16.558 (r) | SLOW    |      5.254 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.046 (r) | SLOW    |      5.023 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.362 (r) | SLOW    |      5.186 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.048 (r) | SLOW    |      5.011 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.210 (r) | SLOW    |      5.088 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.190 (r) | SLOW    |      5.097 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.274 (r) | SLOW    |      4.669 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     14.831 (r) | SLOW    |      4.481 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.580 (r) | SLOW    |      4.814 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.287 (r) | SLOW    |      4.686 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.743 (r) | SLOW    |      4.908 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.132 (r) | SLOW    |      4.627 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.892 (r) | SLOW    |      4.949 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.135 (r) | SLOW    |      4.625 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.347 (r) | SLOW    |      4.716 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.803 (r) | SLOW    |      4.495 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.348 (r) | SLOW    |      4.718 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.804 (r) | SLOW    |      4.498 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.746 (r) | SLOW    |      5.573 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.062 (r) | SLOW    |      6.414 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.328 (r) | SLOW    |      6.187 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.860 (r) | SLOW    |      6.355 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.725 (r) | SLOW    |      6.193 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.661 (r) | SLOW    |      3.883 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.672 (r) | SLOW    |      3.889 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.673 (r) | SLOW    |      3.891 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.678 (r) | SLOW    |      3.896 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.667 (r) | SLOW    |      3.884 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.666 (r) | SLOW    |      3.881 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.680 (r) | SLOW    |      3.896 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.649 (r) | SLOW    |      3.864 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.663 (r) | SLOW    |      3.878 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.685 (r) | SLOW    |      3.901 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.658 (r) | SLOW    |      3.873 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.649 (r) | SLOW    |      3.864 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.664 (r) | SLOW    |      3.879 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.666 (r) | SLOW    |      3.880 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.682 (r) | SLOW    |      3.899 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.662 (r) | SLOW    |      3.883 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.666 (r) | SLOW    |      3.888 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.673 (r) | SLOW    |      3.891 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.650 (r) | SLOW    |      3.872 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.730 (r) | SLOW    |      3.866 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.736 (r) | SLOW    |      3.872 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.650 (r) | SLOW    |      3.872 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.671 (r) | SLOW    |      3.886 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.682 (r) | SLOW    |      3.898 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.577 (r) | SLOW    |      3.578 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.577 (r) | SLOW    |      3.580 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.578 (r) | SLOW    |      3.570 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.575 (r) | SLOW    |      3.565 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.576 (r) | SLOW    |      3.577 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.575 (r) | SLOW    |      3.549 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.575 (r) | SLOW    |      3.548 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.576 (r) | SLOW    |      3.576 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.564 (r) | SLOW    |      3.560 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.561 (r) | SLOW    |      3.560 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.571 (r) | SLOW    |      3.569 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.564 (r) | SLOW    |      3.563 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.572 (r) | SLOW    |      3.583 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.563 (r) | SLOW    |      3.576 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.571 (r) | SLOW    |      3.568 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.563 (r) | SLOW    |      3.570 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.654 (r) | SLOW    |      3.870 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.659 (r) | SLOW    |      3.880 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.651 (r) | SLOW    |      3.866 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.643 (r) | SLOW    |      3.858 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.200 (r) | SLOW    |      4.191 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.193 (r) | SLOW    |      4.195 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.201 (r) | SLOW    |      4.193 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.194 (r) | SLOW    |      4.198 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.659 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.566 ns
Ideal Clock Offset to Actual Clock: 5.370 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.671 (r) | FAST    |   8.127 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.599 (f) | FAST    |   8.127 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.668 (r) | FAST    |   8.124 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.596 (f) | FAST    |   8.124 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.681 (r) | FAST    |   8.137 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.609 (f) | FAST    |   8.137 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.681 (r) | FAST    |   8.136 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.609 (f) | FAST    |   8.136 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.670 (r) | FAST    |   8.125 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.598 (f) | FAST    |   8.125 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.698 (r) | FAST    |   8.153 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.626 (f) | FAST    |   8.153 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.698 (r) | FAST    |   8.153 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.626 (f) | FAST    |   8.153 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.671 (r) | FAST    |   8.127 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.599 (f) | FAST    |   8.127 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.677 (r) | FAST    |   8.125 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.605 (f) | FAST    |   8.125 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.672 (r) | FAST    |   8.120 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.600 (f) | FAST    |   8.120 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.674 (r) | FAST    |   8.126 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.602 (f) | FAST    |   8.126 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.674 (r) | FAST    |   8.122 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.602 (f) | FAST    |   8.122 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.659 (r) | FAST    |   8.113 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.587 (f) | FAST    |   8.113 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.658 (r) | FAST    |   8.107 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.586 (f) | FAST    |   8.107 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.675 (r) | FAST    |   8.128 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.603 (f) | FAST    |   8.128 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.664 (r) | FAST    |   8.113 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.592 (f) | FAST    |   8.113 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.586 (f) | FAST    |   8.153 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.661 (r) | SLOW    |   3.883 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.672 (r) | SLOW    |   3.889 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.673 (r) | SLOW    |   3.891 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.678 (r) | SLOW    |   3.896 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.667 (r) | SLOW    |   3.884 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.666 (r) | SLOW    |   3.881 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.680 (r) | SLOW    |   3.896 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.649 (r) | SLOW    |   3.864 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.663 (r) | SLOW    |   3.878 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.685 (r) | SLOW    |   3.901 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.658 (r) | SLOW    |   3.873 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.649 (r) | SLOW    |   3.864 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.664 (r) | SLOW    |   3.879 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.666 (r) | SLOW    |   3.880 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.685 (r) | SLOW    |   3.864 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.682 (r) | SLOW    |   3.899 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.662 (r) | SLOW    |   3.883 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.666 (r) | SLOW    |   3.888 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.682 (r) | SLOW    |   3.883 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.671 (r) | SLOW    |   3.886 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.682 (r) | SLOW    |   3.898 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.682 (r) | SLOW    |   3.886 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.014 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.645 (r) | SLOW    |   3.578 (r) | FAST    |    1.814 |
ddram_dq[1]        |   16.846 (r) | SLOW    |   3.580 (r) | FAST    |    2.014 |
ddram_dq[2]        |   16.558 (r) | SLOW    |   3.570 (r) | FAST    |    1.727 |
ddram_dq[3]        |   16.046 (r) | SLOW    |   3.565 (r) | FAST    |    1.214 |
ddram_dq[4]        |   16.362 (r) | SLOW    |   3.577 (r) | FAST    |    1.531 |
ddram_dq[5]        |   16.048 (r) | SLOW    |   3.549 (r) | FAST    |    1.217 |
ddram_dq[6]        |   16.210 (r) | SLOW    |   3.548 (r) | FAST    |    1.379 |
ddram_dq[7]        |   16.190 (r) | SLOW    |   3.576 (r) | FAST    |    1.359 |
ddram_dq[8]        |   15.274 (r) | SLOW    |   3.560 (r) | FAST    |    0.443 |
ddram_dq[9]        |   14.831 (r) | SLOW    |   3.560 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.580 (r) | SLOW    |   3.569 (r) | FAST    |    0.749 |
ddram_dq[11]       |   15.287 (r) | SLOW    |   3.563 (r) | FAST    |    0.455 |
ddram_dq[12]       |   15.743 (r) | SLOW    |   3.583 (r) | FAST    |    0.911 |
ddram_dq[13]       |   15.132 (r) | SLOW    |   3.576 (r) | FAST    |    0.301 |
ddram_dq[14]       |   15.892 (r) | SLOW    |   3.568 (r) | FAST    |    1.060 |
ddram_dq[15]       |   15.135 (r) | SLOW    |   3.570 (r) | FAST    |    0.303 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.846 (r) | SLOW    |   3.548 (r) | FAST    |    2.014 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.545 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.347 (r) | SLOW    |   4.191 (r) | FAST    |    0.544 |
ddram_dqs_n[1]     |   14.803 (r) | SLOW    |   4.195 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.348 (r) | SLOW    |   4.193 (r) | FAST    |    0.545 |
ddram_dqs_p[1]     |   14.804 (r) | SLOW    |   4.198 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.348 (r) | SLOW    |   4.191 (r) | FAST    |    0.545 |
-------------------+--------------+---------+-------------+---------+----------+




