module mux(z,a,b,c);
output[3:0] z;
input[3:0] a, b, c;
wire[3:0] notC, upper, lower;

not my_not(notC, c);
and upperAnd(upper, a, notC);
and lowerAnd(lower, c, b);
or my_or(z, upper, lower);

endmodule
